#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Dec 15 10:05:41 2020
# Process ID: 4524
# Current directory: D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_fir_dec_wrapper_0_0_synth_1
# Command line: vivado.exe -log design_1_fir_dec_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_dec_wrapper_0_0.tcl
# Log file: D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_fir_dec_wrapper_0_0_synth_1/design_1_fir_dec_wrapper_0_0.vds
# Journal file: D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_fir_dec_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fir_dec_wrapper_0_0.tcl -notrace
Command: synth_design -top design_1_fir_dec_wrapper_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_fir_dec_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 829.625 ; gain = 177.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_dec_wrapper_0_0' [d:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/bd/design_1/ip/design_1_fir_dec_wrapper_0_0/synth/design_1_fir_dec_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir_dec_wrapper' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec_wrapper.v:23]
	Parameter D_W bound to: 8 - type: integer 
	Parameter C_W bound to: 16 - type: integer 
	Parameter TAPS bound to: 32 - type: integer 
	Parameter MEM_FILE bound to: [pwd]/$project_name/$project_name.srcs/sources_1/imports/hdl/coef_lp_dec.mem - type: string 
	Parameter DECIMATE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_dec' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:23]
	Parameter D_W bound to: 8 - type: integer 
	Parameter C_W bound to: 16 - type: integer 
	Parameter TAPS bound to: 32 - type: integer 
	Parameter MEM_FILE bound to: [pwd]/$project_name/$project_name.srcs/sources_1/imports/hdl/coef_lp_dec.mem - type: string 
	Parameter DECIMATE bound to: 10 - type: integer 
	Parameter Nlog2 bound to: 5 - type: integer 
	Parameter Dlog2 bound to: 4 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '[pwd]/$project_name/$project_name.srcs/sources_1/imports/hdl/coef_lp_dec.mem'; please make sure the file is added to project and has read permission, ignoring [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:50]
WARNING: [Synth 8-324] index 31 out of range [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-324] index 31 out of range [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
WARNING: [Synth 8-3848] Net coef_mem in module/entity fir_dec does not have driver. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:46]
INFO: [Synth 8-6155] done synthesizing module 'fir_dec' (1#1) [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fir_dec_wrapper' (2#1) [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_dec_wrapper_0_0' (3#1) [d:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/bd/design_1/ip/design_1_fir_dec_wrapper_0_0/synth/design_1_fir_dec_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design fir_dec_wrapper has unconnected port s_axis_ref_tvalid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 897.246 ; gain = 245.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 897.246 ; gain = 245.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 897.246 ; gain = 245.379
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.565 . Memory (MB): peak = 1037.707 ; gain = 7.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'result_reg' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[30].acc_reg[30]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[28].acc_reg[28]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[24].acc_reg[24]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[16].acc_reg[16]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[0].acc_reg[0]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[1].acc_reg[1]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[17].acc_reg[17]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[2].acc_reg[2]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[3].acc_reg[3]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[25].acc_reg[25]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[18].acc_reg[18]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[4].acc_reg[4]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[5].acc_reg[5]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[19].acc_reg[19]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[6].acc_reg[6]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[7].acc_reg[7]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[29].acc_reg[29]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[26].acc_reg[26]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[20].acc_reg[20]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[8].acc_reg[8]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[9].acc_reg[9]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[21].acc_reg[21]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[10].acc_reg[10]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[11].acc_reg[11]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[27].acc_reg[27]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[22].acc_reg[22]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[12].acc_reg[12]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[13].acc_reg[13]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[23].acc_reg[23]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[14].acc_reg[14]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'tap[15].acc_reg[15]' and it is trimmed from '56' to '24' bits. [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[1].mult_reg[1][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[2].mult_reg[2][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[3].mult_reg[3][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[4].mult_reg[4][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[5].mult_reg[5][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[6].mult_reg[6][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[7].mult_reg[7][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[8].mult_reg[8][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[9].mult_reg[9][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[10].mult_reg[10][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[11].mult_reg[11][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[12].mult_reg[12][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[13].mult_reg[13][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[14].mult_reg[14][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[15].mult_reg[15][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[16].mult_reg[16][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[17].mult_reg[17][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[18].mult_reg[18][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[19].mult_reg[19][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[20].mult_reg[20][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[21].mult_reg[21][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[22].mult_reg[22][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[23].mult_reg[23][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[24].mult_reg[24][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[25].mult_reg[25][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[26].mult_reg[26][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[27].mult_reg[27][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[28].mult_reg[28][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[29].mult_reg[29][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[30].mult_reg[30][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[31].mult_reg[31][23:0]' into 'tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'tap[1].acc_reg[1][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[2].acc_reg[2][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[3].acc_reg[3][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[4].acc_reg[4][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[5].acc_reg[5][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[6].acc_reg[6][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[7].acc_reg[7][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[8].acc_reg[8][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[9].acc_reg[9][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[10].acc_reg[10][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[11].acc_reg[11][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[12].acc_reg[12][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[13].acc_reg[13][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[14].acc_reg[14][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[15].acc_reg[15][23:0]' into 'tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'tap[17].acc_reg[17][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[18].acc_reg[18][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[19].acc_reg[19][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[20].acc_reg[20][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[21].acc_reg[21][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[22].acc_reg[22][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[23].acc_reg[23][23:0]' into 'tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[25].acc_reg[25][23:0]' into 'tap[24].acc_reg[24][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[26].acc_reg[26][23:0]' into 'tap[24].acc_reg[24][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[27].acc_reg[27][23:0]' into 'tap[24].acc_reg[24][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'tap[29].acc_reg[29][23:0]' into 'tap[28].acc_reg[28][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 14    
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module fir_dec_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/i1/tap[0].mult_reg[0][23:0]' into 'inst/i0/tap[0].mult_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:86]
INFO: [Synth 8-4471] merging register 'inst/i1/tap[0].acc_reg[0][23:0]' into 'inst/i0/tap[0].acc_reg[0][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:90]
INFO: [Synth 8-4471] merging register 'inst/i1/tap[16].acc_reg[16][23:0]' into 'inst/i0/tap[16].acc_reg[16][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'inst/i1/tap[24].acc_reg[24][23:0]' into 'inst/i0/tap[24].acc_reg[24][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'inst/i1/tap[28].acc_reg[28][23:0]' into 'inst/i0/tap[28].acc_reg[28][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'inst/i1/tap[30].acc_reg[30][23:0]' into 'inst/i0/tap[30].acc_reg[30][23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:92]
INFO: [Synth 8-4471] merging register 'inst/i1/result_reg[23:0]' into 'inst/i0/result_reg[23:0]' [D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.srcs/sources_1/imports/hdl/fir_dec.v:99]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[15]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[14]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[13]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[12]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[11]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[10]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[9]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[8]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[7]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[6]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[5]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[4]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[3]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[2]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[1]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tdata[0]
WARNING: [Synth 8-3331] design design_1_fir_dec_wrapper_0_0 has unconnected port s_axis_ref_tvalid
INFO: [Synth 8-3886] merging instance 'inst/i0/shift_tmp_reg[0]' (FD) to 'inst/i1/shift_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/shift_tmp_reg[1]' (FD) to 'inst/i1/shift_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][0]' (FD) to 'inst/i0/tap[0].mult_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][19]' (FD) to 'inst/i0/tap[0].mult_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][20]' (FD) to 'inst/i0/tap[0].mult_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][21]' (FD) to 'inst/i0/tap[0].mult_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][22]' (FD) to 'inst/i0/tap[0].mult_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][23]' (FD) to 'inst/i0/tap[0].mult_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][1]' (FD) to 'inst/i0/tap[0].mult_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][2]' (FD) to 'inst/i0/tap[0].mult_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][3]' (FD) to 'inst/i0/tap[0].mult_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][4]' (FD) to 'inst/i0/tap[0].mult_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][5]' (FD) to 'inst/i0/tap[0].mult_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][6]' (FD) to 'inst/i0/tap[0].mult_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][7]' (FD) to 'inst/i0/tap[0].mult_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][8]' (FD) to 'inst/i0/tap[0].mult_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][9]' (FD) to 'inst/i0/tap[0].mult_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][10]' (FD) to 'inst/i0/tap[0].mult_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][11]' (FD) to 'inst/i0/tap[0].mult_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][12]' (FD) to 'inst/i0/tap[0].mult_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][13]' (FD) to 'inst/i0/tap[0].mult_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][14]' (FD) to 'inst/i0/tap[0].mult_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][15]' (FD) to 'inst/i0/tap[0].mult_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][16]' (FD) to 'inst/i0/tap[0].mult_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].mult_reg[0][17]' (FD) to 'inst/i0/tap[0].mult_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[0].mult_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'inst/i0/shift_tmp_reg[2]' (FD) to 'inst/i1/shift_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][0]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][1]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][2]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][3]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][4]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][5]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][6]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][7]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][8]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][9]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][10]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][11]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][12]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][13]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][14]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][15]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][16]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][17]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][18]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[0].acc_reg[0][19]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/shift_tmp_reg[3]' (FD) to 'inst/i1/shift_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][0]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][1]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][2]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][3]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][4]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][5]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][6]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][7]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][8]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][9]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][10]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][11]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][12]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][13]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][14]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][15]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][16]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][17]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][18]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][19]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[16].acc_reg[16][20]' (FD) to 'inst/i0/tap[24].acc_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/shift_tmp_reg[4]' (FD) to 'inst/i1/shift_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][0]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][1]' (FD) to 'inst/i0/tap[28].acc_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][2]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][3]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][4]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][5]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][6]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][7]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][8]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][9]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][10]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][11]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][12]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][13]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][14]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][15]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][16]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][17]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][18]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][19]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][20]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[24].acc_reg[24][21]' (FD) to 'inst/i0/tap[28].acc_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/shift_tmp_reg[5]' (FD) to 'inst/i1/shift_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][0]' (FD) to 'inst/i0/tap[30].acc_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][1]' (FD) to 'inst/i0/tap[30].acc_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][2]' (FD) to 'inst/i0/tap[30].acc_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][3]' (FD) to 'inst/i0/tap[30].acc_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][4]' (FD) to 'inst/i0/tap[30].acc_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][5]' (FD) to 'inst/i0/tap[30].acc_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][6]' (FD) to 'inst/i0/tap[30].acc_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'inst/i0/tap[28].acc_reg[28][7]' (FD) to 'inst/i0/tap[30].acc_reg[30][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[30].acc_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[30].acc_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[30].acc_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[30].acc_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[30].acc_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/i0/tap[30].acc_reg[30][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_fir_dec_wrapper_0_0 | inst/i1/shift_tmp_reg[7] | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
+-----------------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |    17|
|3     |LUT4   |     4|
|4     |LUT6   |    18|
|5     |SRL16E |     1|
|6     |FDRE   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    63|
|2     |  inst   |fir_dec_wrapper |    63|
|3     |    i1   |fir_dec         |    62|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1037.707 ; gain = 245.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1037.707 ; gain = 385.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 94 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1044.629 ; gain = 735.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_fir_dec_wrapper_0_0_synth_1/design_1_fir_dec_wrapper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.629 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/work/kb_radar_course/lesson_7/vivado/zc706_hw/zc706_hw.runs/design_1_fir_dec_wrapper_0_0_synth_1/design_1_fir_dec_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_dec_wrapper_0_0_utilization_synth.rpt -pb design_1_fir_dec_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 10:06:27 2020...
