#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1854190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1854320 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1869b80 .functor NOT 1, L_0x189bb00, C4<0>, C4<0>, C4<0>;
L_0x189b890 .functor XOR 1, L_0x189b730, L_0x189b7f0, C4<0>, C4<0>;
L_0x189b9f0 .functor XOR 1, L_0x189b890, L_0x189b950, C4<0>, C4<0>;
v0x1893540_0 .net *"_ivl_10", 0 0, L_0x189b950;  1 drivers
v0x1893640_0 .net *"_ivl_12", 0 0, L_0x189b9f0;  1 drivers
v0x1893720_0 .net *"_ivl_2", 0 0, L_0x1896180;  1 drivers
v0x18937e0_0 .net *"_ivl_4", 0 0, L_0x189b730;  1 drivers
v0x18938c0_0 .net *"_ivl_6", 0 0, L_0x189b7f0;  1 drivers
v0x18939f0_0 .net *"_ivl_8", 0 0, L_0x189b890;  1 drivers
v0x1893ad0_0 .net "a", 0 0, v0x188e0f0_0;  1 drivers
v0x1893b70_0 .net "b", 0 0, v0x188e190_0;  1 drivers
v0x1893c10_0 .net "c", 0 0, v0x188e230_0;  1 drivers
v0x1893cb0_0 .var "clk", 0 0;
v0x1893d50_0 .net "d", 0 0, v0x188e3a0_0;  1 drivers
v0x1893df0_0 .net "out_dut", 0 0, L_0x189b5d0;  1 drivers
v0x1893e90_0 .net "out_ref", 0 0, L_0x1894d50;  1 drivers
v0x1893f30_0 .var/2u "stats1", 159 0;
v0x1893fd0_0 .var/2u "strobe", 0 0;
v0x1894070_0 .net "tb_match", 0 0, L_0x189bb00;  1 drivers
v0x1894130_0 .net "tb_mismatch", 0 0, L_0x1869b80;  1 drivers
v0x18941f0_0 .net "wavedrom_enable", 0 0, v0x188e490_0;  1 drivers
v0x1894290_0 .net "wavedrom_title", 511 0, v0x188e530_0;  1 drivers
L_0x1896180 .concat [ 1 0 0 0], L_0x1894d50;
L_0x189b730 .concat [ 1 0 0 0], L_0x1894d50;
L_0x189b7f0 .concat [ 1 0 0 0], L_0x189b5d0;
L_0x189b950 .concat [ 1 0 0 0], L_0x1894d50;
L_0x189bb00 .cmp/eeq 1, L_0x1896180, L_0x189b9f0;
S_0x18544b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1854320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1854c30 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x186a440 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x18944a0 .functor AND 1, L_0x1854c30, L_0x186a440, C4<1>, C4<1>;
L_0x1894540 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1894670 .functor NOT 1, v0x188e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1894770 .functor AND 1, L_0x1894540, L_0x1894670, C4<1>, C4<1>;
L_0x1894850 .functor OR 1, L_0x18944a0, L_0x1894770, C4<0>, C4<0>;
L_0x1894910 .functor AND 1, v0x188e0f0_0, v0x188e230_0, C4<1>, C4<1>;
L_0x18949d0 .functor AND 1, L_0x1894910, v0x188e3a0_0, C4<1>, C4<1>;
L_0x1894a90 .functor OR 1, L_0x1894850, L_0x18949d0, C4<0>, C4<0>;
L_0x1894c00 .functor AND 1, v0x188e190_0, v0x188e230_0, C4<1>, C4<1>;
L_0x1894c70 .functor AND 1, L_0x1894c00, v0x188e3a0_0, C4<1>, C4<1>;
L_0x1894d50 .functor OR 1, L_0x1894a90, L_0x1894c70, C4<0>, C4<0>;
v0x1869df0_0 .net *"_ivl_0", 0 0, L_0x1854c30;  1 drivers
v0x1869e90_0 .net *"_ivl_10", 0 0, L_0x1894770;  1 drivers
v0x188c8e0_0 .net *"_ivl_12", 0 0, L_0x1894850;  1 drivers
v0x188c9a0_0 .net *"_ivl_14", 0 0, L_0x1894910;  1 drivers
v0x188ca80_0 .net *"_ivl_16", 0 0, L_0x18949d0;  1 drivers
v0x188cbb0_0 .net *"_ivl_18", 0 0, L_0x1894a90;  1 drivers
v0x188cc90_0 .net *"_ivl_2", 0 0, L_0x186a440;  1 drivers
v0x188cd70_0 .net *"_ivl_20", 0 0, L_0x1894c00;  1 drivers
v0x188ce50_0 .net *"_ivl_22", 0 0, L_0x1894c70;  1 drivers
v0x188cf30_0 .net *"_ivl_4", 0 0, L_0x18944a0;  1 drivers
v0x188d010_0 .net *"_ivl_6", 0 0, L_0x1894540;  1 drivers
v0x188d0f0_0 .net *"_ivl_8", 0 0, L_0x1894670;  1 drivers
v0x188d1d0_0 .net "a", 0 0, v0x188e0f0_0;  alias, 1 drivers
v0x188d290_0 .net "b", 0 0, v0x188e190_0;  alias, 1 drivers
v0x188d350_0 .net "c", 0 0, v0x188e230_0;  alias, 1 drivers
v0x188d410_0 .net "d", 0 0, v0x188e3a0_0;  alias, 1 drivers
v0x188d4d0_0 .net "out", 0 0, L_0x1894d50;  alias, 1 drivers
S_0x188d630 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1854320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x188e0f0_0 .var "a", 0 0;
v0x188e190_0 .var "b", 0 0;
v0x188e230_0 .var "c", 0 0;
v0x188e300_0 .net "clk", 0 0, v0x1893cb0_0;  1 drivers
v0x188e3a0_0 .var "d", 0 0;
v0x188e490_0 .var "wavedrom_enable", 0 0;
v0x188e530_0 .var "wavedrom_title", 511 0;
S_0x188d8d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x188d630;
 .timescale -12 -12;
v0x188db30_0 .var/2s "count", 31 0;
E_0x184f070/0 .event negedge, v0x188e300_0;
E_0x184f070/1 .event posedge, v0x188e300_0;
E_0x184f070 .event/or E_0x184f070/0, E_0x184f070/1;
E_0x184f2c0 .event negedge, v0x188e300_0;
E_0x18379f0 .event posedge, v0x188e300_0;
S_0x188dc30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x188d630;
 .timescale -12 -12;
v0x188de30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x188df10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x188d630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x188e690 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1854320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1894eb0 .functor NOT 1, v0x188e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1894f20 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x1894fb0 .functor AND 1, L_0x1894eb0, L_0x1894f20, C4<1>, C4<1>;
L_0x18950c0 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x1895160 .functor AND 1, L_0x1894fb0, L_0x18950c0, C4<1>, C4<1>;
L_0x1895270 .functor AND 1, L_0x1895160, v0x188e3a0_0, C4<1>, C4<1>;
L_0x1895370 .functor NOT 1, v0x188e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x18953e0 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x18954a0 .functor AND 1, L_0x1895370, L_0x18953e0, C4<1>, C4<1>;
L_0x18955b0 .functor AND 1, L_0x18954a0, v0x188e230_0, C4<1>, C4<1>;
L_0x18957e0 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1895960 .functor AND 1, L_0x18955b0, L_0x18957e0, C4<1>, C4<1>;
L_0x1895a90 .functor OR 1, L_0x1895270, L_0x1895960, C4<0>, C4<0>;
L_0x1895ba0 .functor NOT 1, v0x188e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1895a20 .functor AND 1, L_0x1895ba0, v0x188e190_0, C4<1>, C4<1>;
L_0x1895f00 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x1896000 .functor AND 1, L_0x1895a20, L_0x1895f00, C4<1>, C4<1>;
L_0x1896110 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1896220 .functor AND 1, L_0x1896000, L_0x1896110, C4<1>, C4<1>;
L_0x1896330 .functor OR 1, L_0x1895a90, L_0x1896220, C4<0>, C4<0>;
L_0x18964f0 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x1896560 .functor AND 1, v0x188e0f0_0, L_0x18964f0, C4<1>, C4<1>;
L_0x18966e0 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x1896750 .functor AND 1, L_0x1896560, L_0x18966e0, C4<1>, C4<1>;
L_0x1896930 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x18969a0 .functor AND 1, L_0x1896750, L_0x1896930, C4<1>, C4<1>;
L_0x1896b90 .functor OR 1, L_0x1896330, L_0x18969a0, C4<0>, C4<0>;
L_0x1896ca0 .functor NOT 1, v0x188e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x1896e00 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x1896e70 .functor AND 1, L_0x1896ca0, L_0x1896e00, C4<1>, C4<1>;
L_0x1897080 .functor AND 1, L_0x1896e70, v0x188e230_0, C4<1>, C4<1>;
L_0x1897140 .functor AND 1, L_0x1897080, v0x188e3a0_0, C4<1>, C4<1>;
L_0x1897310 .functor OR 1, L_0x1896b90, L_0x1897140, C4<0>, C4<0>;
L_0x1897420 .functor NOT 1, v0x188e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x18975b0 .functor AND 1, L_0x1897420, v0x188e190_0, C4<1>, C4<1>;
L_0x1897670 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x1897810 .functor AND 1, L_0x18975b0, L_0x1897670, C4<1>, C4<1>;
L_0x1897920 .functor AND 1, L_0x1897810, v0x188e3a0_0, C4<1>, C4<1>;
L_0x1897b20 .functor OR 1, L_0x1897310, L_0x1897920, C4<0>, C4<0>;
L_0x1897c30 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x1897df0 .functor AND 1, v0x188e0f0_0, L_0x1897c30, C4<1>, C4<1>;
L_0x1897eb0 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x1898080 .functor AND 1, L_0x1897df0, L_0x1897eb0, C4<1>, C4<1>;
L_0x1898190 .functor AND 1, L_0x1898080, v0x188e3a0_0, C4<1>, C4<1>;
L_0x18983c0 .functor OR 1, L_0x1897b20, L_0x1898190, C4<0>, C4<0>;
L_0x18984d0 .functor AND 1, v0x188e0f0_0, v0x188e190_0, C4<1>, C4<1>;
L_0x18986c0 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x1898730 .functor AND 1, L_0x18984d0, L_0x18986c0, C4<1>, C4<1>;
L_0x18989d0 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1898a40 .functor AND 1, L_0x1898730, L_0x18989d0, C4<1>, C4<1>;
L_0x1898cf0 .functor OR 1, L_0x18983c0, L_0x1898a40, C4<0>, C4<0>;
L_0x1898e00 .functor NOT 1, v0x188e190_0, C4<0>, C4<0>, C4<0>;
L_0x1899020 .functor AND 1, v0x188e0f0_0, L_0x1898e00, C4<1>, C4<1>;
L_0x18990e0 .functor AND 1, L_0x1899020, v0x188e230_0, C4<1>, C4<1>;
L_0x1899360 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x18993d0 .functor AND 1, L_0x18990e0, L_0x1899360, C4<1>, C4<1>;
L_0x18996b0 .functor OR 1, L_0x1898cf0, L_0x18993d0, C4<0>, C4<0>;
L_0x18997c0 .functor AND 1, v0x188e0f0_0, v0x188e190_0, C4<1>, C4<1>;
L_0x1899a10 .functor AND 1, L_0x18997c0, v0x188e230_0, C4<1>, C4<1>;
L_0x1899ad0 .functor NOT 1, v0x188e3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1899f40 .functor AND 1, L_0x1899a10, L_0x1899ad0, C4<1>, C4<1>;
L_0x189a050 .functor OR 1, L_0x18996b0, L_0x1899f40, C4<0>, C4<0>;
L_0x189a360 .functor AND 1, v0x188e0f0_0, v0x188e190_0, C4<1>, C4<1>;
L_0x189a7f0 .functor NOT 1, v0x188e230_0, C4<0>, C4<0>, C4<0>;
L_0x189aa70 .functor AND 1, L_0x189a360, L_0x189a7f0, C4<1>, C4<1>;
L_0x189ab80 .functor AND 1, L_0x189aa70, v0x188e3a0_0, C4<1>, C4<1>;
L_0x189ae60 .functor OR 1, L_0x189a050, L_0x189ab80, C4<0>, C4<0>;
L_0x189af70 .functor AND 1, v0x188e0f0_0, v0x188e190_0, C4<1>, C4<1>;
L_0x189b210 .functor AND 1, L_0x189af70, v0x188e230_0, C4<1>, C4<1>;
L_0x189b2d0 .functor AND 1, L_0x189b210, v0x188e3a0_0, C4<1>, C4<1>;
L_0x189b5d0 .functor OR 1, L_0x189ae60, L_0x189b2d0, C4<0>, C4<0>;
v0x188e980_0 .net *"_ivl_0", 0 0, L_0x1894eb0;  1 drivers
v0x188ea60_0 .net *"_ivl_10", 0 0, L_0x1895270;  1 drivers
v0x188eb40_0 .net *"_ivl_100", 0 0, L_0x1898cf0;  1 drivers
v0x188ec30_0 .net *"_ivl_102", 0 0, L_0x1898e00;  1 drivers
v0x188ed10_0 .net *"_ivl_104", 0 0, L_0x1899020;  1 drivers
v0x188ee40_0 .net *"_ivl_106", 0 0, L_0x18990e0;  1 drivers
v0x188ef20_0 .net *"_ivl_108", 0 0, L_0x1899360;  1 drivers
v0x188f000_0 .net *"_ivl_110", 0 0, L_0x18993d0;  1 drivers
v0x188f0e0_0 .net *"_ivl_112", 0 0, L_0x18996b0;  1 drivers
v0x188f1c0_0 .net *"_ivl_114", 0 0, L_0x18997c0;  1 drivers
v0x188f2a0_0 .net *"_ivl_116", 0 0, L_0x1899a10;  1 drivers
v0x188f380_0 .net *"_ivl_118", 0 0, L_0x1899ad0;  1 drivers
v0x188f460_0 .net *"_ivl_12", 0 0, L_0x1895370;  1 drivers
v0x188f540_0 .net *"_ivl_120", 0 0, L_0x1899f40;  1 drivers
v0x188f620_0 .net *"_ivl_122", 0 0, L_0x189a050;  1 drivers
v0x188f700_0 .net *"_ivl_124", 0 0, L_0x189a360;  1 drivers
v0x188f7e0_0 .net *"_ivl_126", 0 0, L_0x189a7f0;  1 drivers
v0x188f9d0_0 .net *"_ivl_128", 0 0, L_0x189aa70;  1 drivers
v0x188fab0_0 .net *"_ivl_130", 0 0, L_0x189ab80;  1 drivers
v0x188fb90_0 .net *"_ivl_132", 0 0, L_0x189ae60;  1 drivers
v0x188fc70_0 .net *"_ivl_134", 0 0, L_0x189af70;  1 drivers
v0x188fd50_0 .net *"_ivl_136", 0 0, L_0x189b210;  1 drivers
v0x188fe30_0 .net *"_ivl_138", 0 0, L_0x189b2d0;  1 drivers
v0x188ff10_0 .net *"_ivl_14", 0 0, L_0x18953e0;  1 drivers
v0x188fff0_0 .net *"_ivl_16", 0 0, L_0x18954a0;  1 drivers
v0x18900d0_0 .net *"_ivl_18", 0 0, L_0x18955b0;  1 drivers
v0x18901b0_0 .net *"_ivl_2", 0 0, L_0x1894f20;  1 drivers
v0x1890290_0 .net *"_ivl_20", 0 0, L_0x18957e0;  1 drivers
v0x1890370_0 .net *"_ivl_22", 0 0, L_0x1895960;  1 drivers
v0x1890450_0 .net *"_ivl_24", 0 0, L_0x1895a90;  1 drivers
v0x1890530_0 .net *"_ivl_26", 0 0, L_0x1895ba0;  1 drivers
v0x1890610_0 .net *"_ivl_28", 0 0, L_0x1895a20;  1 drivers
v0x18906f0_0 .net *"_ivl_30", 0 0, L_0x1895f00;  1 drivers
v0x18909e0_0 .net *"_ivl_32", 0 0, L_0x1896000;  1 drivers
v0x1890ac0_0 .net *"_ivl_34", 0 0, L_0x1896110;  1 drivers
v0x1890ba0_0 .net *"_ivl_36", 0 0, L_0x1896220;  1 drivers
v0x1890c80_0 .net *"_ivl_38", 0 0, L_0x1896330;  1 drivers
v0x1890d60_0 .net *"_ivl_4", 0 0, L_0x1894fb0;  1 drivers
v0x1890e40_0 .net *"_ivl_40", 0 0, L_0x18964f0;  1 drivers
v0x1890f20_0 .net *"_ivl_42", 0 0, L_0x1896560;  1 drivers
v0x1891000_0 .net *"_ivl_44", 0 0, L_0x18966e0;  1 drivers
v0x18910e0_0 .net *"_ivl_46", 0 0, L_0x1896750;  1 drivers
v0x18911c0_0 .net *"_ivl_48", 0 0, L_0x1896930;  1 drivers
v0x18912a0_0 .net *"_ivl_50", 0 0, L_0x18969a0;  1 drivers
v0x1891380_0 .net *"_ivl_52", 0 0, L_0x1896b90;  1 drivers
v0x1891460_0 .net *"_ivl_54", 0 0, L_0x1896ca0;  1 drivers
v0x1891540_0 .net *"_ivl_56", 0 0, L_0x1896e00;  1 drivers
v0x1891620_0 .net *"_ivl_58", 0 0, L_0x1896e70;  1 drivers
v0x1891700_0 .net *"_ivl_6", 0 0, L_0x18950c0;  1 drivers
v0x18917e0_0 .net *"_ivl_60", 0 0, L_0x1897080;  1 drivers
v0x18918c0_0 .net *"_ivl_62", 0 0, L_0x1897140;  1 drivers
v0x18919a0_0 .net *"_ivl_64", 0 0, L_0x1897310;  1 drivers
v0x1891a80_0 .net *"_ivl_66", 0 0, L_0x1897420;  1 drivers
v0x1891b60_0 .net *"_ivl_68", 0 0, L_0x18975b0;  1 drivers
v0x1891c40_0 .net *"_ivl_70", 0 0, L_0x1897670;  1 drivers
v0x1891d20_0 .net *"_ivl_72", 0 0, L_0x1897810;  1 drivers
v0x1891e00_0 .net *"_ivl_74", 0 0, L_0x1897920;  1 drivers
v0x1891ee0_0 .net *"_ivl_76", 0 0, L_0x1897b20;  1 drivers
v0x1891fc0_0 .net *"_ivl_78", 0 0, L_0x1897c30;  1 drivers
v0x18920a0_0 .net *"_ivl_8", 0 0, L_0x1895160;  1 drivers
v0x1892180_0 .net *"_ivl_80", 0 0, L_0x1897df0;  1 drivers
v0x1892260_0 .net *"_ivl_82", 0 0, L_0x1897eb0;  1 drivers
v0x1892340_0 .net *"_ivl_84", 0 0, L_0x1898080;  1 drivers
v0x1892420_0 .net *"_ivl_86", 0 0, L_0x1898190;  1 drivers
v0x1892500_0 .net *"_ivl_88", 0 0, L_0x18983c0;  1 drivers
v0x18929f0_0 .net *"_ivl_90", 0 0, L_0x18984d0;  1 drivers
v0x1892ad0_0 .net *"_ivl_92", 0 0, L_0x18986c0;  1 drivers
v0x1892bb0_0 .net *"_ivl_94", 0 0, L_0x1898730;  1 drivers
v0x1892c90_0 .net *"_ivl_96", 0 0, L_0x18989d0;  1 drivers
v0x1892d70_0 .net *"_ivl_98", 0 0, L_0x1898a40;  1 drivers
v0x1892e50_0 .net "a", 0 0, v0x188e0f0_0;  alias, 1 drivers
v0x1892ef0_0 .net "b", 0 0, v0x188e190_0;  alias, 1 drivers
v0x1892fe0_0 .net "c", 0 0, v0x188e230_0;  alias, 1 drivers
v0x18930d0_0 .net "d", 0 0, v0x188e3a0_0;  alias, 1 drivers
v0x18931c0_0 .net "out", 0 0, L_0x189b5d0;  alias, 1 drivers
S_0x1893320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1854320;
 .timescale -12 -12;
E_0x184ee10 .event anyedge, v0x1893fd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1893fd0_0;
    %nor/r;
    %assign/vec4 v0x1893fd0_0, 0;
    %wait E_0x184ee10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x188d630;
T_3 ;
    %fork t_1, S_0x188d8d0;
    %jmp t_0;
    .scope S_0x188d8d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x188db30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x188e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188e230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188e190_0, 0;
    %assign/vec4 v0x188e0f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18379f0;
    %load/vec4 v0x188db30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x188db30_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x188e3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188e230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188e190_0, 0;
    %assign/vec4 v0x188e0f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x184f2c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x188df10;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x184f070;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x188e0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188e190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x188e230_0, 0;
    %assign/vec4 v0x188e3a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x188d630;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1854320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1893cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1893fd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1854320;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1893cb0_0;
    %inv;
    %store/vec4 v0x1893cb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1854320;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x188e300_0, v0x1894130_0, v0x1893ad0_0, v0x1893b70_0, v0x1893c10_0, v0x1893d50_0, v0x1893e90_0, v0x1893df0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1854320;
T_7 ;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1854320;
T_8 ;
    %wait E_0x184f070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1893f30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1893f30_0, 4, 32;
    %load/vec4 v0x1894070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1893f30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1893f30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1893f30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1893e90_0;
    %load/vec4 v0x1893e90_0;
    %load/vec4 v0x1893df0_0;
    %xor;
    %load/vec4 v0x1893e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1893f30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1893f30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1893f30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter6/response4/top_module.sv";
