m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/simulation/questa
T_opt
Z2 !s110 1745560088
V=51_jKBZbgWN=^kOKlc_U0
04 6 4 work FSK_tb fast 0
=1-000ae431a4f1-680b2218-2d738-19a8
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U8 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vda_wave_send
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v
Z4 !s110 1745560087
!i10b 1
!s100 ISe_A5Ij5iY=;cAPn<a:20
I7F^zMe6@5U9Z1SVhOX0jd2
R1
w1744888116
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v
!i122 0
L0 19 52
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.3;79
r1
!s85 0
31
Z7 !s108 1745560087.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl|/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/da_wave_send.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vFSK
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v
R4
!i10b 1
!s100 _W:DWJM?Icld0dcZPSAgM2
IeVVY975WNVC_Ygf^XiZX22
R1
w1745503853
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v
!i122 1
L0 1 66
R5
R6
r1
!s85 0
31
R7
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl|/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/FSK.v|
!i113 0
R8
R9
R3
n@f@s@k
vFSK_tb
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim/FSK_tb.v
R2
!i10b 1
!s100 9UXTUZjUhKimiak7Tn1M12
I:`ZCb^DNSFoDSD5WN9BI;0
R1
w1745504503
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim/FSK_tb.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim/FSK_tb.v
!i122 6
L0 3 76
R5
R6
r1
!s85 0
31
Z10 !s108 1745560088.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim/FSK_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim|/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim/FSK_tb.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
n@f@s@k_tb
vpll
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v
R4
!i10b 1
!s100 CNDQ2ia>CBL47k?glZOhP0
I7;8]ARUCkS[RQUo]FaF]m0
R1
w1745495213
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v
!i122 3
L0 40 132
R5
R6
r1
!s85 0
31
R7
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll|/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll/pll.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/pll -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpll_altpll
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v
R2
!i10b 1
!s100 66TUz:3ga:C<4Y5PmdhNA3
Ih3NL`a2Wzlfz4J8TJRCfi0
R1
w1745495320
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v
!i122 5
L0 31 83
R5
R6
r1
!s85 0
31
R10
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db|/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db/pll_altpll.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vrom_256x8b
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v
R2
!i10b 1
!s100 dX;XO^IG>z]OoPJT4_oPW1
Ib759<mLgn=H@VT75F;h_b3
R1
w1745495501
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v
!i122 4
L0 40 61
R5
R6
r1
!s85 0
31
R7
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom|/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom/rom_256x8b.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/par/ipcore/rom -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtop_FSK
2/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v
R4
!i10b 1
!s100 J_WAIWgfL`46L9H[7Db0O0
I`6jdMU<6[]=kzd[_dhFB;1
R1
w1745503856
8/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v
F/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v
!i122 2
L0 1 30
R5
R6
r1
!s85 0
31
R7
!s107 /home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl|/home/visier/FPGA_Porject/VisierCustom/12.FSK/rtl/top_FSK.v|
!i113 0
R8
R9
R3
ntop_@f@s@k
