// Seed: 723690461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5;
  assign id_4 = (-1'b0);
  assign module_1.id_12 = 0;
  wire id_6;
  assign id_1 = id_2;
  logic id_7;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd21
) (
    input wire _id_0
    , id_14,
    input wor id_1,
    output tri id_2,
    input uwire id_3,
    input wand id_4,
    output uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12
);
  logic [-1 : id_0] id_15;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
