

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
32a7305302a29aa7ec772f3b744d6b36  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_DPGZcA"
Parsing file _cuobjdump_complete_output_DPGZcA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TOyR48"
Running: cat _ptx_TOyR48 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7idMWH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7idMWH --output-file  /dev/null 2> _ptx_TOyR48info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TOyR48 _ptx2_7idMWH _ptx_TOyR48info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_3c1Jah"
Running: cat _ptx_3c1Jah | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sHhKoQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sHhKoQ --output-file  /dev/null 2> _ptx_3c1Jahinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_3c1Jah _ptx2_sHhKoQ _ptx_3c1Jahinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_muliQp"
Running: cat _ptx_muliQp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NRXShZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NRXShZ --output-file  /dev/null 2> _ptx_muliQpinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_muliQp _ptx2_NRXShZ _ptx_muliQpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_l99s0y"
Running: cat _ptx_l99s0y | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6j2wK8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6j2wK8 --output-file  /dev/null 2> _ptx_l99s0yinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_l99s0y _ptx2_6j2wK8 _ptx_l99s0yinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XLEUOI"
Running: cat _ptx_XLEUOI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lD8kTi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lD8kTi --output-file  /dev/null 2> _ptx_XLEUOIinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XLEUOI _ptx2_lD8kTi _ptx_XLEUOIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Sat Jul 28 11:47:33 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 220960 (ipc=36.8) sim_rate=110480 (inst/sec) elapsed = 0:0:00:02 / Sat Jul 28 11:47:34 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9160
gpu_sim_insn = 314944
gpu_ipc =      34.3825
gpu_tot_sim_cycle = 9160
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.3825
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385	W0_Idle:8694	W0_Scoreboard:11231	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 345 
averagemflatency = 258 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 9159 
mrq_lat_table:420 	345 	36 	80 	49 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	350 	145 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	9 	3 	8 	0 	0 	0 	0 	102 	333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3000      3244      2660      2635         0         0         0         0         0         0         0         0 
dram[1]:       232         0         0         0      2951      3232      2666      2631         0         0         0         0         0         0         0         0 
dram[2]:       516         0         0         0      3028      2944      2613      2643         0         0         0         0         0         0         0         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641         0         0         0         0         0         0         0         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         129       131       133       133    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         132       133       133       134    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         131       128       139       134    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         130       130       136       133    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         130       130       134       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         128       129       138       135    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       301       295       341       332         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       290       265       277       324         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       277       268       332         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       273       274       267       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       264       271       345       332         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2231 dram_eff=0.2743
bk0: 2a 12074i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11883i bk5: 20a 11871i bk6: 60a 11511i bk7: 56a 11526i bk8: 0a 12086i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0453267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2188 dram_eff=0.2797
bk0: 2a 12075i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11862i bk5: 20a 11860i bk6: 60a 11472i bk7: 56a 11487i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12088i bk11: 0a 12088i bk12: 0a 12088i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0671629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2251 dram_eff=0.2808
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11893i bk5: 24a 11845i bk6: 60a 11465i bk7: 56a 11496i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0403639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f8a786ca2e0 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9157), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2240 dram_eff=0.2821
bk0: 4a 12070i bk1: 0a 12090i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11861i bk5: 24a 11803i bk6: 60a 11507i bk7: 56a 11522i bk8: 0a 12088i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0387924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2276 dram_eff=0.2777
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11868i bk5: 24a 11799i bk6: 60a 11498i bk7: 56a 11492i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0549214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11780 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2199 dram_eff=0.2783
bk0: 0a 12091i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11905i bk5: 24a 11840i bk6: 58a 11502i bk7: 56a 11507i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0474773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71573
	minimum = 6
	maximum = 88
Network latency average = 9.1744
	minimum = 6
	maximum = 88
Slowest packet = 63
Flit latency average = 7.80518
	minimum = 6
	maximum = 84
Slowest flit = 163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Accepted packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Injected flit rate average = 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.221725 (at node 1)
Accepted flit rate average= 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.0603712 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.71573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 9.1744 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 7.80518 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Accepted packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Injected flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.221725 (1 samples)
Accepted flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603712 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,9160)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 10660  inst.: 609648 (ipc=196.5) sim_rate=203216 (inst/sec) elapsed = 0:0:00:03 / Sat Jul 28 11:47:35 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,33,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11660  inst.: 684848 (ipc=148.0) sim_rate=171212 (inst/sec) elapsed = 0:0:00:04 / Sat Jul 28 11:47:36 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,22,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 12660  inst.: 783776 (ipc=134.0) sim_rate=156755 (inst/sec) elapsed = 0:0:00:05 / Sat Jul 28 11:47:37 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 14160  inst.: 939312 (ipc=124.9) sim_rate=156552 (inst/sec) elapsed = 0:0:00:06 / Sat Jul 28 11:47:38 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,9,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 15660  inst.: 1100224 (ipc=120.8) sim_rate=157174 (inst/sec) elapsed = 0:0:00:07 / Sat Jul 28 11:47:39 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,36,0) tid=(3,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,21,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 17160  inst.: 1261312 (ipc=118.3) sim_rate=157664 (inst/sec) elapsed = 0:0:00:08 / Sat Jul 28 11:47:40 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,12,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 18660  inst.: 1418368 (ipc=116.1) sim_rate=157596 (inst/sec) elapsed = 0:0:00:09 / Sat Jul 28 11:47:41 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10169,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10170,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10187,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10188,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10313,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10314,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10367,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10368,9160)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10501,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10502,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10591,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10592,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10870,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10871,9160)
GPGPU-Sim uArch: cycles simulated: 20160  inst.: 1585248 (ipc=115.5) sim_rate=158524 (inst/sec) elapsed = 0:0:00:10 / Sat Jul 28 11:47:42 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11101,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11102,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11235,9160)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,42,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11303,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11304,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11329,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11330,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11391,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11392,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11434,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11435,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11448,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11715,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11716,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11727,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11728,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11952,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11953,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11983,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11984,9160)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12021,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12022,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12194,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12195,9160)
GPGPU-Sim uArch: cycles simulated: 21660  inst.: 1785600 (ipc=117.7) sim_rate=162327 (inst/sec) elapsed = 0:0:00:11 / Sat Jul 28 11:47:43 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12546,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12547,9160)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12781,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12782,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12791,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12792,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12985,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12986,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13229,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13230,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13449,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13450,9160)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,32,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13471,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13472,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13474,9160)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13474,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13503,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13504,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13507,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13508,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13518,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13519,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13548,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13549,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13650,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13651,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13731,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13732,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13765,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13766,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13908,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13909,9160)
GPGPU-Sim uArch: cycles simulated: 23160  inst.: 1998688 (ipc=120.3) sim_rate=166557 (inst/sec) elapsed = 0:0:00:12 / Sat Jul 28 11:47:44 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14052,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14053,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14055,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14056,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14056,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14057,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14064,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14065,9160)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,52,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14107,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14108,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14180,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14181,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14232,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14233,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14254,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14255,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14263,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14264,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14285,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14286,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14307,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14308,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14410,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14411,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14443,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14444,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14448,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14520,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14521,9160)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,48,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14701,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14702,9160)
GPGPU-Sim uArch: cycles simulated: 24160  inst.: 2157184 (ipc=122.8) sim_rate=165937 (inst/sec) elapsed = 0:0:00:13 / Sat Jul 28 11:47:45 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15048,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15049,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15107,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15108,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15118,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15119,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15126,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15127,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15217,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15218,9160)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15386,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15387,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15473,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15474,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15662,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15663,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15726,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15727,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15918,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15919,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15957,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15958,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15979,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15980,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15987,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15988,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15997,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15998,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16008,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16009,9160)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,47,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16127,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16128,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16170,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16171,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16216,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16217,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16322,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16323,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (16357,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(16358,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16442,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16443,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16444,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16445,9160)
GPGPU-Sim uArch: cycles simulated: 25660  inst.: 2388432 (ipc=125.7) sim_rate=170602 (inst/sec) elapsed = 0:0:00:14 / Sat Jul 28 11:47:46 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16599,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16600,9160)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16642,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16643,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16843,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16844,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16848,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16849,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17157,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17158,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17249,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17250,9160)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,53,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17355,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17356,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17566,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17567,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17580,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17581,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17708,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17709,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17885,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17886,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17907,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17908,9160)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17991,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17992,9160)
GPGPU-Sim uArch: cycles simulated: 27160  inst.: 2610480 (ipc=127.5) sim_rate=174032 (inst/sec) elapsed = 0:0:00:15 / Sat Jul 28 11:47:47 2018
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18013,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18014,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18235,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18349,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18350,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18379,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18380,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18400,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18401,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18540,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18541,9160)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,62,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18673,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18674,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18875,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18876,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18906,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18976,9160), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 28160  inst.: 2768496 (ipc=129.1) sim_rate=173031 (inst/sec) elapsed = 0:0:00:16 / Sat Jul 28 11:47:48 2018
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19034,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19092,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19093,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19105,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19136,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19247,9160), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,36,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19421,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (19429,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19521,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19630,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19654,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19777,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19842,9160), 7 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,64,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (20041,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (20071,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20130,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20213,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20297,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (20307,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20342,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20360,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20368,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20412,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20462,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20483,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20486,9160), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 29660  inst.: 2976080 (ipc=129.8) sim_rate=175063 (inst/sec) elapsed = 0:0:00:17 / Sat Jul 28 11:47:49 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20506,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20513,9160), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20705,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20748,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20786,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20914,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20933,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (21079,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21216,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21416,9160), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,56,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21486,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21578,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21662,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21742,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21751,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21809,9160), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31160  inst.: 3176688 (ipc=130.1) sim_rate=176482 (inst/sec) elapsed = 0:0:00:18 / Sat Jul 28 11:47:50 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22065,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22070,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22172,9160), 3 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,60,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22263,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22268,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22270,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (22356,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22383,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22438,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22474,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22527,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22600,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22657,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22661,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22662,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22741,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22831,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22909,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22934,9160), 1 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,67,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23016,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23022,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23028,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23057,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23072,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23096,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23175,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23259,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23270,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23279,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23443,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23457,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23458,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23470,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23473,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23490,9160), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 32660  inst.: 3362816 (ipc=129.7) sim_rate=176990 (inst/sec) elapsed = 0:0:00:19 / Sat Jul 28 11:47:51 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23542,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23553,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23608,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23676,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23766,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23791,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23802,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23803,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23885,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,65,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (23895,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23899,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23922,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23933,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23962,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23967,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24000,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24054,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24130,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24207,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24229,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (24263,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24294,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24312,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24321,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24331,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24333,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (24346,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24510,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24607,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24676,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24678,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24781,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24820,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24951,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24990,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (25005,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25063,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25074,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (25249,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (25272,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25326,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25327
gpu_sim_insn = 3147264
gpu_ipc =     124.2652
gpu_tot_sim_cycle = 34487
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     100.3917
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2687
gpu_stall_icnt2sh    = 22891
gpu_total_sim_rate=182221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71453
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4816, Miss = 2432, Miss_rate = 0.505, Pending_hits = 58, Reservation_fails = 16563
	L1D_cache_core[1]: Access = 5733, Miss = 2690, Miss_rate = 0.469, Pending_hits = 64, Reservation_fails = 16225
	L1D_cache_core[2]: Access = 5488, Miss = 2537, Miss_rate = 0.462, Pending_hits = 65, Reservation_fails = 16717
	L1D_cache_core[3]: Access = 4868, Miss = 2479, Miss_rate = 0.509, Pending_hits = 97, Reservation_fails = 17645
	L1D_cache_core[4]: Access = 4826, Miss = 2456, Miss_rate = 0.509, Pending_hits = 60, Reservation_fails = 17592
	L1D_cache_core[5]: Access = 5402, Miss = 2654, Miss_rate = 0.491, Pending_hits = 69, Reservation_fails = 18070
	L1D_cache_core[6]: Access = 5188, Miss = 2733, Miss_rate = 0.527, Pending_hits = 82, Reservation_fails = 16707
	L1D_cache_core[7]: Access = 5638, Miss = 2941, Miss_rate = 0.522, Pending_hits = 104, Reservation_fails = 17528
	L1D_cache_core[8]: Access = 5338, Miss = 2746, Miss_rate = 0.514, Pending_hits = 121, Reservation_fails = 17102
	L1D_cache_core[9]: Access = 5636, Miss = 2660, Miss_rate = 0.472, Pending_hits = 76, Reservation_fails = 16990
	L1D_cache_core[10]: Access = 5284, Miss = 2527, Miss_rate = 0.478, Pending_hits = 56, Reservation_fails = 16674
	L1D_cache_core[11]: Access = 5744, Miss = 2804, Miss_rate = 0.488, Pending_hits = 74, Reservation_fails = 17784
	L1D_cache_core[12]: Access = 5978, Miss = 2573, Miss_rate = 0.430, Pending_hits = 104, Reservation_fails = 16625
	L1D_cache_core[13]: Access = 5274, Miss = 2420, Miss_rate = 0.459, Pending_hits = 97, Reservation_fails = 15767
	L1D_cache_core[14]: Access = 5724, Miss = 2473, Miss_rate = 0.432, Pending_hits = 137, Reservation_fails = 15462
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39125
	L1D_total_cache_miss_rate = 0.4834
	L1D_total_cache_pending_hits = 1264
	L1D_total_cache_reservation_fails = 253451
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107953
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145498
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
816, 816, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 300656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9217
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:470411	W0_Idle:66885	W0_Scoreboard:87080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73736 {8:9217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253512 {136:9217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 238 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 34486 
mrq_lat_table:1040 	438 	83 	128 	66 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29482 	10726 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1767 	2128 	4597 	25897 	5891 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2839 	4794 	1568 	31 	0 	0 	0 	0 	102 	333 	6426 	22948 	1241 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:       232       609         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       516      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2363         0    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838      9496      9532
dram[1]:          0         0    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951      9256    none  
dram[2]:          0         0    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340     11853    none  
dram[3]:          0    none      none      none         130       130       136       133     23398     18176     17787     17941      2921      4121      8914    none  
dram[4]:          0    none      none      none         130       130       134       134     18545     21606     17770     18447      4261      2802      8283    none  
dram[5]:     none      none      none      none         128       129       138       135     20202     22816     17488     18745      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317       389       351       466       541       462       541       384       368
dram[1]:          0         0         0         0       301       295       341       332       346       505       429       490       504       521       356         0
dram[2]:          0         0         0         0       290       265       277       324       429       521       574       626       547       641       356         0
dram[3]:          0         0         0         0       273       277       268       332       398       472       532       540       524       511       364         0
dram[4]:          0         0         0         0       273       274       267       327       456       472       515       527       589       514       392         0
dram[5]:          0         0         0         0       264       271       345       332       371       561       499       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44923 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.02566
n_activity=3876 dram_eff=0.3013
bk0: 2a 45502i bk1: 2a 45502i bk2: 0a 45518i bk3: 0a 45522i bk4: 20a 45312i bk5: 20a 45301i bk6: 60a 44943i bk7: 56a 44960i bk8: 4a 45497i bk9: 8a 45486i bk10: 64a 45347i bk11: 64a 45278i bk12: 64a 45312i bk13: 64a 45354i bk14: 4a 45500i bk15: 4a 45499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0178379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44926 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3810 dram_eff=0.3055
bk0: 2a 45504i bk1: 4a 45503i bk2: 0a 45524i bk3: 0a 45524i bk4: 20a 45294i bk5: 20a 45292i bk6: 60a 44904i bk7: 56a 44920i bk8: 4a 45496i bk9: 8a 45484i bk10: 64a 45335i bk11: 64a 45304i bk12: 64a 45270i bk13: 64a 45320i bk14: 4a 45499i bk15: 0a 45520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0300521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44914 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.0261
n_activity=3802 dram_eff=0.3125
bk0: 4a 45500i bk1: 2a 45503i bk2: 0a 45519i bk3: 0a 45523i bk4: 20a 45323i bk5: 24a 45275i bk6: 60a 44898i bk7: 56a 44930i bk8: 8a 45485i bk9: 8a 45489i bk10: 64a 45348i bk11: 64a 45348i bk12: 64a 45339i bk13: 64a 45328i bk14: 4a 45499i bk15: 0a 45519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.017069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3759 dram_eff=0.315
bk0: 4a 45499i bk1: 0a 45519i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45292i bk5: 24a 45235i bk6: 60a 44940i bk7: 56a 44956i bk8: 8a 45488i bk9: 8a 45477i bk10: 64a 45335i bk11: 64a 45312i bk12: 64a 45336i bk13: 64a 45302i bk14: 4a 45498i bk15: 0a 45518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0176622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3819 dram_eff=0.31
bk0: 4a 45499i bk1: 0a 45520i bk2: 0a 45520i bk3: 0a 45525i bk4: 20a 45300i bk5: 24a 45232i bk6: 60a 44932i bk7: 56a 44927i bk8: 8a 45490i bk9: 8a 45485i bk10: 64a 45333i bk11: 64a 45283i bk12: 64a 45292i bk13: 64a 45284i bk14: 4a 45497i bk15: 0a 45517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0203642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44928 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3785 dram_eff=0.3075
bk0: 0a 45517i bk1: 0a 45521i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45337i bk5: 24a 45272i bk6: 58a 44937i bk7: 56a 44943i bk8: 8a 45487i bk9: 8a 45487i bk10: 64a 45330i bk11: 64a 45349i bk12: 64a 45335i bk13: 64a 45318i bk14: 4a 45496i bk15: 0a 45516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.019178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3328, Miss = 109, Miss_rate = 0.033, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[1]: Access = 3513, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 116
L2_cache_bank[2]: Access = 3493, Miss = 109, Miss_rate = 0.031, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[3]: Access = 3330, Miss = 108, Miss_rate = 0.032, Pending_hits = 44, Reservation_fails = 85
L2_cache_bank[4]: Access = 3391, Miss = 112, Miss_rate = 0.033, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[5]: Access = 3174, Miss = 109, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 79
L2_cache_bank[6]: Access = 3274, Miss = 112, Miss_rate = 0.034, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[7]: Access = 3339, Miss = 108, Miss_rate = 0.032, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 3382, Miss = 112, Miss_rate = 0.033, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[9]: Access = 3335, Miss = 108, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[10]: Access = 3472, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[11]: Access = 3325, Miss = 108, Miss_rate = 0.032, Pending_hits = 49, Reservation_fails = 145
L2_total_cache_accesses = 40356
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 600
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 280
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=77550
icnt_total_pkts_simt_to_mem=133956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6211
	minimum = 6
	maximum = 317
Network latency average = 17.9944
	minimum = 6
	maximum = 266
Slowest packet = 3103
Flit latency average = 16.5879
	minimum = 6
	maximum = 266
Slowest flit = 8712
Fragmentation average = 0.005858
	minimum = 0
	maximum = 232
Injected packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Accepted packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Injected flit rate average = 0.304951
	minimum = 0.215975 (at node 20)
	maximum = 0.390808 (at node 7)
Accepted flit rate average= 0.304951
	minimum = 0.158842 (at node 12)
	maximum = 0.439255 (at node 16)
Injected packet length average = 2.61583
Accepted packet length average = 2.61583
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6684 (2 samples)
	minimum = 6 (2 samples)
	maximum = 202.5 (2 samples)
Network latency average = 13.5844 (2 samples)
	minimum = 6 (2 samples)
	maximum = 177 (2 samples)
Flit latency average = 12.1965 (2 samples)
	minimum = 6 (2 samples)
	maximum = 175 (2 samples)
Fragmentation average = 0.002929 (2 samples)
	minimum = 0 (2 samples)
	maximum = 116 (2 samples)
Injected packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Accepted packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Injected flit rate average = 0.158484 (2 samples)
	minimum = 0.107988 (2 samples)
	maximum = 0.306267 (2 samples)
Accepted flit rate average = 0.158484 (2 samples)
	minimum = 0.0794212 (2 samples)
	maximum = 0.249813 (2 samples)
Injected packet size average = 2.62847 (2 samples)
Accepted packet size average = 2.62847 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 182221 (inst/sec)
gpgpu_simulation_rate = 1815 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,34487)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 35487  inst.: 3648048 (ipc=185.8) sim_rate=182402 (inst/sec) elapsed = 0:0:00:20 / Sat Jul 28 11:47:52 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,36,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1709,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1710,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1719,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1720,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1730,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1731,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1740,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1741,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1743,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1744,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1756,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1757,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1764,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1765,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1766,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1767,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1786,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1787,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1803,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1804,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1805,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1806,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1817,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1818,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1819,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1820,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1823,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1824,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1825,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1825,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1826,34487)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1826,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1831,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1832,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1833,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1834,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1851,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1852,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1861,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1862,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1863,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1864,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1870,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1871,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1877,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1878,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1878,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1879,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1881,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1881,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1882,34487)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1882,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1896,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1897,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1898,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1899,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1911,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1912,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1914,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1915,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1927,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1928,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1932,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1933,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1939,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1940,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1940,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1941,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1956,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1957,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1960,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1961,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1962,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1962,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1962,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1962,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1963,34487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1963,34487)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1963,34487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1963,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1964,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1965,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1971,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1972,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1973,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1974,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1975,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1976,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1978,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1978,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1979,34487)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1979,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1996,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1997,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1998,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1998,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1999,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1999,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2000,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2001,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2004,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2005,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2012,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2013,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2015,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2016,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2016,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2017,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2017,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2018,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2019,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2020,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2020,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2021,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2025,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2026,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2028,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2029,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2029,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2030,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2032,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2033,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2033,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2034,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2038,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2039,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2042,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2043,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2048,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(2049,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2049,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2050,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2050,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2051,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2051,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2052,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2055,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2056,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2061,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2061,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2062,34487)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2062,34487)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,62,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2066,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2067,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2069,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2070,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2074,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2075,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2076,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2077,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2082,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2082,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2083,34487)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2083,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2083,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2084,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2084,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2085,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2090,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2091,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2092,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2093,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2093,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2094,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2096,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2097,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2098,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2099,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2103,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2104,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2106,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2107,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2111,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2112,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2113,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2114,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2119,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2120,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2122,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2123,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2127,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2127,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(2128,34487)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2128,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2132,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2133,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2133,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2134,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2134,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(2135,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2144,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(2145,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2145,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2146,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2151,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2151,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2163,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2165,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2168,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2178,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2180,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2198,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2214,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2228,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2236,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2240,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2244,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2341,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2349,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2351,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2354,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2356,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2359,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2377,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2381,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2383,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2399,34487), 6 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,50,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2469,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2469,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2471,34487), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 36987  inst.: 3891776 (ipc=171.8) sim_rate=185322 (inst/sec) elapsed = 0:0:00:21 / Sat Jul 28 11:47:53 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2523,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2525,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2555,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2563,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2571,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2599,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2617,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2657,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2663,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2665,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2673,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2675,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2677,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2681,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2687,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2687,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2691,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2691,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2693,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2695,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2695,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2705,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2705,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2707,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2709,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2713,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2713,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2713,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2715,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2715,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2715,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2717,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2719,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2723,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2735,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2744,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2745,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2751,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2755,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2759,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2763,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2765,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2767,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2767,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2771,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2772,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2773,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2773,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2775,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2777,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2779,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2782,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2784,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2784,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2785,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2787,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2788,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2790,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2790,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2792,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2798,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2802,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2806,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2809,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2812,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2817,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2821,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2821,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2822,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2829,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2835,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2840,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2844,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2852,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2852,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2855,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2856,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2857,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2863,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2866,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2869,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2876,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2876,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2879,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2902,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2907,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2911,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2922,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2928,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2938,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2949,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2952,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 5.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2953
gpu_sim_insn = 440064
gpu_ipc =     149.0227
gpu_tot_sim_cycle = 37440
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     104.2273
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4175
gpu_stall_icnt2sh    = 29707
gpu_total_sim_rate=185822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79949
	L1I_total_cache_misses = 1691
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5030, Miss = 2524, Miss_rate = 0.502, Pending_hits = 73, Reservation_fails = 17304
	L1D_cache_core[1]: Access = 5971, Miss = 2782, Miss_rate = 0.466, Pending_hits = 89, Reservation_fails = 16953
	L1D_cache_core[2]: Access = 5720, Miss = 2635, Miss_rate = 0.461, Pending_hits = 91, Reservation_fails = 17279
	L1D_cache_core[3]: Access = 5082, Miss = 2571, Miss_rate = 0.506, Pending_hits = 110, Reservation_fails = 18371
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 82, Reservation_fails = 18242
	L1D_cache_core[5]: Access = 5616, Miss = 2746, Miss_rate = 0.489, Pending_hits = 90, Reservation_fails = 19049
	L1D_cache_core[6]: Access = 5390, Miss = 2819, Miss_rate = 0.523, Pending_hits = 100, Reservation_fails = 17426
	L1D_cache_core[7]: Access = 5852, Miss = 3027, Miss_rate = 0.517, Pending_hits = 125, Reservation_fails = 18245
	L1D_cache_core[8]: Access = 5522, Miss = 2826, Miss_rate = 0.512, Pending_hits = 140, Reservation_fails = 17823
	L1D_cache_core[9]: Access = 5792, Miss = 2729, Miss_rate = 0.471, Pending_hits = 88, Reservation_fails = 17744
	L1D_cache_core[10]: Access = 5486, Miss = 2607, Miss_rate = 0.475, Pending_hits = 75, Reservation_fails = 17388
	L1D_cache_core[11]: Access = 5956, Miss = 2896, Miss_rate = 0.486, Pending_hits = 93, Reservation_fails = 18441
	L1D_cache_core[12]: Access = 6188, Miss = 2665, Miss_rate = 0.431, Pending_hits = 122, Reservation_fails = 17263
	L1D_cache_core[13]: Access = 5508, Miss = 2512, Miss_rate = 0.456, Pending_hits = 120, Reservation_fails = 16437
	L1D_cache_core[14]: Access = 5952, Miss = 2571, Miss_rate = 0.432, Pending_hits = 164, Reservation_fails = 16051
	L1D_total_cache_accesses = 84105
	L1D_total_cache_misses = 40452
	L1D_total_cache_miss_rate = 0.4810
	L1D_total_cache_pending_hits = 1562
	L1D_total_cache_reservation_fails = 264016
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116014
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148002
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
886, 886, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 313093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10408
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 313093
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486795	W0_Idle:98327	W0_Scoreboard:110358	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83264 {8:10408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1415488 {136:10408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 66 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 239 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 37439 
mrq_lat_table:1263 	469 	99 	159 	120 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30753 	11913 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2349 	2725 	5214 	26595 	5929 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2951 	5616 	1815 	41 	0 	0 	0 	0 	102 	333 	6426 	22948 	2537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:       572       232         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:       232       609         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       516      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:         0       232         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]:  3.000000  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  3.000000 30.000000 15.250000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  3.000000 30.000000 15.250000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan  1.000000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  3.000000  3.500000 30.000000 30.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 2129/104 = 20.471153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         0         0        10        10        30        28         4         6        60        61        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         4         6        60        61        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         6         6        60        60        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         6         6        60        60        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         6         6        60        60        32        32         2         0 
dram[5]:         0         1         0         0        10        12        29        28         6         7        60        60        32        32         2         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 281/278 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        787         0    none      none         129       131       133       133      9461     14630     10879     11610      3872      2838      9496      9532
dram[1]:          0         0    none      none         132       133       133       134     13016     12723     10800     10876      5200      2951      9256    none  
dram[2]:          0         0    none      none         131       128       139       134     11981     16850     11169      9719      2440      3340     11853    none  
dram[3]:          0    none      none      none         130       130       136       133     16113     12749     10344     10450      2921      4121      8914    none  
dram[4]:          0    none      none      none         130       130       134       134     13007     14903     10333     10764      4261      2802      8283    none  
dram[5]:     none           0    none      none         128       129       138       135     13968     13584     10212     10847      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317       389       351       490       575       462       541       384       368
dram[1]:          0         0         0         0       301       295       341       332       346       505       461       621       504       521       356         0
dram[2]:          0         0         0         0       290       265       277       324       429       521       574       626       547       641       356         0
dram[3]:          0         0         0         0       273       277       268       332       398       472       532       540       524       511       364         0
dram[4]:          0         0         0         0       273       274       267       327       456       472       533       527       589       514       392         0
dram[5]:          0         0         0         0       264       271       345       332       371       561       562       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49418 n_nop=48680 n_act=21 n_pre=7 n_req=355 n_rd=562 n_write=148 bw_util=0.02873
n_activity=4626 dram_eff=0.307
bk0: 6a 49367i bk1: 2a 49398i bk2: 0a 49415i bk3: 0a 49420i bk4: 20a 49210i bk5: 20a 49199i bk6: 60a 48842i bk7: 56a 48860i bk8: 8a 49362i bk9: 12a 49350i bk10: 120a 49086i bk11: 122a 48904i bk12: 64a 49203i bk13: 64a 49247i bk14: 4a 49394i bk15: 4a 49395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0250111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49418 n_nop=48689 n_act=19 n_pre=6 n_req=352 n_rd=556 n_write=148 bw_util=0.02849
n_activity=4451 dram_eff=0.3163
bk0: 2a 49399i bk1: 4a 49399i bk2: 0a 49422i bk3: 0a 49422i bk4: 20a 49192i bk5: 20a 49190i bk6: 60a 48803i bk7: 56a 48822i bk8: 8a 49363i bk9: 12a 49348i bk10: 120a 49062i bk11: 122a 48941i bk12: 64a 49159i bk13: 64a 49213i bk14: 4a 49392i bk15: 0a 49414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0379214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49418 n_nop=48683 n_act=17 n_pre=4 n_req=357 n_rd=562 n_write=152 bw_util=0.0289
n_activity=4389 dram_eff=0.3254
bk0: 4a 49396i bk1: 2a 49400i bk2: 0a 49416i bk3: 0a 49422i bk4: 20a 49222i bk5: 24a 49174i bk6: 60a 48797i bk7: 56a 48830i bk8: 12a 49350i bk9: 12a 49349i bk10: 120a 49070i bk11: 120a 49064i bk12: 64a 49232i bk13: 64a 49223i bk14: 4a 49394i bk15: 0a 49415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0228864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49418 n_nop=48686 n_act=16 n_pre=4 n_req=356 n_rd=560 n_write=152 bw_util=0.02882
n_activity=4326 dram_eff=0.3292
bk0: 4a 49395i bk1: 0a 49415i bk2: 0a 49418i bk3: 0a 49421i bk4: 20a 49189i bk5: 24a 49134i bk6: 60a 48840i bk7: 56a 48857i bk8: 12a 49354i bk9: 12a 49338i bk10: 120a 49053i bk11: 120a 49001i bk12: 64a 49228i bk13: 64a 49197i bk14: 4a 49394i bk15: 0a 49414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0226031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49418 n_nop=48686 n_act=16 n_pre=4 n_req=356 n_rd=560 n_write=152 bw_util=0.02882
n_activity=4365 dram_eff=0.3262
bk0: 4a 49395i bk1: 0a 49417i bk2: 0a 49417i bk3: 0a 49423i bk4: 20a 49198i bk5: 24a 49130i bk6: 60a 48831i bk7: 56a 48827i bk8: 12a 49345i bk9: 12a 49347i bk10: 120a 49036i bk11: 120a 49008i bk12: 64a 49184i bk13: 64a 49180i bk14: 4a 49393i bk15: 0a 49413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0282488
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49418 n_nop=48692 n_act=16 n_pre=4 n_req=353 n_rd=558 n_write=148 bw_util=0.02857
n_activity=4433 dram_eff=0.3185
bk0: 0a 49414i bk1: 2a 49402i bk2: 0a 49418i bk3: 0a 49421i bk4: 20a 49234i bk5: 24a 49169i bk6: 58a 48835i bk7: 56a 48842i bk8: 12a 49342i bk9: 14a 49345i bk10: 120a 49040i bk11: 120a 49044i bk12: 64a 49229i bk13: 64a 49213i bk14: 4a 49392i bk15: 0a 49413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0315674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3564, Miss = 141, Miss_rate = 0.040, Pending_hits = 111, Reservation_fails = 199
L2_cache_bank[1]: Access = 3731, Miss = 140, Miss_rate = 0.038, Pending_hits = 116, Reservation_fails = 195
L2_cache_bank[2]: Access = 3697, Miss = 139, Miss_rate = 0.038, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[3]: Access = 3550, Miss = 139, Miss_rate = 0.039, Pending_hits = 100, Reservation_fails = 162
L2_cache_bank[4]: Access = 3597, Miss = 142, Miss_rate = 0.039, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[5]: Access = 3378, Miss = 139, Miss_rate = 0.041, Pending_hits = 105, Reservation_fails = 79
L2_cache_bank[6]: Access = 3478, Miss = 142, Miss_rate = 0.041, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[7]: Access = 3546, Miss = 138, Miss_rate = 0.039, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 3587, Miss = 142, Miss_rate = 0.040, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[9]: Access = 3539, Miss = 138, Miss_rate = 0.039, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 3676, Miss = 139, Miss_rate = 0.038, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[11]: Access = 3545, Miss = 140, Miss_rate = 0.039, Pending_hits = 106, Reservation_fails = 261
L2_total_cache_accesses = 42888
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 1270
L2_total_cache_reservation_fails = 896
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 595
L2_cache_data_port_util = 0.284
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=85026
icnt_total_pkts_simt_to_mem=140016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.7048
	minimum = 6
	maximum = 163
Network latency average = 17.2553
	minimum = 6
	maximum = 156
Slowest packet = 84693
Flit latency average = 14.6617
	minimum = 6
	maximum = 152
Slowest flit = 222151
Fragmentation average = 0.0400869
	minimum = 0
	maximum = 134
Injected packet rate average = 0.0635136
	minimum = 0.0457162 (at node 9)
	maximum = 0.0799187 (at node 15)
Accepted packet rate average = 0.0635136
	minimum = 0.0457162 (at node 9)
	maximum = 0.0799187 (at node 15)
Injected flit rate average = 0.169771
	minimum = 0.108026 (at node 8)
	maximum = 0.253302 (at node 15)
Accepted flit rate average= 0.169771
	minimum = 0.13918 (at node 9)
	maximum = 0.184558 (at node 12)
Injected packet length average = 2.67299
Accepted packet length average = 2.67299
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6805 (3 samples)
	minimum = 6 (3 samples)
	maximum = 189.333 (3 samples)
Network latency average = 14.808 (3 samples)
	minimum = 6 (3 samples)
	maximum = 170 (3 samples)
Flit latency average = 13.0183 (3 samples)
	minimum = 6 (3 samples)
	maximum = 167.333 (3 samples)
Fragmentation average = 0.015315 (3 samples)
	minimum = 0 (3 samples)
	maximum = 122 (3 samples)
Injected packet rate average = 0.0613678 (3 samples)
	minimum = 0.0460359 (3 samples)
	maximum = 0.0880588 (3 samples)
Accepted packet rate average = 0.0613678 (3 samples)
	minimum = 0.0460359 (3 samples)
	maximum = 0.0880588 (3 samples)
Injected flit rate average = 0.162246 (3 samples)
	minimum = 0.108 (3 samples)
	maximum = 0.288612 (3 samples)
Accepted flit rate average = 0.162246 (3 samples)
	minimum = 0.0993409 (3 samples)
	maximum = 0.228061 (3 samples)
Injected packet size average = 2.64383 (3 samples)
Accepted packet size average = 2.64383 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 185822 (inst/sec)
gpgpu_simulation_rate = 1782 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37440)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37440)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,37440)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,37440)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,37440)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,37440)
GPGPU-Sim uArch: cycles simulated: 38440  inst.: 3987712 (ipc=85.4) sim_rate=181259 (inst/sec) elapsed = 0:0:00:22 / Sat Jul 28 11:47:54 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3386,37440), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3697,37440), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3758,37440), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3762,37440), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3787,37440), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3841,37440), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 0.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3842
gpu_sim_insn = 334884
gpu_ipc =      87.1640
gpu_tot_sim_cycle = 41282
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     102.6393
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4175
gpu_stall_icnt2sh    = 31642
gpu_total_sim_rate=192598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86606
	L1I_total_cache_misses = 2192
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5360, Miss = 2621, Miss_rate = 0.489, Pending_hits = 81, Reservation_fails = 17752
	L1D_cache_core[1]: Access = 6303, Miss = 2880, Miss_rate = 0.457, Pending_hits = 99, Reservation_fails = 17401
	L1D_cache_core[2]: Access = 5926, Miss = 2696, Miss_rate = 0.455, Pending_hits = 97, Reservation_fails = 17551
	L1D_cache_core[3]: Access = 5082, Miss = 2571, Miss_rate = 0.506, Pending_hits = 110, Reservation_fails = 18371
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 82, Reservation_fails = 18242
	L1D_cache_core[5]: Access = 5616, Miss = 2746, Miss_rate = 0.489, Pending_hits = 90, Reservation_fails = 19049
	L1D_cache_core[6]: Access = 5390, Miss = 2819, Miss_rate = 0.523, Pending_hits = 100, Reservation_fails = 17426
	L1D_cache_core[7]: Access = 5852, Miss = 3027, Miss_rate = 0.517, Pending_hits = 125, Reservation_fails = 18245
	L1D_cache_core[8]: Access = 5522, Miss = 2826, Miss_rate = 0.512, Pending_hits = 140, Reservation_fails = 17823
	L1D_cache_core[9]: Access = 5792, Miss = 2729, Miss_rate = 0.471, Pending_hits = 88, Reservation_fails = 17744
	L1D_cache_core[10]: Access = 5486, Miss = 2607, Miss_rate = 0.475, Pending_hits = 75, Reservation_fails = 17388
	L1D_cache_core[11]: Access = 5956, Miss = 2896, Miss_rate = 0.486, Pending_hits = 93, Reservation_fails = 18441
	L1D_cache_core[12]: Access = 6518, Miss = 2762, Miss_rate = 0.424, Pending_hits = 131, Reservation_fails = 17665
	L1D_cache_core[13]: Access = 5840, Miss = 2610, Miss_rate = 0.447, Pending_hits = 130, Reservation_fails = 16909
	L1D_cache_core[14]: Access = 6282, Miss = 2668, Miss_rate = 0.425, Pending_hits = 174, Reservation_fails = 16561
	L1D_total_cache_accesses = 85965
	L1D_total_cache_misses = 41000
	L1D_total_cache_miss_rate = 0.4769
	L1D_total_cache_pending_hits = 1615
	L1D_total_cache_reservation_fails = 266568
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118566
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148002
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1016, 1016, 744, 744, 744, 744, 744, 742, 472, 472, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 316965
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10776
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:489601	W0_Idle:114339	W0_Scoreboard:124278	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86208 {8:10776,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1465536 {136:10776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 241 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 41281 
mrq_lat_table:1593 	584 	146 	219 	190 	107 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30794 	12417 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2653 	2912 	5307 	26595 	5929 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3014 	5773 	1934 	70 	0 	0 	0 	0 	102 	333 	6426 	22948 	2717 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[1]:         3         2         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[5]:         0         3         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:      1860      2212         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2197      1829         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      2454 
dram[2]:      1909      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      2441 
dram[3]:      1622      2419         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      2437 
dram[4]:      1371      2415         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      2432 
dram[5]:      2471      2233         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      2447 
average row accesses per activate:
dram[0]: 14.500000 11.500000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  3.000000 30.000000 15.250000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 13.500000 12.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  3.000000 30.000000 15.250000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 11.000000 11.500000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 11.000000 22.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 11.000000 22.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 22.000000 12.500000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  3.000000  3.500000 30.000000 30.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 2855/121 = 23.595041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        15         0         0        10        10        30        28         4         6        60        61        32        32        32        32 
dram[1]:        19        16         0         0        10        10        30        28         4         6        60        61        32        32        32        30 
dram[2]:        16        15         0         0        10        12        30        28         6         6        60        60        32        32        32        32 
dram[3]:        16        14         0         0        10        12        30        28         6         6        60        60        32        32        32        32 
dram[4]:        16        14         0         0        10        12        30        28         6         6        60        60        32        32        32        32 
dram[5]:        14        17         0         0        10        12        29        28         6         7        60        60        32        32        32        32 
total reads: 2225
min_bank_accesses = 0!
chip skew: 373/370 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:        253       172    none      none         129       131       133       133      9461     14630     10879     11610      3872      2838       730       777
dram[1]:        197       165    none      none         132       133       133       134     13016     12723     10800     10876      5200      2951       736       272
dram[2]:        205       177    none      none         131       128       139       134     11981     16850     11169      9719      2440      3340       842       257
dram[3]:        184       183    none      none         130       130       136       133     16113     12749     10344     10450      2921      4121       651       245
dram[4]:        196       175    none      none         130       130       134       134     13007     14903     10333     10764      4261      2802       628       238
dram[5]:        186       155    none      none         128       129       138       135     13968     13584     10212     10847      4700      3411       563       262
maximum mf latency per bank:
dram[0]:        445       400         0         0       285       278       339       317       389       351       490       575       462       541       501       483
dram[1]:        488       381         0         0       301       295       341       332       346       505       461       621       504       521       513       468
dram[2]:        448       335         0         0       290       265       277       324       429       521       574       626       547       641       521       415
dram[3]:        374       334         0         0       273       277       268       332       398       472       532       540       524       511       364       384
dram[4]:        372       313         0         0       273       274       267       327       456       472       533       527       589       514       397       356
dram[5]:        380       390         0         0       264       271       345       332       371       561       562       583       564       581       396       493

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80044880, atomic=0 1 entries : 0x7f8a7b31eb60 :  mf: uid=445369, sid00:w15, part=0, addr=0x80044880, load , size=128, unknown  status = IN_PARTITION_DRAM (41278), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54489 n_nop=53503 n_act=23 n_pre=9 n_req=477 n_rd=746 n_write=208 bw_util=0.03502
n_activity=5701 dram_eff=0.3347
bk0: 42a 54129i bk1: 30a 54146i bk2: 0a 54482i bk3: 0a 54490i bk4: 20a 54281i bk5: 20a 54270i bk6: 60a 53913i bk7: 56a 53931i bk8: 8a 54433i bk9: 12a 54421i bk10: 120a 54157i bk11: 122a 53975i bk12: 64a 54274i bk13: 64a 54318i bk14: 64a 54096i bk15: 64a 54015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0546349
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54489 n_nop=53511 n_act=22 n_pre=8 n_req=474 n_rd=740 n_write=208 bw_util=0.0348
n_activity=5534 dram_eff=0.3426
bk0: 38a 54097i bk1: 32a 54117i bk2: 0a 54490i bk3: 0a 54491i bk4: 20a 54261i bk5: 20a 54260i bk6: 60a 53874i bk7: 56a 53893i bk8: 8a 54434i bk9: 12a 54419i bk10: 120a 54133i bk11: 122a 54013i bk12: 64a 54232i bk13: 64a 54286i bk14: 64a 54134i bk15: 60a 54064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0653893
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54489 n_nop=53509 n_act=20 n_pre=6 n_req=477 n_rd=742 n_write=212 bw_util=0.03502
n_activity=5461 dram_eff=0.3494
bk0: 32a 54157i bk1: 30a 54135i bk2: 0a 54483i bk3: 0a 54491i bk4: 20a 54292i bk5: 24a 54244i bk6: 60a 53867i bk7: 56a 53900i bk8: 12a 54421i bk9: 12a 54420i bk10: 120a 54141i bk11: 120a 54135i bk12: 64a 54304i bk13: 64a 54295i bk14: 64a 54086i bk15: 64a 54004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0621593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80036780, atomic=0 1 entries : 0x7f8a7b351a50 :  mf: uid=445368, sid00:w15, part=3, addr=0x80036780, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (41281), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54489 n_nop=53513 n_act=19 n_pre=5 n_req=476 n_rd=740 n_write=212 bw_util=0.03494
n_activity=5407 dram_eff=0.3521
bk0: 32a 54143i bk1: 28a 54190i bk2: 0a 54486i bk3: 0a 54490i bk4: 20a 54259i bk5: 24a 54204i bk6: 60a 53910i bk7: 56a 53927i bk8: 12a 54425i bk9: 12a 54409i bk10: 120a 54124i bk11: 120a 54072i bk12: 64a 54301i bk13: 64a 54270i bk14: 64a 54160i bk15: 64a 54022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0446512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54489 n_nop=53513 n_act=19 n_pre=5 n_req=476 n_rd=740 n_write=212 bw_util=0.03494
n_activity=5459 dram_eff=0.3488
bk0: 32a 54194i bk1: 28a 54208i bk2: 0a 54484i bk3: 0a 54491i bk4: 20a 54267i bk5: 24a 54199i bk6: 60a 53900i bk7: 56a 53896i bk8: 12a 54415i bk9: 12a 54418i bk10: 120a 54108i bk11: 120a 54081i bk12: 64a 54258i bk13: 64a 54254i bk14: 64a 54117i bk15: 64a 54007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0551855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54489 n_nop=53515 n_act=19 n_pre=5 n_req=475 n_rd=742 n_write=208 bw_util=0.03487
n_activity=5556 dram_eff=0.342
bk0: 28a 54189i bk1: 34a 54190i bk2: 0a 54486i bk3: 0a 54490i bk4: 20a 54303i bk5: 24a 54240i bk6: 58a 53906i bk7: 56a 53913i bk8: 12a 54413i bk9: 14a 54416i bk10: 120a 54111i bk11: 120a 54116i bk12: 64a 54301i bk13: 64a 54285i bk14: 64a 54133i bk15: 64a 54021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0563967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3624, Miss = 189, Miss_rate = 0.052, Pending_hits = 117, Reservation_fails = 386
L2_cache_bank[1]: Access = 3775, Miss = 184, Miss_rate = 0.049, Pending_hits = 116, Reservation_fails = 195
L2_cache_bank[2]: Access = 3757, Miss = 187, Miss_rate = 0.050, Pending_hits = 102, Reservation_fails = 90
L2_cache_bank[3]: Access = 3594, Miss = 183, Miss_rate = 0.051, Pending_hits = 100, Reservation_fails = 162
L2_cache_bank[4]: Access = 3641, Miss = 186, Miss_rate = 0.051, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[5]: Access = 3426, Miss = 185, Miss_rate = 0.054, Pending_hits = 105, Reservation_fails = 79
L2_cache_bank[6]: Access = 3522, Miss = 186, Miss_rate = 0.053, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[7]: Access = 3594, Miss = 184, Miss_rate = 0.051, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 3631, Miss = 186, Miss_rate = 0.051, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[9]: Access = 3585, Miss = 184, Miss_rate = 0.051, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 3720, Miss = 183, Miss_rate = 0.049, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[11]: Access = 3603, Miss = 188, Miss_rate = 0.052, Pending_hits = 112, Reservation_fails = 456
L2_total_cache_accesses = 43472
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0512
L2_total_cache_pending_hits = 1285
L2_total_cache_reservation_fails = 1368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.258
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=87226
icnt_total_pkts_simt_to_mem=141320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5479
	minimum = 6
	maximum = 110
Network latency average = 14.7423
	minimum = 6
	maximum = 104
Slowest packet = 86129
Flit latency average = 13.5636
	minimum = 6
	maximum = 100
Slowest flit = 225775
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0112596
	minimum = 0 (at node 3)
	maximum = 0.0270692 (at node 1)
Accepted packet rate average = 0.0112596
	minimum = 0 (at node 3)
	maximum = 0.0270692 (at node 1)
Injected flit rate average = 0.0337787
	minimum = 0 (at node 3)
	maximum = 0.0614263 (at node 15)
Accepted flit rate average= 0.0337787
	minimum = 0 (at node 3)
	maximum = 0.10203 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.3974 (4 samples)
	minimum = 6 (4 samples)
	maximum = 169.5 (4 samples)
Network latency average = 14.7916 (4 samples)
	minimum = 6 (4 samples)
	maximum = 153.5 (4 samples)
Flit latency average = 13.1546 (4 samples)
	minimum = 6 (4 samples)
	maximum = 150.5 (4 samples)
Fragmentation average = 0.0114862 (4 samples)
	minimum = 0 (4 samples)
	maximum = 91.5 (4 samples)
Injected packet rate average = 0.0488407 (4 samples)
	minimum = 0.0345269 (4 samples)
	maximum = 0.0728114 (4 samples)
Accepted packet rate average = 0.0488407 (4 samples)
	minimum = 0.0345269 (4 samples)
	maximum = 0.0728114 (4 samples)
Injected flit rate average = 0.130129 (4 samples)
	minimum = 0.0810002 (4 samples)
	maximum = 0.231815 (4 samples)
Accepted flit rate average = 0.130129 (4 samples)
	minimum = 0.0745057 (4 samples)
	maximum = 0.196553 (4 samples)
Injected packet size average = 2.66436 (4 samples)
Accepted packet size average = 2.66436 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 192598 (inst/sec)
gpgpu_simulation_rate = 1876 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41282)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41282)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41282)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 42282  inst.: 4289316 (ipc=52.2) sim_rate=186492 (inst/sec) elapsed = 0:0:00:23 / Sat Jul 28 11:47:55 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 46782  inst.: 4784324 (ipc=99.5) sim_rate=199346 (inst/sec) elapsed = 0:0:00:24 / Sat Jul 28 11:47:56 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5668,41282), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7818,41282), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7887,41282), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 3.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7888
gpu_sim_insn = 692480
gpu_ipc =      87.7890
gpu_tot_sim_cycle = 49170
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     100.2570
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4175
gpu_stall_icnt2sh    = 31993
gpu_total_sim_rate=205401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101301
	L1I_total_cache_misses = 2479
	L1I_total_cache_miss_rate = 0.0245
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5360, Miss = 2621, Miss_rate = 0.489, Pending_hits = 81, Reservation_fails = 17752
	L1D_cache_core[1]: Access = 6303, Miss = 2880, Miss_rate = 0.457, Pending_hits = 99, Reservation_fails = 17401
	L1D_cache_core[2]: Access = 5926, Miss = 2696, Miss_rate = 0.455, Pending_hits = 97, Reservation_fails = 17551
	L1D_cache_core[3]: Access = 6386, Miss = 3007, Miss_rate = 0.471, Pending_hits = 114, Reservation_fails = 18371
	L1D_cache_core[4]: Access = 6344, Miss = 2978, Miss_rate = 0.469, Pending_hits = 86, Reservation_fails = 18242
	L1D_cache_core[5]: Access = 6268, Miss = 2964, Miss_rate = 0.473, Pending_hits = 92, Reservation_fails = 19049
	L1D_cache_core[6]: Access = 5390, Miss = 2819, Miss_rate = 0.523, Pending_hits = 100, Reservation_fails = 17426
	L1D_cache_core[7]: Access = 5852, Miss = 3027, Miss_rate = 0.517, Pending_hits = 125, Reservation_fails = 18245
	L1D_cache_core[8]: Access = 5522, Miss = 2826, Miss_rate = 0.512, Pending_hits = 140, Reservation_fails = 17823
	L1D_cache_core[9]: Access = 5792, Miss = 2729, Miss_rate = 0.471, Pending_hits = 88, Reservation_fails = 17744
	L1D_cache_core[10]: Access = 5486, Miss = 2607, Miss_rate = 0.475, Pending_hits = 75, Reservation_fails = 17388
	L1D_cache_core[11]: Access = 5956, Miss = 2896, Miss_rate = 0.486, Pending_hits = 93, Reservation_fails = 18441
	L1D_cache_core[12]: Access = 6518, Miss = 2762, Miss_rate = 0.424, Pending_hits = 131, Reservation_fails = 17665
	L1D_cache_core[13]: Access = 5840, Miss = 2610, Miss_rate = 0.447, Pending_hits = 130, Reservation_fails = 16909
	L1D_cache_core[14]: Access = 6282, Miss = 2668, Miss_rate = 0.425, Pending_hits = 174, Reservation_fails = 16561
	L1D_total_cache_accesses = 89225
	L1D_total_cache_misses = 42090
	L1D_total_cache_miss_rate = 0.4717
	L1D_total_cache_pending_hits = 1625
	L1D_total_cache_reservation_fails = 266568
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118566
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148002
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2479
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1016, 1016, 744, 744, 744, 744, 744, 742, 472, 472, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 318225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10866
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 318225
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490168	W0_Idle:119839	W0_Scoreboard:134987	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86928 {8:10866,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1477776 {136:10866,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 241 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 49169 
mrq_lat_table:2473 	1146 	282 	472 	392 	162 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31274 	13027 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3441 	3229 	5313 	26595 	5929 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3045 	5779 	1952 	105 	0 	0 	0 	0 	102 	333 	6426 	22948 	3717 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0        20        20        58        54         2         4        32        32         0         0         0         0 
dram[1]:         3         2         0         0        20        20        58        54         2         4        32        32         0         0         0         0 
dram[2]:         2         1         0         0        20        24        58        54         4         4        32        32         0         0         0         0 
dram[3]:         2         0         0         0        20        24        58        54         4         4        32        32         0         0         0         0 
dram[4]:         2         0         0         0        20        24        58        54         4         4        32        32         0         0         0         0 
dram[5]:         0         3         0         0        20        24        55        54         4         4        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:      1860      2212      2038      3163      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2197      1829      2091      2132      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      2454 
dram[2]:      1909      1341      2347      2150      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      2441 
dram[3]:      1622      2419      2541      2162      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      2437 
dram[4]:      1371      2415      2716      2012      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      2432 
dram[5]:      2471      2233      2897      2097      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      2447 
average row accesses per activate:
dram[0]: 30.500000 29.500000 64.000000 64.000000 42.000000 42.000000 35.000000 33.000000  2.000000  3.000000 30.000000 15.250000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 29.500000 30.000000 64.000000 64.000000 42.000000 42.000000 35.000000 32.000000  2.000000  3.000000 30.000000 15.250000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 29.000000 29.500000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 29.000000 58.000000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 29.000000 58.000000 64.000000 64.000000 42.000000 44.000000 35.000000 31.000000  3.000000  3.000000 30.000000 30.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 58.000000 30.500000 64.000000 64.000000 42.000000 44.000000 33.500000 31.000000  3.000000  3.500000 30.000000 30.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 4945/157 = 31.496815
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        33        32        32        42        42        40        38         4         6        60        61        32        32        32        32 
dram[1]:        35        34        32        32        42        42        40        36         4         6        60        61        32        32        32        30 
dram[2]:        34        33        32        32        42        44        40        36         6         6        60        60        32        32        32        32 
dram[3]:        34        32        32        32        42        44        40        36         6         6        60        60        32        32        32        32 
dram[4]:        34        32        32        32        42        44        40        36         6         6        60        60        32        32        32        32 
dram[5]:        32        35        32        32        42        44        39        36         6         7        60        60        32        32        32        32 
total reads: 3315
bank skew: 61/4 = 15.25
chip skew: 555/550 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        187       146       128       130       130       129       154       154      9461     14630     10879     11610      3872      2838       730       777
dram[1]:        160       144       129       128       132       130       155       153     13016     12723     10800     10876      5200      2951       736       272
dram[2]:        157       148       131       130       131       128       156       148     11981     16850     11169      9719      2440      3340       842       257
dram[3]:        151       149       132       131       132       130       157       150     16113     12749     10344     10450      2921      4121       651       245
dram[4]:        155       146       130       129       132       129       151       162     13007     14903     10333     10764      4261      2802       628       238
dram[5]:        151       138       130       129       130       129       160       152     13968     13584     10212     10847      4700      3411       563       262
maximum mf latency per bank:
dram[0]:        445       400       276       281       286       278       379       383       389       351       490       575       462       541       501       483
dram[1]:        488       381       299       281       326       295       379       397       346       505       461       621       504       521       513       468
dram[2]:        448       335       299       297       304       271       341       324       429       521       574       626       547       641       521       415
dram[3]:        374       334       296       293       304       278       384       363       398       472       532       540       524       511       364       384
dram[4]:        372       313       297       301       298       297       358       410       456       472       533       527       589       514       397       356
dram[5]:        380       390       305       292       308       300       385       332       371       561       562       583       564       581       396       493

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64900 n_nop=63208 n_act=29 n_pre=13 n_req=825 n_rd=1110 n_write=540 bw_util=0.05085
n_activity=10125 dram_eff=0.3259
bk0: 74a 64207i bk1: 66a 64101i bk2: 64a 64048i bk3: 64a 64038i bk4: 84a 63805i bk5: 84a 63803i bk6: 80a 64191i bk7: 76a 64179i bk8: 8a 64839i bk9: 12a 64829i bk10: 120a 64566i bk11: 122a 64385i bk12: 64a 64686i bk13: 64a 64731i bk14: 64a 64509i bk15: 64a 64428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0735747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64900 n_nop=63220 n_act=28 n_pre=12 n_req=820 n_rd=1100 n_write=540 bw_util=0.05054
n_activity=9879 dram_eff=0.332
bk0: 70a 64114i bk1: 68a 64078i bk2: 64a 64014i bk3: 64a 64059i bk4: 84a 63771i bk5: 84a 63790i bk6: 80a 64160i bk7: 72a 64168i bk8: 8a 64841i bk9: 12a 64826i bk10: 120a 64541i bk11: 122a 64422i bk12: 64a 64644i bk13: 64a 64698i bk14: 64a 64546i bk15: 60a 64476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0894607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64900 n_nop=63210 n_act=26 n_pre=10 n_req=827 n_rd=1106 n_write=548 bw_util=0.05097
n_activity=9978 dram_eff=0.3315
bk0: 68a 64139i bk1: 66a 64079i bk2: 64a 64017i bk3: 64a 64039i bk4: 84a 63875i bk5: 88a 63805i bk6: 80a 64126i bk7: 72a 64196i bk8: 12a 64827i bk9: 12a 64827i bk10: 120a 64549i bk11: 120a 64544i bk12: 64a 64714i bk13: 64a 64707i bk14: 64a 64500i bk15: 64a 64419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0876888
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80051d80, atomic=0 1 entries : 0x7f8a7b80d1b0 :  mf: uid=464732, sid03:w15, part=3, addr=0x80051d80, load , size=128, unknown  status = IN_PARTITION_DRAM (49167), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64900 n_nop=63214 n_act=25 n_pre=9 n_req=826 n_rd=1104 n_write=548 bw_util=0.05091
n_activity=9829 dram_eff=0.3361
bk0: 68a 64035i bk1: 64a 64125i bk2: 64a 64018i bk3: 64a 63996i bk4: 84a 63790i bk5: 88a 63653i bk6: 80a 64180i bk7: 72a 64206i bk8: 12a 64830i bk9: 12a 64816i bk10: 120a 64533i bk11: 120a 64482i bk12: 64a 64712i bk13: 64a 64681i bk14: 64a 64572i bk15: 64a 64435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0847766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64900 n_nop=63218 n_act=25 n_pre=9 n_req=824 n_rd=1104 n_write=544 bw_util=0.05079
n_activity=9864 dram_eff=0.3341
bk0: 68a 64152i bk1: 64a 64145i bk2: 64a 63948i bk3: 64a 64039i bk4: 84a 63771i bk5: 88a 63718i bk6: 80a 64206i bk7: 72a 64218i bk8: 12a 64823i bk9: 12a 64826i bk10: 120a 64517i bk11: 120a 64491i bk12: 64a 64669i bk13: 64a 64665i bk14: 64a 64528i bk15: 64a 64418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0880123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64900 n_nop=63220 n_act=25 n_pre=9 n_req=823 n_rd=1106 n_write=540 bw_util=0.05072
n_activity=9939 dram_eff=0.3312
bk0: 64a 64054i bk1: 70a 64222i bk2: 64a 64038i bk3: 64a 63993i bk4: 84a 63819i bk5: 88a 63818i bk6: 78a 64192i bk7: 72a 64254i bk8: 12a 64819i bk9: 14a 64825i bk10: 120a 64520i bk11: 120a 64525i bk12: 64a 64711i bk13: 64a 64696i bk14: 64a 64545i bk15: 64a 64434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0826194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3714, Miss = 279, Miss_rate = 0.075, Pending_hits = 117, Reservation_fails = 386
L2_cache_bank[1]: Access = 3867, Miss = 276, Miss_rate = 0.071, Pending_hits = 116, Reservation_fails = 195
L2_cache_bank[2]: Access = 3850, Miss = 277, Miss_rate = 0.072, Pending_hits = 102, Reservation_fails = 90
L2_cache_bank[3]: Access = 3684, Miss = 273, Miss_rate = 0.074, Pending_hits = 100, Reservation_fails = 162
L2_cache_bank[4]: Access = 3739, Miss = 278, Miss_rate = 0.074, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[5]: Access = 3516, Miss = 275, Miss_rate = 0.078, Pending_hits = 105, Reservation_fails = 79
L2_cache_bank[6]: Access = 3620, Miss = 278, Miss_rate = 0.077, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[7]: Access = 3684, Miss = 274, Miss_rate = 0.074, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 3729, Miss = 278, Miss_rate = 0.075, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[9]: Access = 3675, Miss = 274, Miss_rate = 0.075, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 3812, Miss = 275, Miss_rate = 0.072, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[11]: Access = 3693, Miss = 278, Miss_rate = 0.075, Pending_hits = 112, Reservation_fails = 456
L2_total_cache_accesses = 44583
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0744
L2_total_cache_pending_hits = 1285
L2_total_cache_reservation_fails = 1368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=88781
icnt_total_pkts_simt_to_mem=146431
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5504
	minimum = 6
	maximum = 116
Network latency average = 9.80828
	minimum = 6
	maximum = 87
Slowest packet = 87074
Flit latency average = 8.41989
	minimum = 6
	maximum = 83
Slowest flit = 229051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0104331
	minimum = 0 (at node 0)
	maximum = 0.0561613 (at node 3)
Accepted packet rate average = 0.0104331
	minimum = 0 (at node 0)
	maximum = 0.0561613 (at node 3)
Injected flit rate average = 0.0312993
	minimum = 0 (at node 0)
	maximum = 0.259001 (at node 3)
Accepted flit rate average= 0.0312993
	minimum = 0 (at node 0)
	maximum = 0.0779665 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.628 (5 samples)
	minimum = 6 (5 samples)
	maximum = 158.8 (5 samples)
Network latency average = 13.7949 (5 samples)
	minimum = 6 (5 samples)
	maximum = 140.2 (5 samples)
Flit latency average = 12.2077 (5 samples)
	minimum = 6 (5 samples)
	maximum = 137 (5 samples)
Fragmentation average = 0.00918898 (5 samples)
	minimum = 0 (5 samples)
	maximum = 73.2 (5 samples)
Injected packet rate average = 0.0411592 (5 samples)
	minimum = 0.0276215 (5 samples)
	maximum = 0.0694814 (5 samples)
Accepted packet rate average = 0.0411592 (5 samples)
	minimum = 0.0276215 (5 samples)
	maximum = 0.0694814 (5 samples)
Injected flit rate average = 0.110363 (5 samples)
	minimum = 0.0648002 (5 samples)
	maximum = 0.237252 (5 samples)
Accepted flit rate average = 0.110363 (5 samples)
	minimum = 0.0596046 (5 samples)
	maximum = 0.172836 (5 samples)
Injected packet size average = 2.68137 (5 samples)
Accepted packet size average = 2.68137 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 205401 (inst/sec)
gpgpu_simulation_rate = 2048 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49170)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,49170)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,49170)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,49170)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,49170)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 50170  inst.: 5090476 (ipc=160.8) sim_rate=203619 (inst/sec) elapsed = 0:0:00:25 / Sat Jul 28 11:47:57 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 51670  inst.: 5225588 (ipc=118.4) sim_rate=200984 (inst/sec) elapsed = 0:0:00:26 / Sat Jul 28 11:47:58 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 53670  inst.: 5407772 (ipc=106.3) sim_rate=200287 (inst/sec) elapsed = 0:0:00:27 / Sat Jul 28 11:47:59 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 55170  inst.: 5539964 (ipc=101.7) sim_rate=197855 (inst/sec) elapsed = 0:0:00:28 / Sat Jul 28 11:48:00 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 56670  inst.: 5681628 (ipc=100.3) sim_rate=195918 (inst/sec) elapsed = 0:0:00:29 / Sat Jul 28 11:48:01 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 58670  inst.: 5863948 (ipc=98.3) sim_rate=195464 (inst/sec) elapsed = 0:0:00:30 / Sat Jul 28 11:48:02 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 60170  inst.: 5996500 (ipc=97.0) sim_rate=193435 (inst/sec) elapsed = 0:0:00:31 / Sat Jul 28 11:48:03 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 61670  inst.: 6132188 (ipc=96.2) sim_rate=191630 (inst/sec) elapsed = 0:0:00:32 / Sat Jul 28 11:48:04 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 63170  inst.: 6264036 (ipc=95.3) sim_rate=189819 (inst/sec) elapsed = 0:0:00:33 / Sat Jul 28 11:48:05 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 64170  inst.: 6356612 (ipc=95.1) sim_rate=186959 (inst/sec) elapsed = 0:0:00:34 / Sat Jul 28 11:48:06 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 65670  inst.: 6494772 (ipc=94.9) sim_rate=185564 (inst/sec) elapsed = 0:0:00:35 / Sat Jul 28 11:48:07 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 67170  inst.: 6626172 (ipc=94.3) sim_rate=184060 (inst/sec) elapsed = 0:0:00:36 / Sat Jul 28 11:48:08 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 68670  inst.: 6760412 (ipc=93.9) sim_rate=182713 (inst/sec) elapsed = 0:0:00:37 / Sat Jul 28 11:48:09 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 70170  inst.: 6894740 (ipc=93.6) sim_rate=181440 (inst/sec) elapsed = 0:0:00:38 / Sat Jul 28 11:48:10 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 71670  inst.: 7030300 (ipc=93.4) sim_rate=180264 (inst/sec) elapsed = 0:0:00:39 / Sat Jul 28 11:48:11 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 73170  inst.: 7161340 (ipc=93.0) sim_rate=179033 (inst/sec) elapsed = 0:0:00:40 / Sat Jul 28 11:48:12 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 74670  inst.: 7297268 (ipc=92.8) sim_rate=177982 (inst/sec) elapsed = 0:0:00:41 / Sat Jul 28 11:48:13 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 76670  inst.: 7481748 (ipc=92.8) sim_rate=178136 (inst/sec) elapsed = 0:0:00:42 / Sat Jul 28 11:48:14 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 78170  inst.: 7611300 (ipc=92.5) sim_rate=177006 (inst/sec) elapsed = 0:0:00:43 / Sat Jul 28 11:48:15 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 79670  inst.: 7746836 (ipc=92.4) sim_rate=176064 (inst/sec) elapsed = 0:0:00:44 / Sat Jul 28 11:48:16 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 81670  inst.: 7924868 (ipc=92.2) sim_rate=176108 (inst/sec) elapsed = 0:0:00:45 / Sat Jul 28 11:48:17 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 83170  inst.: 8053876 (ipc=91.9) sim_rate=175084 (inst/sec) elapsed = 0:0:00:46 / Sat Jul 28 11:48:18 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 84670  inst.: 8189460 (ipc=91.8) sim_rate=174243 (inst/sec) elapsed = 0:0:00:47 / Sat Jul 28 11:48:19 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 86170  inst.: 8321516 (ipc=91.7) sim_rate=173364 (inst/sec) elapsed = 0:0:00:48 / Sat Jul 28 11:48:20 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 87670  inst.: 8449596 (ipc=91.4) sim_rate=172440 (inst/sec) elapsed = 0:0:00:49 / Sat Jul 28 11:48:21 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 89170  inst.: 8585332 (ipc=91.4) sim_rate=171706 (inst/sec) elapsed = 0:0:00:50 / Sat Jul 28 11:48:22 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 90670  inst.: 8725284 (ipc=91.5) sim_rate=171084 (inst/sec) elapsed = 0:0:00:51 / Sat Jul 28 11:48:23 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 92170  inst.: 8860388 (ipc=91.4) sim_rate=170392 (inst/sec) elapsed = 0:0:00:52 / Sat Jul 28 11:48:24 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 93670  inst.: 8989220 (ipc=91.2) sim_rate=169607 (inst/sec) elapsed = 0:0:00:53 / Sat Jul 28 11:48:25 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 95670  inst.: 9161156 (ipc=91.0) sim_rate=169651 (inst/sec) elapsed = 0:0:00:54 / Sat Jul 28 11:48:26 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 97170  inst.: 9294972 (ipc=90.9) sim_rate=168999 (inst/sec) elapsed = 0:0:00:55 / Sat Jul 28 11:48:27 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 98670  inst.: 9423660 (ipc=90.8) sim_rate=168279 (inst/sec) elapsed = 0:0:00:56 / Sat Jul 28 11:48:28 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 100170  inst.: 9563900 (ipc=90.9) sim_rate=167787 (inst/sec) elapsed = 0:0:00:57 / Sat Jul 28 11:48:29 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 101670  inst.: 9693268 (ipc=90.7) sim_rate=167125 (inst/sec) elapsed = 0:0:00:58 / Sat Jul 28 11:48:30 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 103170  inst.: 9827876 (ipc=90.7) sim_rate=166574 (inst/sec) elapsed = 0:0:00:59 / Sat Jul 28 11:48:31 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 104670  inst.: 9963756 (ipc=90.7) sim_rate=166062 (inst/sec) elapsed = 0:0:01:00 / Sat Jul 28 11:48:32 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 106670  inst.: 10140628 (ipc=90.6) sim_rate=166239 (inst/sec) elapsed = 0:0:01:01 / Sat Jul 28 11:48:33 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 108170  inst.: 10271164 (ipc=90.5) sim_rate=165663 (inst/sec) elapsed = 0:0:01:02 / Sat Jul 28 11:48:34 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 109670  inst.: 10410868 (ipc=90.6) sim_rate=165251 (inst/sec) elapsed = 0:0:01:03 / Sat Jul 28 11:48:35 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 111670  inst.: 10586652 (ipc=90.5) sim_rate=165416 (inst/sec) elapsed = 0:0:01:04 / Sat Jul 28 11:48:36 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 112670  inst.: 10677244 (ipc=90.5) sim_rate=164265 (inst/sec) elapsed = 0:0:01:05 / Sat Jul 28 11:48:37 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 114670  inst.: 10854460 (ipc=90.5) sim_rate=164461 (inst/sec) elapsed = 0:0:01:06 / Sat Jul 28 11:48:38 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 116170  inst.: 10985228 (ipc=90.4) sim_rate=163958 (inst/sec) elapsed = 0:0:01:07 / Sat Jul 28 11:48:39 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 117670  inst.: 11125892 (ipc=90.5) sim_rate=163616 (inst/sec) elapsed = 0:0:01:08 / Sat Jul 28 11:48:40 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 119170  inst.: 11261860 (ipc=90.5) sim_rate=163215 (inst/sec) elapsed = 0:0:01:09 / Sat Jul 28 11:48:41 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 121170  inst.: 11438708 (ipc=90.4) sim_rate=163410 (inst/sec) elapsed = 0:0:01:10 / Sat Jul 28 11:48:42 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 122670  inst.: 11576892 (ipc=90.4) sim_rate=163054 (inst/sec) elapsed = 0:0:01:11 / Sat Jul 28 11:48:43 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 124670  inst.: 11750772 (ipc=90.3) sim_rate=163205 (inst/sec) elapsed = 0:0:01:12 / Sat Jul 28 11:48:44 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 126170  inst.: 11886508 (ipc=90.3) sim_rate=162828 (inst/sec) elapsed = 0:0:01:13 / Sat Jul 28 11:48:45 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 128170  inst.: 12062044 (ipc=90.3) sim_rate=163000 (inst/sec) elapsed = 0:0:01:14 / Sat Jul 28 11:48:46 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 129170  inst.: 12153124 (ipc=90.3) sim_rate=162041 (inst/sec) elapsed = 0:0:01:15 / Sat Jul 28 11:48:47 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 130670  inst.: 12275260 (ipc=90.1) sim_rate=161516 (inst/sec) elapsed = 0:0:01:16 / Sat Jul 28 11:48:48 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 132170  inst.: 12405804 (ipc=90.1) sim_rate=161114 (inst/sec) elapsed = 0:0:01:17 / Sat Jul 28 11:48:49 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 133670  inst.: 12541892 (ipc=90.1) sim_rate=160793 (inst/sec) elapsed = 0:0:01:18 / Sat Jul 28 11:48:50 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 135170  inst.: 12679076 (ipc=90.1) sim_rate=160494 (inst/sec) elapsed = 0:0:01:19 / Sat Jul 28 11:48:51 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 136670  inst.: 12819428 (ipc=90.2) sim_rate=160242 (inst/sec) elapsed = 0:0:01:20 / Sat Jul 28 11:48:52 2018
GPGPU-Sim uArch: cycles simulated: 137670  inst.: 12913500 (ipc=90.2) sim_rate=159425 (inst/sec) elapsed = 0:0:01:21 / Sat Jul 28 11:48:53 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 139170  inst.: 13049532 (ipc=90.2) sim_rate=159140 (inst/sec) elapsed = 0:0:01:22 / Sat Jul 28 11:48:54 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 140670  inst.: 13184332 (ipc=90.2) sim_rate=158847 (inst/sec) elapsed = 0:0:01:23 / Sat Jul 28 11:48:55 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 142170  inst.: 13320116 (ipc=90.2) sim_rate=158572 (inst/sec) elapsed = 0:0:01:24 / Sat Jul 28 11:48:56 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 144170  inst.: 13502356 (ipc=90.2) sim_rate=158851 (inst/sec) elapsed = 0:0:01:25 / Sat Jul 28 11:48:57 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 145670  inst.: 13633396 (ipc=90.2) sim_rate=158527 (inst/sec) elapsed = 0:0:01:26 / Sat Jul 28 11:48:58 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 147170  inst.: 13767692 (ipc=90.2) sim_rate=158249 (inst/sec) elapsed = 0:0:01:27 / Sat Jul 28 11:48:59 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 148170  inst.: 13864148 (ipc=90.2) sim_rate=157547 (inst/sec) elapsed = 0:0:01:28 / Sat Jul 28 11:49:00 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 149670  inst.: 13989732 (ipc=90.2) sim_rate=157188 (inst/sec) elapsed = 0:0:01:29 / Sat Jul 28 11:49:01 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 150670  inst.: 14083300 (ipc=90.2) sim_rate=156481 (inst/sec) elapsed = 0:0:01:30 / Sat Jul 28 11:49:02 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 152170  inst.: 14217988 (ipc=90.2) sim_rate=156241 (inst/sec) elapsed = 0:0:01:31 / Sat Jul 28 11:49:03 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 153670  inst.: 14346572 (ipc=90.1) sim_rate=155941 (inst/sec) elapsed = 0:0:01:32 / Sat Jul 28 11:49:04 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 155170  inst.: 14482476 (ipc=90.1) sim_rate=155725 (inst/sec) elapsed = 0:0:01:33 / Sat Jul 28 11:49:05 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 156170  inst.: 14572308 (ipc=90.1) sim_rate=155024 (inst/sec) elapsed = 0:0:01:34 / Sat Jul 28 11:49:06 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 157670  inst.: 14703460 (ipc=90.1) sim_rate=154773 (inst/sec) elapsed = 0:0:01:35 / Sat Jul 28 11:49:07 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 159170  inst.: 14836268 (ipc=90.1) sim_rate=154544 (inst/sec) elapsed = 0:0:01:36 / Sat Jul 28 11:49:08 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 160170  inst.: 14931868 (ipc=90.1) sim_rate=153936 (inst/sec) elapsed = 0:0:01:37 / Sat Jul 28 11:49:09 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 161670  inst.: 15066292 (ipc=90.1) sim_rate=153737 (inst/sec) elapsed = 0:0:01:38 / Sat Jul 28 11:49:10 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 163170  inst.: 15199588 (ipc=90.1) sim_rate=153531 (inst/sec) elapsed = 0:0:01:39 / Sat Jul 28 11:49:11 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 164170  inst.: 15290604 (ipc=90.1) sim_rate=152906 (inst/sec) elapsed = 0:0:01:40 / Sat Jul 28 11:49:12 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 165670  inst.: 15424516 (ipc=90.1) sim_rate=152717 (inst/sec) elapsed = 0:0:01:41 / Sat Jul 28 11:49:13 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 166670  inst.: 15521300 (ipc=90.1) sim_rate=152169 (inst/sec) elapsed = 0:0:01:42 / Sat Jul 28 11:49:14 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 168170  inst.: 15655188 (ipc=90.1) sim_rate=151992 (inst/sec) elapsed = 0:0:01:43 / Sat Jul 28 11:49:15 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 169670  inst.: 15793084 (ipc=90.2) sim_rate=151856 (inst/sec) elapsed = 0:0:01:44 / Sat Jul 28 11:49:16 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 171170  inst.: 15929556 (ipc=90.2) sim_rate=151710 (inst/sec) elapsed = 0:0:01:45 / Sat Jul 28 11:49:17 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 172670  inst.: 16055820 (ipc=90.1) sim_rate=151470 (inst/sec) elapsed = 0:0:01:46 / Sat Jul 28 11:49:18 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 174170  inst.: 16189524 (ipc=90.1) sim_rate=151303 (inst/sec) elapsed = 0:0:01:47 / Sat Jul 28 11:49:19 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(5,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 176170  inst.: 16369884 (ipc=90.1) sim_rate=151573 (inst/sec) elapsed = 0:0:01:48 / Sat Jul 28 11:49:20 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 177670  inst.: 16497316 (ipc=90.0) sim_rate=151351 (inst/sec) elapsed = 0:0:01:49 / Sat Jul 28 11:49:21 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 179170  inst.: 16635260 (ipc=90.0) sim_rate=151229 (inst/sec) elapsed = 0:0:01:50 / Sat Jul 28 11:49:22 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 180670  inst.: 16767980 (ipc=90.0) sim_rate=151062 (inst/sec) elapsed = 0:0:01:51 / Sat Jul 28 11:49:23 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 182670  inst.: 16946892 (ipc=90.0) sim_rate=151311 (inst/sec) elapsed = 0:0:01:52 / Sat Jul 28 11:49:24 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 184170  inst.: 17083116 (ipc=90.0) sim_rate=151178 (inst/sec) elapsed = 0:0:01:53 / Sat Jul 28 11:49:25 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 185670  inst.: 17215276 (ipc=90.0) sim_rate=151011 (inst/sec) elapsed = 0:0:01:54 / Sat Jul 28 11:49:26 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 187670  inst.: 17389620 (ipc=90.0) sim_rate=151214 (inst/sec) elapsed = 0:0:01:55 / Sat Jul 28 11:49:27 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 189170  inst.: 17534212 (ipc=90.0) sim_rate=151157 (inst/sec) elapsed = 0:0:01:56 / Sat Jul 28 11:49:28 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 190670  inst.: 17667340 (ipc=90.0) sim_rate=151002 (inst/sec) elapsed = 0:0:01:57 / Sat Jul 28 11:49:29 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 192170  inst.: 17801372 (ipc=90.0) sim_rate=150859 (inst/sec) elapsed = 0:0:01:58 / Sat Jul 28 11:49:30 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 193670  inst.: 17936052 (ipc=90.0) sim_rate=150723 (inst/sec) elapsed = 0:0:01:59 / Sat Jul 28 11:49:31 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 195670  inst.: 18114164 (ipc=90.0) sim_rate=150951 (inst/sec) elapsed = 0:0:02:00 / Sat Jul 28 11:49:32 2018
GPGPU-Sim uArch: cycles simulated: 196670  inst.: 18201084 (ipc=90.0) sim_rate=150422 (inst/sec) elapsed = 0:0:02:01 / Sat Jul 28 11:49:33 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 198170  inst.: 18337068 (ipc=90.0) sim_rate=150303 (inst/sec) elapsed = 0:0:02:02 / Sat Jul 28 11:49:34 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 199670  inst.: 18478740 (ipc=90.0) sim_rate=150233 (inst/sec) elapsed = 0:0:02:03 / Sat Jul 28 11:49:35 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 201170  inst.: 18608004 (ipc=90.0) sim_rate=150064 (inst/sec) elapsed = 0:0:02:04 / Sat Jul 28 11:49:36 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 202670  inst.: 18743900 (ipc=90.0) sim_rate=149951 (inst/sec) elapsed = 0:0:02:05 / Sat Jul 28 11:49:37 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 204170  inst.: 18878828 (ipc=90.0) sim_rate=149831 (inst/sec) elapsed = 0:0:02:06 / Sat Jul 28 11:49:38 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 205670  inst.: 19010900 (ipc=90.0) sim_rate=149692 (inst/sec) elapsed = 0:0:02:07 / Sat Jul 28 11:49:39 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 207170  inst.: 19147692 (ipc=90.0) sim_rate=149591 (inst/sec) elapsed = 0:0:02:08 / Sat Jul 28 11:49:40 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (158315,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (158363,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (158454,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (158473,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (158511,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (158531,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158544,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (158550,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (158560,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (158571,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (158575,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (158575,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (158577,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (158578,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (158582,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (158584,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (158586,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (158590,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (158603,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (158608,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (158611,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158614,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (158615,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (158628,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (158658,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (158658,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (158673,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (158680,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (158682,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (158700,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (158721,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (158727,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (158736,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (158746,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (158749,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (158757,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (158761,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (158772,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158796,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (158804,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 209670  inst.: 19244060 (ipc=89.2) sim_rate=149178 (inst/sec) elapsed = 0:0:02:09 / Sat Jul 28 11:49:41 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 215170  inst.: 19390788 (ipc=87.1) sim_rate=149159 (inst/sec) elapsed = 0:0:02:10 / Sat Jul 28 11:49:42 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (167888,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (168131,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (168180,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (168195,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (169436,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169487,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (169534,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (169545,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (169636,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (169699,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (169903,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (169918,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (170558,49170), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (170579,49170), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (170615,49170), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (170639,49170), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 170640
gpu_sim_insn = 14548864
gpu_ipc =      85.2606
gpu_tot_sim_cycle = 219810
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      88.6152
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18031
gpu_stall_icnt2sh    = 67100
gpu_total_sim_rate=149834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383877
	L1I_total_cache_misses = 2479
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45148, Miss = 23035, Miss_rate = 0.510, Pending_hits = 3522, Reservation_fails = 62745
	L1D_cache_core[1]: Access = 44903, Miss = 22293, Miss_rate = 0.496, Pending_hits = 3682, Reservation_fails = 61932
	L1D_cache_core[2]: Access = 34328, Miss = 16856, Miss_rate = 0.491, Pending_hits = 2717, Reservation_fails = 38761
	L1D_cache_core[3]: Access = 35289, Miss = 17685, Miss_rate = 0.501, Pending_hits = 2733, Reservation_fails = 39855
	L1D_cache_core[4]: Access = 35748, Miss = 18133, Miss_rate = 0.507, Pending_hits = 2702, Reservation_fails = 33179
	L1D_cache_core[5]: Access = 36359, Miss = 18684, Miss_rate = 0.514, Pending_hits = 2824, Reservation_fails = 45405
	L1D_cache_core[6]: Access = 45178, Miss = 23209, Miss_rate = 0.514, Pending_hits = 3698, Reservation_fails = 61796
	L1D_cache_core[7]: Access = 45640, Miss = 23415, Miss_rate = 0.513, Pending_hits = 3544, Reservation_fails = 64853
	L1D_cache_core[8]: Access = 45310, Miss = 23228, Miss_rate = 0.513, Pending_hits = 3653, Reservation_fails = 60776
	L1D_cache_core[9]: Access = 44893, Miss = 22626, Miss_rate = 0.504, Pending_hits = 3662, Reservation_fails = 63633
	L1D_cache_core[10]: Access = 44585, Miss = 22994, Miss_rate = 0.516, Pending_hits = 3605, Reservation_fails = 69187
	L1D_cache_core[11]: Access = 44558, Miss = 22671, Miss_rate = 0.509, Pending_hits = 3626, Reservation_fails = 70123
	L1D_cache_core[12]: Access = 45116, Miss = 22718, Miss_rate = 0.504, Pending_hits = 3672, Reservation_fails = 57319
	L1D_cache_core[13]: Access = 45628, Miss = 23014, Miss_rate = 0.504, Pending_hits = 3802, Reservation_fails = 57073
	L1D_cache_core[14]: Access = 46070, Miss = 23090, Miss_rate = 0.501, Pending_hits = 3699, Reservation_fails = 62120
	L1D_total_cache_accesses = 638753
	L1D_total_cache_misses = 323651
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 51141
	L1D_total_cache_reservation_fails = 848757
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247761
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 600996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2479
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5563, 5563, 5291, 5291, 5291, 5291, 5291, 5289, 472, 472, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1281830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32924
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1281830
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1705410	W0_Idle:126573	W0_Scoreboard:3252063	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263392 {8:32924,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4477664 {136:32924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 219809 
mrq_lat_table:4306 	1156 	287 	479 	418 	163 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303071 	23133 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17646 	39191 	104069 	158232 	7376 	126 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12482 	17205 	3142 	110 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	129983 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	395 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1860      2212     41365     42819    118663    121529      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2723      1829     41688     44243    118919    121965      2666      2631      1341      1385      1356      1376      1416      1479      3854      2454 
dram[2]:      1909      1341     41866     44596    119743    122403      2613      2643      1344      1469      1357      1472      1416      1531      4840      2441 
dram[3]:      1622      2419     42149     44987    120119    122747      2612      2641      1334      1385      1351      1382      1638      1410      5907      2437 
dram[4]:      1371      2415     42347     45626    120608    123073      3856      2654      1332      1401      1347      1393      1471      1404      6966      2432 
dram[5]:      2471      2233     42613     45938    121011    123389      2637      2657      1357      1397      1365      1494      1656      1346      8060      2447 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  3.000000 24.000000 15.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  3.000000 24.000000 15.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  3.000000  3.000000 24.000000 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  3.000000  3.000000 24.000000 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  3.000000  3.000000 24.666666 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  3.000000  3.500000 24.666666 24.666666 32.000000 32.000000 35.000000 36.000000 
average row locality = 6827/229 = 29.812227
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        58        58        40        38         4         6        72        75        64        64        64        64 
dram[1]:        67        66        64        64        58        58        40        36         4         6        72        75        64        64        64        62 
dram[2]:        66        65        64        64        58        60        40        36         6         6        72        74        64        64        64        64 
dram[3]:        66        64        64        64        58        58        40        36         6         6        72        74        64        64        64        64 
dram[4]:        66        64        64        64        58        58        40        36         6         6        74        74        64        64        64        64 
dram[5]:        64        67        64        64        58        58        39        36         6         7        74        74        64        64        64        64 
total reads: 5197
bank skew: 75/4 = 18.75
chip skew: 869/864 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1170      1435      1248      1288       690       665       154       154      9461     14630     63170     64214      3201      2322      1274      1190
dram[1]:       1195      1350      1245      1279       685       665       155       153     13016     12723     63113     63037      3668      2400      1271      1209
dram[2]:       1337      1133      1279      1274       681       633       156       148     11981     16850     64026     62936      2109      2799      1306       916
dram[3]:       1411      1182      1266      1260       685       599       157       150     16113     12749     67251     68284      2361      3166      1454       978
dram[4]:       1229      1331      1274      1272       687       599       151       162     13007     14903     76282     64354      3260      2227      1188       895
dram[5]:       1213      1284      1260      1252       667       586       160       152     13968     13584     72896     58286      3380      2617      1117      1256
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       379       383       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       347       337       379       397       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       346       339       341       324       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       348       384       363       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       355       358       410       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       359       336       385       332       371       561       660       594       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290144 n_nop=287800 n_act=41 n_pre=25 n_req=1139 n_rd=1738 n_write=540 bw_util=0.0157
n_activity=14925 dram_eff=0.3053
bk0: 138a 289293i bk1: 130a 289191i bk2: 128a 289138i bk3: 128a 289128i bk4: 116a 288960i bk5: 116a 288957i bk6: 80a 289433i bk7: 76a 289422i bk8: 8a 290084i bk9: 12a 290075i bk10: 144a 289728i bk11: 150a 289523i bk12: 128a 289764i bk13: 128a 289819i bk14: 128a 289597i bk15: 128a 289517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0171708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290144 n_nop=287812 n_act=40 n_pre=24 n_req=1134 n_rd=1728 n_write=540 bw_util=0.01563
n_activity=14688 dram_eff=0.3088
bk0: 134a 289206i bk1: 132a 289168i bk2: 128a 289104i bk3: 128a 289148i bk4: 116a 288924i bk5: 116a 288943i bk6: 80a 289400i bk7: 72a 289409i bk8: 8a 290082i bk9: 12a 290072i bk10: 144a 289707i bk11: 150a 289571i bk12: 128a 289736i bk13: 128a 289774i bk14: 128a 289635i bk15: 124a 289569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0206656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290144 n_nop=287802 n_act=38 n_pre=22 n_req=1141 n_rd=1734 n_write=548 bw_util=0.01573
n_activity=14735 dram_eff=0.3097
bk0: 132a 289225i bk1: 130a 289168i bk2: 128a 289103i bk3: 128a 289127i bk4: 116a 289026i bk5: 120a 288958i bk6: 80a 289369i bk7: 72a 289441i bk8: 12a 290074i bk9: 12a 290076i bk10: 144a 289716i bk11: 148a 289699i bk12: 128a 289803i bk13: 128a 289788i bk14: 128a 289582i bk15: 128a 289491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0198453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290144 n_nop=287810 n_act=37 n_pre=21 n_req=1138 n_rd=1728 n_write=548 bw_util=0.01569
n_activity=14501 dram_eff=0.3139
bk0: 132a 289123i bk1: 128a 289210i bk2: 128a 289107i bk3: 128a 289087i bk4: 116a 288944i bk5: 116a 288813i bk6: 80a 289419i bk7: 72a 289447i bk8: 12a 290071i bk9: 12a 290061i bk10: 144a 289699i bk11: 148a 289624i bk12: 128a 289799i bk13: 128a 289771i bk14: 128a 289655i bk15: 128a 289526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0193697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290144 n_nop=287810 n_act=37 n_pre=21 n_req=1138 n_rd=1732 n_write=544 bw_util=0.01569
n_activity=14615 dram_eff=0.3115
bk0: 132a 289242i bk1: 128a 289236i bk2: 128a 289039i bk3: 128a 289130i bk4: 116a 288926i bk5: 116a 288879i bk6: 80a 289446i bk7: 72a 289459i bk8: 12a 290065i bk9: 12a 290070i bk10: 148a 289667i bk11: 148a 289617i bk12: 128a 289729i bk13: 128a 289750i bk14: 128a 289597i bk15: 128a 289497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0202555
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=290144 n_nop=287812 n_act=37 n_pre=21 n_req=1137 n_rd=1734 n_write=540 bw_util=0.01567
n_activity=14722 dram_eff=0.3089
bk0: 128a 289141i bk1: 134a 289306i bk2: 128a 289128i bk3: 128a 289084i bk4: 116a 288973i bk5: 116a 288980i bk6: 78a 289435i bk7: 72a 289499i bk8: 12a 290064i bk9: 14a 290071i bk10: 148a 289669i bk11: 148a 289653i bk12: 128a 289803i bk13: 128a 289784i bk14: 128a 289622i bk15: 128a 289516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.018994

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26552, Miss = 435, Miss_rate = 0.016, Pending_hits = 404, Reservation_fails = 2590
L2_cache_bank[1]: Access = 27785, Miss = 434, Miss_rate = 0.016, Pending_hits = 405, Reservation_fails = 2299
L2_cache_bank[2]: Access = 26660, Miss = 433, Miss_rate = 0.016, Pending_hits = 405, Reservation_fails = 1918
L2_cache_bank[3]: Access = 27073, Miss = 431, Miss_rate = 0.016, Pending_hits = 372, Reservation_fails = 1909
L2_cache_bank[4]: Access = 25551, Miss = 434, Miss_rate = 0.017, Pending_hits = 382, Reservation_fails = 2074
L2_cache_bank[5]: Access = 25801, Miss = 433, Miss_rate = 0.017, Pending_hits = 389, Reservation_fails = 1803
L2_cache_bank[6]: Access = 26554, Miss = 434, Miss_rate = 0.016, Pending_hits = 372, Reservation_fails = 1669
L2_cache_bank[7]: Access = 27469, Miss = 430, Miss_rate = 0.016, Pending_hits = 379, Reservation_fails = 1643
L2_cache_bank[8]: Access = 31069, Miss = 436, Miss_rate = 0.014, Pending_hits = 372, Reservation_fails = 1587
L2_cache_bank[9]: Access = 26487, Miss = 430, Miss_rate = 0.016, Pending_hits = 364, Reservation_fails = 1624
L2_cache_bank[10]: Access = 30579, Miss = 433, Miss_rate = 0.014, Pending_hits = 393, Reservation_fails = 1412
L2_cache_bank[11]: Access = 25061, Miss = 434, Miss_rate = 0.017, Pending_hits = 395, Reservation_fails = 2250
L2_total_cache_accesses = 326641
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4632
L2_total_cache_reservation_fails = 22778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24787
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21711
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459071
icnt_total_pkts_simt_to_mem=868489
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5662
	minimum = 6
	maximum = 300
Network latency average = 13.1927
	minimum = 6
	maximum = 298
Slowest packet = 90937
Flit latency average = 13.4611
	minimum = 6
	maximum = 296
Slowest flit = 239772
Fragmentation average = 0.00321033
	minimum = 0
	maximum = 183
Injected packet rate average = 0.12244
	minimum = 0.0831282 (at node 2)
	maximum = 0.16022 (at node 23)
Accepted packet rate average = 0.12244
	minimum = 0.0831282 (at node 2)
	maximum = 0.16022 (at node 23)
Injected flit rate average = 0.237092
	minimum = 0.169011 (at node 26)
	maximum = 0.319146 (at node 14)
Accepted flit rate average= 0.237092
	minimum = 0.110906 (at node 2)
	maximum = 0.415143 (at node 23)
Injected packet length average = 1.93639
Accepted packet length average = 1.93639
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.951 (6 samples)
	minimum = 6 (6 samples)
	maximum = 182.333 (6 samples)
Network latency average = 13.6946 (6 samples)
	minimum = 6 (6 samples)
	maximum = 166.5 (6 samples)
Flit latency average = 12.4166 (6 samples)
	minimum = 6 (6 samples)
	maximum = 163.5 (6 samples)
Fragmentation average = 0.00819254 (6 samples)
	minimum = 0 (6 samples)
	maximum = 91.5 (6 samples)
Injected packet rate average = 0.054706 (6 samples)
	minimum = 0.0368727 (6 samples)
	maximum = 0.0846046 (6 samples)
Accepted packet rate average = 0.054706 (6 samples)
	minimum = 0.0368727 (6 samples)
	maximum = 0.0846046 (6 samples)
Injected flit rate average = 0.131485 (6 samples)
	minimum = 0.0821686 (6 samples)
	maximum = 0.250901 (6 samples)
Accepted flit rate average = 0.131485 (6 samples)
	minimum = 0.0681548 (6 samples)
	maximum = 0.213221 (6 samples)
Injected packet size average = 2.40348 (6 samples)
Accepted packet size average = 2.40348 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 149834 (inst/sec)
gpgpu_simulation_rate = 1690 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,219810)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,219810)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,219810)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,219810)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,219810)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 220310  inst.: 19578436 (ipc=199.9) sim_rate=149453 (inst/sec) elapsed = 0:0:02:11 / Sat Jul 28 11:49:43 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (957,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (962,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (971,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (973,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (983,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1002,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1009,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1009,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1020,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1020,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1026,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1029,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1032,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1040,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1052,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1052,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1064,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1067,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1071,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1073,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1077,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1079,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1085,219810), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1090,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1090,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1095,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1098,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1104,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1117,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1118,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1119,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1123,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1124,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1136,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1137,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1138,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1145,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1146,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1146,219810), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1164,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1167,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1167,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1174,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1177,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1177,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1179,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1180,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1201,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1207,219810), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1215,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1215,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1222,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1238,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1241,219810), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 10.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1242
gpu_sim_insn = 116864
gpu_ipc =      94.0934
gpu_tot_sim_cycle = 221052
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      88.6460
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70564
gpu_total_sim_rate=149582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385893
	L1I_total_cache_misses = 2479
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45208, Miss = 23064, Miss_rate = 0.510, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35373, Miss = 17725, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45260, Miss = 23249, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 45722, Miss = 23455, Miss_rate = 0.513, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44977, Miss = 22666, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45688, Miss = 23043, Miss_rate = 0.504, Pending_hits = 3806, Reservation_fails = 57105
	L1D_cache_core[14]: Access = 46128, Miss = 23119, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62120
	L1D_total_cache_accesses = 639905
	L1D_total_cache_misses = 324203
	L1D_total_cache_miss_rate = 0.5066
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853036
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2479
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5598, 5598, 5326, 5326, 5326, 5326, 5291, 5289, 472, 472, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1286925
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33476
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1286925
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711082	W0_Idle:134225	W0_Scoreboard:3269593	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 267808 {8:33476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4552736 {136:33476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 221051 
mrq_lat_table:4361 	1159 	289 	489 	443 	172 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303589 	23538 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17731 	39340 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12502 	17592 	3286 	111 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130503 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	396 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1860      2212     41365     42819    118663    121529      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2723      1829     41688     44243    118919    121965      2666      2631      1341      1385      1356      1376      1416      1479      3854      2454 
dram[2]:      1909      1341     41866     44596    119743    122403      2613      2643      1344      1469      1357      1472      1416      1531      4840      2441 
dram[3]:      1622      2419     42149     44987    120119    122747      2612      2641      1334      1385      1351      1382      1638      1410      5907      2437 
dram[4]:      1371      2415     42347     45626    120608    123073      3856      2654      1332      1401      1347      1393      1471      1404      6966      2432 
dram[5]:      2471      2233     42613     45938    121011    123389      2637      2657      1357      1397      1365      1494      1656      1346      8060      2447 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 33.333332 33.333332 26.666666 24.666666  2.000000  3.000000 18.250000 15.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 33.333332 33.333332 26.666666 24.000000  2.000000  3.000000 24.000000 15.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 33.333332 34.666668 26.000000 24.000000  3.000000  3.000000 24.000000 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 26.000000 24.000000  3.000000  3.000000 24.000000 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 26.000000 23.333334  3.000000  3.000000 24.666666 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 33.333332 34.000000 25.000000 23.666666  3.000000  3.500000 24.666666 19.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 6931/243 = 28.522635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        58        58        50        46         4         6        73        75        64        64        64        64 
dram[1]:        67        66        64        64        58        58        50        44         4         6        72        75        64        64        64        62 
dram[2]:        66        65        64        64        58        60        48        44         6         6        72        74        64        64        64        64 
dram[3]:        66        64        64        64        58        58        48        44         6         6        72        74        64        64        64        64 
dram[4]:        66        64        64        64        58        58        48        44         6         6        74        74        64        64        64        64 
dram[5]:        64        67        64        64        58        58        47        45         6         7        74        76        64        64        64        64 
total reads: 5301
bank skew: 76/4 = 19.00
chip skew: 888/880 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1170      1435      1248      1288       690       665       536       465      9461     14630     62355     64214      3201      2322      1274      1190
dram[1]:       1195      1350      1245      1279       685       665       516       506     13016     12723     63113     63037      3668      2400      1271      1209
dram[2]:       1337      1133      1279      1274       681       633       469       519     11981     16850     64026     62936      2109      2799      1306       916
dram[3]:       1411      1182      1266      1260       685       599       460       489     16113     12749     67251     68284      2361      3166      1454       978
dram[4]:       1229      1331      1274      1272       687       599       426       492     13007     14903     76282     64354      3260      2227      1188       895
dram[5]:       1213      1284      1260      1252       667       586       493       527     13968     13584     72896     56929      3380      2617      1117      1256
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       347       337       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       346       339       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       348       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       355       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       359       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291783 n_nop=289395 n_act=44 n_pre=28 n_req=1158 n_rd=1776 n_write=540 bw_util=0.01587
n_activity=15144 dram_eff=0.3059
bk0: 138a 290931i bk1: 130a 290830i bk2: 128a 290778i bk3: 128a 290768i bk4: 116a 290601i bk5: 116a 290599i bk6: 100a 290999i bk7: 92a 290968i bk8: 8a 291721i bk9: 12a 291715i bk10: 146a 291337i bk11: 150a 291159i bk12: 128a 291400i bk13: 128a 291456i bk14: 128a 291234i bk15: 128a 291155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.017794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291783 n_nop=289411 n_act=42 n_pre=26 n_req=1152 n_rd=1764 n_write=540 bw_util=0.01579
n_activity=14879 dram_eff=0.3097
bk0: 134a 290846i bk1: 132a 290808i bk2: 128a 290744i bk3: 128a 290788i bk4: 116a 290564i bk5: 116a 290583i bk6: 100a 290963i bk7: 88a 290948i bk8: 8a 291719i bk9: 12a 291710i bk10: 144a 291345i bk11: 150a 291209i bk12: 128a 291374i bk13: 128a 291412i bk14: 128a 291274i bk15: 124a 291208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0211664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291783 n_nop=289405 n_act=40 n_pre=24 n_req=1157 n_rd=1766 n_write=548 bw_util=0.01586
n_activity=14918 dram_eff=0.3102
bk0: 132a 290865i bk1: 130a 290808i bk2: 128a 290743i bk3: 128a 290767i bk4: 116a 290666i bk5: 120a 290598i bk6: 96a 290945i bk7: 88a 290988i bk8: 12a 291711i bk9: 12a 291714i bk10: 144a 291354i bk11: 148a 291337i bk12: 128a 291441i bk13: 128a 291426i bk14: 128a 291220i bk15: 128a 291131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0202993
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291783 n_nop=289413 n_act=39 n_pre=23 n_req=1154 n_rd=1760 n_write=548 bw_util=0.01582
n_activity=14663 dram_eff=0.3148
bk0: 132a 290762i bk1: 128a 290849i bk2: 128a 290746i bk3: 128a 290726i bk4: 116a 290583i bk5: 116a 290454i bk6: 96a 290993i bk7: 88a 290997i bk8: 12a 291708i bk9: 12a 291699i bk10: 144a 291337i bk11: 148a 291263i bk12: 128a 291438i bk13: 128a 291410i bk14: 128a 291294i bk15: 128a 291165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291783 n_nop=289413 n_act=39 n_pre=23 n_req=1154 n_rd=1764 n_write=544 bw_util=0.01582
n_activity=14785 dram_eff=0.3122
bk0: 132a 290881i bk1: 128a 290875i bk2: 128a 290678i bk3: 128a 290769i bk4: 116a 290566i bk5: 116a 290519i bk6: 96a 291017i bk7: 88a 291009i bk8: 12a 291702i bk9: 12a 291708i bk10: 148a 291306i bk11: 148a 291256i bk12: 128a 291368i bk13: 128a 291389i bk14: 128a 291236i bk15: 128a 291136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0211459
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291783 n_nop=289407 n_act=40 n_pre=24 n_req=1156 n_rd=1772 n_write=540 bw_util=0.01585
n_activity=14924 dram_eff=0.3098
bk0: 128a 290779i bk1: 134a 290944i bk2: 128a 290766i bk3: 128a 290723i bk4: 116a 290612i bk5: 116a 290621i bk6: 94a 291006i bk7: 90a 291038i bk8: 12a 291701i bk9: 14a 291710i bk10: 148a 291309i bk11: 152a 291257i bk12: 128a 291440i bk13: 128a 291422i bk14: 128a 291260i bk15: 128a 291154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0198161

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26662, Miss = 446, Miss_rate = 0.017, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27871, Miss = 442, Miss_rate = 0.016, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26760, Miss = 443, Miss_rate = 0.017, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27155, Miss = 439, Miss_rate = 0.016, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 25639, Miss = 442, Miss_rate = 0.017, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25889, Miss = 441, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26634, Miss = 442, Miss_rate = 0.017, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 27553, Miss = 438, Miss_rate = 0.016, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31147, Miss = 444, Miss_rate = 0.014, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26565, Miss = 438, Miss_rate = 0.016, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30667, Miss = 441, Miss_rate = 0.014, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25171, Miss = 445, Miss_rate = 0.018, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 327713
L2_total_cache_misses = 5301
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462351
icnt_total_pkts_simt_to_mem=870441
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4827
	minimum = 6
	maximum = 150
Network latency average = 17.2285
	minimum = 6
	maximum = 150
Slowest packet = 654078
Flit latency average = 14.6934
	minimum = 6
	maximum = 150
Slowest flit = 1329340
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0639351
	minimum = 0.0442834 (at node 14)
	maximum = 0.0885668 (at node 15)
Accepted packet rate average = 0.0639351
	minimum = 0.0442834 (at node 14)
	maximum = 0.0885668 (at node 15)
Injected flit rate average = 0.156021
	minimum = 0.078905 (at node 0)
	maximum = 0.304348 (at node 26)
Accepted flit rate average= 0.156021
	minimum = 0.111916 (at node 23)
	maximum = 0.191626 (at node 2)
Injected packet length average = 2.4403
Accepted packet length average = 2.4403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.027 (7 samples)
	minimum = 6 (7 samples)
	maximum = 177.714 (7 samples)
Network latency average = 14.1994 (7 samples)
	minimum = 6 (7 samples)
	maximum = 164.143 (7 samples)
Flit latency average = 12.7418 (7 samples)
	minimum = 6 (7 samples)
	maximum = 161.571 (7 samples)
Fragmentation average = 0.00702217 (7 samples)
	minimum = 0 (7 samples)
	maximum = 78.4286 (7 samples)
Injected packet rate average = 0.0560245 (7 samples)
	minimum = 0.0379313 (7 samples)
	maximum = 0.0851706 (7 samples)
Accepted packet rate average = 0.0560245 (7 samples)
	minimum = 0.0379313 (7 samples)
	maximum = 0.0851706 (7 samples)
Injected flit rate average = 0.13499 (7 samples)
	minimum = 0.0817024 (7 samples)
	maximum = 0.258537 (7 samples)
Accepted flit rate average = 0.13499 (7 samples)
	minimum = 0.0744064 (7 samples)
	maximum = 0.210136 (7 samples)
Injected packet size average = 2.40948 (7 samples)
Accepted packet size average = 2.40948 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 149582 (inst/sec)
gpgpu_simulation_rate = 1687 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,221052)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,221052)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(343,0,0)
GPGPU-Sim uArch: cycles simulated: 222552  inst.: 19667823 (ipc=48.3) sim_rate=148998 (inst/sec) elapsed = 0:0:02:12 / Sat Jul 28 11:49:44 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1972,221052), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2240,221052), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 13.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2241
gpu_sim_insn = 94721
gpu_ipc =      42.2673
gpu_tot_sim_cycle = 223293
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      88.1805
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70776
gpu_total_sim_rate=149167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387635
	L1I_total_cache_misses = 2479
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45208, Miss = 23064, Miss_rate = 0.510, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35373, Miss = 17725, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45260, Miss = 23249, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 45722, Miss = 23455, Miss_rate = 0.513, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44977, Miss = 22666, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45976, Miss = 23139, Miss_rate = 0.503, Pending_hits = 3806, Reservation_fails = 57387
	L1D_cache_core[14]: Access = 46290, Miss = 23173, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62308
	L1D_total_cache_accesses = 640355
	L1D_total_cache_misses = 324353
	L1D_total_cache_miss_rate = 0.5065
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853506
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2479
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5598, 5598, 5326, 5326, 5326, 5326, 5291, 5289, 472, 472, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1287695
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33576
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711506	W0_Idle:135400	W0_Scoreboard:3273128	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268608 {8:33576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4566336 {136:33576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 223292 
mrq_lat_table:4478 	1220 	303 	496 	444 	172 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303607 	23670 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17832 	39389 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12546 	17608 	3304 	133 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130553 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	397 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1860      2212     41365     42819    118663    121529      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2723      1829     41688     44243    118919    121965      2666      2631      1341      1385      1356      1376      1416      1479      3854      2454 
dram[2]:      1909      1341     41866     44596    119743    122403      2613      2643      1344      1469      1357      1472      1416      1531      4840      2441 
dram[3]:      1622      2419     42149     44987    120119    122747      2612      2641      1334      1385      1351      1382      1638      1410      5907      2437 
dram[4]:      1371      2415     42347     45626    120608    123073      3856      2654      1332      1401      1347      1393      1471      1404      6966      2432 
dram[5]:      2471      2233     42613     45938    121011    123389      2637      2657      1357      1397      1365      1494      1656      1346      8060      2447 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 39.333332 38.666668 26.666666 24.666666  2.000000  3.000000 18.250000 15.000000 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 39.333332 38.666668 26.666666 24.000000  2.000000  3.000000 24.000000 15.000000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 38.666668 40.000000 26.000000 24.000000  3.000000  3.000000 24.000000 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 38.666668 39.333332 26.000000 24.000000  3.000000  3.000000 24.000000 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 38.666668 40.000000 26.000000 23.333334  3.000000  3.000000 24.666666 24.666666 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 38.666668 40.000000 25.000000 23.666666  3.000000  3.500000 24.666666 19.000000 32.000000 32.000000 35.000000 36.000000 
average row locality = 7131/243 = 29.345678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        72        70        50        46         4         6        73        75        64        64        64        64 
dram[1]:        67        66        64        64        71        70        50        44         4         6        72        75        64        64        64        62 
dram[2]:        66        65        64        64        70        72        48        44         6         6        72        74        64        64        64        64 
dram[3]:        66        64        64        64        70        70        48        44         6         6        72        74        64        64        64        64 
dram[4]:        66        64        64        64        70        71        48        44         6         6        74        74        64        64        64        64 
dram[5]:        64        67        64        64        70        72        47        45         6         7        74        76        64        64        64        64 
total reads: 5451
bank skew: 76/4 = 19.00
chip skew: 914/904 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1170      1435      1248      1288       617       602       536       465      9461     14630     62355     64214      3201      2322      1274      1190
dram[1]:       1195      1350      1245      1279       612       602       516       506     13016     12723     63113     63037      3668      2400      1271      1209
dram[2]:       1337      1133      1279      1274       616       576       469       519     11981     16850     64026     62936      2109      2799      1306       916
dram[3]:       1411      1182      1266      1260       619       548       460       489     16113     12749     67251     68284      2361      3166      1454       978
dram[4]:       1229      1331      1274      1272       620       541       426       492     13007     14903     76282     64354      3260      2227      1188       895
dram[5]:       1213      1284      1260      1252       605       530       493       527     13968     13584     72896     56929      3380      2617      1117      1256
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       365       351       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       349       365       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       357       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       365       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       366       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294740 n_nop=292284 n_act=44 n_pre=28 n_req=1192 n_rd=1828 n_write=556 bw_util=0.01618
n_activity=15564 dram_eff=0.3063
bk0: 138a 293888i bk1: 130a 293787i bk2: 128a 293735i bk3: 128a 293725i bk4: 144a 293416i bk5: 140a 293435i bk6: 100a 293956i bk7: 92a 293925i bk8: 8a 294678i bk9: 12a 294672i bk10: 146a 294294i bk11: 150a 294116i bk12: 128a 294357i bk13: 128a 294413i bk14: 128a 294191i bk15: 128a 294112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0178903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294740 n_nop=292300 n_act=42 n_pre=26 n_req=1186 n_rd=1814 n_write=558 bw_util=0.0161
n_activity=15289 dram_eff=0.3103
bk0: 134a 293803i bk1: 132a 293765i bk2: 128a 293701i bk3: 128a 293745i bk4: 142a 293369i bk5: 140a 293424i bk6: 100a 293920i bk7: 88a 293905i bk8: 8a 294676i bk9: 12a 294667i bk10: 144a 294302i bk11: 150a 294166i bk12: 128a 294331i bk13: 128a 294369i bk14: 128a 294231i bk15: 124a 294165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0212051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f8a788fe7c0 :  mf: uid=1890611, sid13:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (223290), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294740 n_nop=292298 n_act=40 n_pre=24 n_req=1189 n_rd=1814 n_write=564 bw_util=0.01614
n_activity=15282 dram_eff=0.3112
bk0: 132a 293822i bk1: 130a 293765i bk2: 128a 293700i bk3: 128a 293724i bk4: 140a 293505i bk5: 144a 293438i bk6: 96a 293902i bk7: 88a 293945i bk8: 12a 294668i bk9: 12a 294671i bk10: 144a 294311i bk11: 148a 294294i bk12: 128a 294398i bk13: 128a 294383i bk14: 128a 294177i bk15: 128a 294088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0202484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294740 n_nop=292306 n_act=39 n_pre=23 n_req=1186 n_rd=1808 n_write=564 bw_util=0.0161
n_activity=15025 dram_eff=0.3157
bk0: 132a 293719i bk1: 128a 293806i bk2: 128a 293703i bk3: 128a 293683i bk4: 140a 293413i bk5: 140a 293285i bk6: 96a 293950i bk7: 88a 293954i bk8: 12a 294665i bk9: 12a 294656i bk10: 144a 294294i bk11: 148a 294220i bk12: 128a 294395i bk13: 128a 294367i bk14: 128a 294251i bk15: 128a 294122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294740 n_nop=292302 n_act=39 n_pre=23 n_req=1188 n_rd=1814 n_write=562 bw_util=0.01612
n_activity=15192 dram_eff=0.3128
bk0: 132a 293838i bk1: 128a 293832i bk2: 128a 293635i bk3: 128a 293726i bk4: 140a 293408i bk5: 142a 293345i bk6: 96a 293974i bk7: 88a 293966i bk8: 12a 294659i bk9: 12a 294665i bk10: 148a 294263i bk11: 148a 294213i bk12: 128a 294325i bk13: 128a 294346i bk14: 128a 294193i bk15: 128a 294093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0210762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7f8a7a8e5f70 :  mf: uid=1890610, sid13:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (223284), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=294740 n_nop=292296 n_act=40 n_pre=24 n_req=1190 n_rd=1824 n_write=556 bw_util=0.01615
n_activity=15343 dram_eff=0.3102
bk0: 128a 293736i bk1: 134a 293901i bk2: 128a 293723i bk3: 128a 293680i bk4: 140a 293459i bk5: 144a 293440i bk6: 94a 293963i bk7: 90a 293995i bk8: 12a 294658i bk9: 14a 294667i bk10: 148a 294266i bk11: 152a 294214i bk12: 128a 294397i bk13: 128a 294379i bk14: 128a 294217i bk15: 128a 294111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0198412

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26676, Miss = 460, Miss_rate = 0.017, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27883, Miss = 454, Miss_rate = 0.016, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26773, Miss = 456, Miss_rate = 0.017, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27167, Miss = 451, Miss_rate = 0.017, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 25651, Miss = 454, Miss_rate = 0.018, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25901, Miss = 453, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26646, Miss = 454, Miss_rate = 0.017, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 27565, Miss = 450, Miss_rate = 0.016, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31159, Miss = 456, Miss_rate = 0.015, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26578, Miss = 451, Miss_rate = 0.017, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30679, Miss = 453, Miss_rate = 0.015, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25185, Miss = 459, Miss_rate = 0.018, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 327863
L2_total_cache_misses = 5451
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462901
icnt_total_pkts_simt_to_mem=870791
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.73
	minimum = 6
	maximum = 110
Network latency average = 15.9167
	minimum = 6
	maximum = 107
Slowest packet = 655528
Flit latency average = 16.3456
	minimum = 6
	maximum = 103
Slowest flit = 1333010
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0049581
	minimum = 0 (at node 0)
	maximum = 0.042838 (at node 13)
Accepted packet rate average = 0.0049581
	minimum = 0 (at node 0)
	maximum = 0.042838 (at node 13)
Injected flit rate average = 0.0148743
	minimum = 0 (at node 0)
	maximum = 0.0999554 (at node 13)
Accepted flit rate average= 0.0148743
	minimum = 0 (at node 0)
	maximum = 0.157073 (at node 13)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8649 (8 samples)
	minimum = 6 (8 samples)
	maximum = 169.25 (8 samples)
Network latency average = 14.4141 (8 samples)
	minimum = 6 (8 samples)
	maximum = 157 (8 samples)
Flit latency average = 13.1923 (8 samples)
	minimum = 6 (8 samples)
	maximum = 154.25 (8 samples)
Fragmentation average = 0.0061444 (8 samples)
	minimum = 0 (8 samples)
	maximum = 68.625 (8 samples)
Injected packet rate average = 0.0496412 (8 samples)
	minimum = 0.0331899 (8 samples)
	maximum = 0.079879 (8 samples)
Accepted packet rate average = 0.0496412 (8 samples)
	minimum = 0.0331899 (8 samples)
	maximum = 0.079879 (8 samples)
Injected flit rate average = 0.119975 (8 samples)
	minimum = 0.0714896 (8 samples)
	maximum = 0.238714 (8 samples)
Accepted flit rate average = 0.119975 (8 samples)
	minimum = 0.0651056 (8 samples)
	maximum = 0.203503 (8 samples)
Injected packet size average = 2.41685 (8 samples)
Accepted packet size average = 2.41685 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 149167 (inst/sec)
gpgpu_simulation_rate = 1691 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,223293)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,223293)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,223293)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,223293)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,223293)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,223293)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,223293)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,51,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (110,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (112,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (112,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (113,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (114,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (115,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (116,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (116,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (120,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (120,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (122,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (124,223293), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124,223293), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (124,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (125,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (125,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (125,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (127,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (128,223293), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (128,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (129,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (130,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130,223293), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (130,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (138,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (139,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (144,223293), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (144,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (145,223293), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (145,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 228293  inst.: 19776005 (ipc=17.2) sim_rate=148691 (inst/sec) elapsed = 0:0:02:13 / Sat Jul 28 11:49:45 2018
GPGPU-Sim uArch: cycles simulated: 238293  inst.: 19778381 (ipc= 5.9) sim_rate=147599 (inst/sec) elapsed = 0:0:02:14 / Sat Jul 28 11:49:46 2018
GPGPU-Sim uArch: cycles simulated: 249793  inst.: 19781045 (ipc= 3.4) sim_rate=146526 (inst/sec) elapsed = 0:0:02:15 / Sat Jul 28 11:49:47 2018
GPGPU-Sim uArch: cycles simulated: 263793  inst.: 19784341 (ipc= 2.3) sim_rate=145473 (inst/sec) elapsed = 0:0:02:16 / Sat Jul 28 11:49:48 2018
GPGPU-Sim uArch: cycles simulated: 275793  inst.: 19787165 (ipc= 1.8) sim_rate=144431 (inst/sec) elapsed = 0:0:02:17 / Sat Jul 28 11:49:49 2018
GPGPU-Sim uArch: cycles simulated: 285293  inst.: 19789333 (ipc= 1.6) sim_rate=143400 (inst/sec) elapsed = 0:0:02:18 / Sat Jul 28 11:49:50 2018
GPGPU-Sim uArch: cycles simulated: 296793  inst.: 19792061 (ipc= 1.4) sim_rate=142388 (inst/sec) elapsed = 0:0:02:19 / Sat Jul 28 11:49:51 2018
GPGPU-Sim uArch: cycles simulated: 309293  inst.: 19794941 (ipc= 1.2) sim_rate=141392 (inst/sec) elapsed = 0:0:02:20 / Sat Jul 28 11:49:52 2018
GPGPU-Sim uArch: cycles simulated: 321293  inst.: 19797789 (ipc= 1.1) sim_rate=140409 (inst/sec) elapsed = 0:0:02:21 / Sat Jul 28 11:49:53 2018
GPGPU-Sim uArch: cycles simulated: 328293  inst.: 19799405 (ipc= 1.0) sim_rate=139432 (inst/sec) elapsed = 0:0:02:22 / Sat Jul 28 11:49:54 2018
GPGPU-Sim uArch: cycles simulated: 335293  inst.: 19801061 (ipc= 1.0) sim_rate=138468 (inst/sec) elapsed = 0:0:02:23 / Sat Jul 28 11:49:55 2018
GPGPU-Sim uArch: cycles simulated: 342793  inst.: 19802789 (ipc= 0.9) sim_rate=137519 (inst/sec) elapsed = 0:0:02:24 / Sat Jul 28 11:49:56 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 349793  inst.: 19804445 (ipc= 0.9) sim_rate=136582 (inst/sec) elapsed = 0:0:02:25 / Sat Jul 28 11:49:57 2018
GPGPU-Sim uArch: cycles simulated: 360293  inst.: 19806893 (ipc= 0.9) sim_rate=135663 (inst/sec) elapsed = 0:0:02:26 / Sat Jul 28 11:49:58 2018
GPGPU-Sim uArch: cycles simulated: 371293  inst.: 19809477 (ipc= 0.8) sim_rate=134758 (inst/sec) elapsed = 0:0:02:27 / Sat Jul 28 11:49:59 2018
GPGPU-Sim uArch: cycles simulated: 385293  inst.: 19812781 (ipc= 0.8) sim_rate=133870 (inst/sec) elapsed = 0:0:02:28 / Sat Jul 28 11:50:00 2018
GPGPU-Sim uArch: cycles simulated: 398793  inst.: 19815949 (ipc= 0.7) sim_rate=132992 (inst/sec) elapsed = 0:0:02:29 / Sat Jul 28 11:50:01 2018
GPGPU-Sim uArch: cycles simulated: 409293  inst.: 19818373 (ipc= 0.7) sim_rate=132122 (inst/sec) elapsed = 0:0:02:30 / Sat Jul 28 11:50:02 2018
GPGPU-Sim uArch: cycles simulated: 417293  inst.: 19820285 (ipc= 0.7) sim_rate=131260 (inst/sec) elapsed = 0:0:02:31 / Sat Jul 28 11:50:03 2018
GPGPU-Sim uArch: cycles simulated: 431293  inst.: 19823525 (ipc= 0.6) sim_rate=130417 (inst/sec) elapsed = 0:0:02:32 / Sat Jul 28 11:50:04 2018
GPGPU-Sim uArch: cycles simulated: 446293  inst.: 19827005 (ipc= 0.6) sim_rate=129588 (inst/sec) elapsed = 0:0:02:33 / Sat Jul 28 11:50:05 2018
GPGPU-Sim uArch: cycles simulated: 459293  inst.: 19830077 (ipc= 0.6) sim_rate=128766 (inst/sec) elapsed = 0:0:02:34 / Sat Jul 28 11:50:06 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (246473,223293), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 246474
gpu_sim_insn = 142456
gpu_ipc =       0.5780
gpu_tot_sim_cycle = 469767
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      42.2178
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70776
gpu_total_sim_rate=128782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393158
	L1I_total_cache_misses = 2479
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47709, Miss = 24789, Miss_rate = 0.520, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35373, Miss = 17725, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45260, Miss = 23249, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 45722, Miss = 23455, Miss_rate = 0.513, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44977, Miss = 22666, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45976, Miss = 23139, Miss_rate = 0.503, Pending_hits = 3806, Reservation_fails = 57387
	L1D_cache_core[14]: Access = 46290, Miss = 23173, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62308
	L1D_total_cache_accesses = 642856
	L1D_total_cache_misses = 326078
	L1D_total_cache_miss_rate = 0.5072
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853506
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2479
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12845, 5619, 5347, 5347, 5347, 5347, 5312, 5310, 493, 493, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1287795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34502
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287795
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711578	W0_Idle:387105	W0_Scoreboard:3507991	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276016 {8:34502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4692272 {136:34502,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 469766 
mrq_lat_table:5450 	1236 	303 	496 	499 	180 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304407 	24596 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19558 	39389 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13446 	17634 	3304 	133 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130678 	675 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	888 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     64418     59113     65266    118663    121529     59981     66108     59019     64261     58989     58978     64280     60068     65246     65323 
dram[1]:     60072     66150     65317     59130    118919    121965     64343     60029     59897     59039     58092     39624     64311     65364     59139     65231 
dram[2]:     65185     59164     64319     60068    119743    122403     64299     59978     65210     65250     58048     45841     59119     66136     66272     64297 
dram[3]:     64289     60072     65260     65316    120119    122747     59085     66129     59040     64287     58991     65191     64414     64310     65231     59139 
dram[4]:     59160     66133     59113     64318    120608    123073     59978     65158     59973     64262     44952     58066     65230     60067     65252     65324 
dram[5]:     60072     65203     65316     64311    121011    123389     64344     60029     65237     59041     59100     45846     59158     65180     59140     64283 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.714286 10.625000  2.000000  2.428571  7.000000  6.133333 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.500000 10.250000  1.875000  2.285714  6.500000  5.470588 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.250000 11.571428  2.428571  2.571429  6.000000  7.583333 12.333333 12.166667 13.666667 13.500000 
dram[3]: 14.285714 16.666666 17.500000 17.500000 15.750000 16.250000 11.000000 10.250000  2.250000  2.571429  6.846154  7.500000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.571428 10.125000  2.142857  2.125000  6.571429  6.133333 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 10.875000 10.000000  2.428571  2.375000  7.076923  6.785714 12.000000 12.166667 13.166667 13.666667 
average row locality = 8182/740 = 11.056757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        59        57        14        15        82        84        74        74        72        72 
dram[1]:        76        76        74        72        82        81        62        54        13        14        81        85        73        73        73        72 
dram[2]:        75        74        74        72        81        84        60        53        15        16        80        84        74        73        74        73 
dram[3]:        76        74        73        73        80        82        58        54        16        16        81        82        74        73        72        73 
dram[4]:        74        73        74        74        81        83        58        55        14        15        84        83        73        73        74        74 
dram[5]:        74        75        73        73        81        84        59        54        15        17        84        86        72        73        73        74 
total reads: 6377
bank skew: 86/13 = 6.62
chip skew: 1068/1057 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         2         2         9         8         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         2         2        10         8         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         2         2        10         7         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         2         2         8         8         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         1         2         8         9         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         2         2         8         9         0         0         6         8 
total reads: 1805
min_bank_accesses = 0!
chip skew: 303/299 = 1.01
average mf latency per bank:
dram[0]:       1091      1319      1165      1200       585       570       509       439      2531      5305     50047     52375      2804      2044      1173      1095
dram[1]:       1112      1245      1153      1202       582       573       483       477      3634      4905     49963     50865      3249      2137      1159      1088
dram[2]:       1241      1055      1183      1196      1467       548       442       491      4370      5768     51245     51208      1859      2487      1179       844
dram[3]:       1296      1091      1181      1175       591       522       439       462      5519      4397     54433     56168      2078      2808      1335       900
dram[4]:       1150      1234      1179      1177       590       516       408       461      5345      5401     61386     51789      2892      1986      1076       818
dram[5]:       1118      1203      1175      1167       576       506       462       498      5071      5144     58662     45571      3035      2328      1020      1135
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       365       351       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       349       365       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       357       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       365       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       366       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620085 n_nop=617119 n_act=124 n_pre=108 n_req=1367 n_rd=2136 n_write=598 bw_util=0.008818
n_activity=20687 dram_eff=0.2643
bk0: 156a 619097i bk1: 150a 618994i bk2: 146a 618936i bk3: 146a 618934i bk4: 168a 618613i bk5: 164a 618610i bk6: 118a 619166i bk7: 114a 619109i bk8: 28a 619839i bk9: 30a 619824i bk10: 164a 619304i bk11: 168a 619120i bk12: 148a 619548i bk13: 148a 619612i bk14: 144a 619406i bk15: 144a 619327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00915681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620085 n_nop=617121 n_act=128 n_pre=112 n_req=1362 n_rd=2122 n_write=602 bw_util=0.008786
n_activity=20650 dram_eff=0.2638
bk0: 152a 619008i bk1: 152a 618959i bk2: 148a 618906i bk3: 144a 618962i bk4: 164a 618550i bk5: 162a 618607i bk6: 124a 619097i bk7: 108a 619092i bk8: 26a 619839i bk9: 28a 619844i bk10: 162a 619258i bk11: 170a 619118i bk12: 146a 619524i bk13: 146a 619571i bk14: 146a 619439i bk15: 144a 619369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620085 n_nop=617127 n_act=122 n_pre=106 n_req=1365 n_rd=2124 n_write=606 bw_util=0.008805
n_activity=20503 dram_eff=0.2663
bk0: 150a 619028i bk1: 148a 618977i bk2: 148a 618908i bk3: 144a 618942i bk4: 162a 618684i bk5: 168a 618614i bk6: 120a 619079i bk7: 106a 619159i bk8: 30a 619821i bk9: 32a 619813i bk10: 160a 619225i bk11: 168a 619355i bk12: 148a 619588i bk13: 146a 619584i bk14: 148a 619378i bk15: 146a 619297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0100341
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620085 n_nop=617141 n_act=121 n_pre=105 n_req=1359 n_rd=2114 n_write=604 bw_util=0.008767
n_activity=20053 dram_eff=0.2711
bk0: 152a 618921i bk1: 148a 619014i bk2: 146a 618915i bk3: 146a 618898i bk4: 160a 618601i bk5: 164a 618460i bk6: 116a 619119i bk7: 108a 619137i bk8: 32a 619825i bk9: 32a 619804i bk10: 162a 619265i bk11: 164a 619201i bk12: 148a 619585i bk13: 146a 619568i bk14: 144a 619465i bk15: 146a 619326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620085 n_nop=617127 n_act=124 n_pre=108 n_req=1363 n_rd=2124 n_write=602 bw_util=0.008792
n_activity=20459 dram_eff=0.2665
bk0: 148a 619050i bk1: 146a 619042i bk2: 148a 618841i bk3: 148a 618933i bk4: 162a 618589i bk5: 166a 618513i bk6: 116a 619180i bk7: 110a 619145i bk8: 28a 619850i bk9: 30a 619815i bk10: 168a 619295i bk11: 166a 619133i bk12: 146a 619510i bk13: 146a 619551i bk14: 148a 619393i bk15: 148a 619299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0103663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620085 n_nop=617125 n_act=122 n_pre=106 n_req=1366 n_rd=2134 n_write=598 bw_util=0.008812
n_activity=20504 dram_eff=0.2665
bk0: 148a 618940i bk1: 150a 619114i bk2: 146a 618931i bk3: 146a 618893i bk4: 162a 618636i bk5: 168a 618640i bk6: 118a 619142i bk7: 108a 619187i bk8: 30a 619813i bk9: 34a 619828i bk10: 168a 619232i bk11: 172a 619194i bk12: 144a 619594i bk13: 146a 619574i bk14: 146a 619423i bk15: 148a 619313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00993735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26752, Miss = 536, Miss_rate = 0.020, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27961, Miss = 532, Miss_rate = 0.019, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26851, Miss = 534, Miss_rate = 0.020, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27243, Miss = 527, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 26530, Miss = 533, Miss_rate = 0.020, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25977, Miss = 529, Miss_rate = 0.020, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26722, Miss = 530, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 27642, Miss = 527, Miss_rate = 0.019, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31235, Miss = 532, Miss_rate = 0.017, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26657, Miss = 530, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30757, Miss = 531, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25262, Miss = 536, Miss_rate = 0.021, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 329589
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468331
icnt_total_pkts_simt_to_mem=873317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4018
	minimum = 6
	maximum = 15
Network latency average = 7.39455
	minimum = 6
	maximum = 15
Slowest packet = 656145
Flit latency average = 6.13198
	minimum = 6
	maximum = 11
Slowest flit = 1334659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000518723
	minimum = 0 (at node 1)
	maximum = 0.00700277 (at node 0)
Accepted packet rate average = 0.000518723
	minimum = 0 (at node 1)
	maximum = 0.00700277 (at node 0)
Injected flit rate average = 0.00119553
	minimum = 0 (at node 1)
	maximum = 0.0102485 (at node 0)
Accepted flit rate average= 0.00119553
	minimum = 0 (at node 1)
	maximum = 0.0220307 (at node 0)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5912 (9 samples)
	minimum = 6 (9 samples)
	maximum = 152.111 (9 samples)
Network latency average = 13.6341 (9 samples)
	minimum = 6 (9 samples)
	maximum = 141.222 (9 samples)
Flit latency average = 12.4078 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.333 (9 samples)
Fragmentation average = 0.00546169 (9 samples)
	minimum = 0 (9 samples)
	maximum = 61 (9 samples)
Injected packet rate average = 0.0441831 (9 samples)
	minimum = 0.0295022 (9 samples)
	maximum = 0.0717817 (9 samples)
Accepted packet rate average = 0.0441831 (9 samples)
	minimum = 0.0295022 (9 samples)
	maximum = 0.0717817 (9 samples)
Injected flit rate average = 0.106778 (9 samples)
	minimum = 0.0635463 (9 samples)
	maximum = 0.213329 (9 samples)
Accepted flit rate average = 0.106778 (9 samples)
	minimum = 0.0578717 (9 samples)
	maximum = 0.183339 (9 samples)
Injected packet size average = 2.41671 (9 samples)
Accepted packet size average = 2.41671 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 128782 (inst/sec)
gpgpu_simulation_rate = 3050 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,469767)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,469767)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,469767)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,469767)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,469767)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,469767)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,469767)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,50,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (114,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (116,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (116,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (116,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (116,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (120,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (120,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (124,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (124,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (124,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (125,469767), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (125,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126,469767), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (126,469767), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (129,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (129,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (129,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (129,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (132,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (133,469767), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (134,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (136,469767), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (136,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (138,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (141,469767), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (141,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: cycles simulated: 470267  inst.: 19917317 (ipc=169.6) sim_rate=128498 (inst/sec) elapsed = 0:0:02:35 / Sat Jul 28 11:50:07 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (601,469767), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 3.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 602
gpu_sim_insn = 84776
gpu_ipc =     140.8239
gpu_tot_sim_cycle = 470369
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      42.3440
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70776
gpu_total_sim_rate=128498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394676
	L1I_total_cache_misses = 2479
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47709, Miss = 24789, Miss_rate = 0.520, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35376, Miss = 17727, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45260, Miss = 23249, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 45722, Miss = 23455, Miss_rate = 0.513, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44977, Miss = 22666, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45976, Miss = 23139, Miss_rate = 0.503, Pending_hits = 3806, Reservation_fails = 57387
	L1D_cache_core[14]: Access = 46290, Miss = 23173, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62308
	L1D_total_cache_accesses = 642859
	L1D_total_cache_misses = 326080
	L1D_total_cache_miss_rate = 0.5072
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853506
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2479
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12866, 5640, 5368, 5368, 5368, 5368, 5333, 5331, 493, 493, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1287795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34504
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287795
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711646	W0_Idle:388142	W0_Scoreboard:3508982	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276032 {8:34504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4692544 {136:34504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 470368 
mrq_lat_table:5451 	1236 	303 	496 	499 	180 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304409 	24597 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19561 	39389 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13448 	17634 	3304 	133 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130678 	676 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	890 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     64418     59113     65266    118663    121529     59981     66108     59019     64261     58989     58978     64280     60068     65246     65323 
dram[1]:     60072     66150     65317     59130    118919    121965     64343     60029     59897     59039     58092     39624     64311     65364     59139     65231 
dram[2]:     65185     59164     64319     60068    119743    122403     64299     59978     65210     65250     58048     45841     59119     66136     66272     64297 
dram[3]:     64289     60072     65260     65316    120119    122747     59085     66129     59040     64287     58991     65191     64414     64310     65231     59139 
dram[4]:     59160     66133     59113     64318    120608    123073     59978     65158     59973     64262     44952     58066     65230     60067     65252     65324 
dram[5]:     60072     65203     65316     64311    121011    123389     64344     60029     65237     59041     59100     45846     59158     65180     59140     64283 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.714286 10.625000  2.000000  2.428571  7.000000  6.133333 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.500000 10.250000  1.875000  2.285714  6.500000  5.470588 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.250000 11.571428  2.428571  2.571429  6.000000  7.583333 12.333333 12.166667 13.666667 13.500000 
dram[3]: 14.285714 16.666666 17.500000 17.500000 15.750000 16.250000 11.000000 10.375000  2.250000  2.571429  6.846154  7.500000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.571428 10.125000  2.142857  2.125000  6.571429  6.133333 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 10.875000 10.000000  2.428571  2.375000  7.076923  6.785714 12.000000 12.166667 13.166667 13.666667 
average row locality = 8183/740 = 11.058108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        59        57        14        15        82        84        74        74        72        72 
dram[1]:        76        76        74        72        82        81        62        54        13        14        81        85        73        73        73        72 
dram[2]:        75        74        74        72        81        84        60        53        15        16        80        84        74        73        74        73 
dram[3]:        76        74        73        73        80        82        58        55        16        16        81        82        74        73        72        73 
dram[4]:        74        73        74        74        81        83        58        55        14        15        84        83        73        73        74        74 
dram[5]:        74        75        73        73        81        84        59        54        15        17        84        86        72        73        73        74 
total reads: 6378
bank skew: 86/13 = 6.62
chip skew: 1068/1058 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         2         2         9         8         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         2         2        10         8         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         2         2        10         7         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         2         2         8         8         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         1         2         8         9         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         2         2         8         9         0         0         6         8 
total reads: 1805
min_bank_accesses = 0!
chip skew: 303/299 = 1.01
average mf latency per bank:
dram[0]:       1091      1319      1165      1200       585       570       509       439      2531      5305     50047     52375      2804      2044      1173      1095
dram[1]:       1112      1245      1153      1202       582       573       483       477      3634      4905     49963     50865      3249      2137      1159      1088
dram[2]:       1241      1055      1183      1196      1470       548       442       491      4370      5768     51245     51208      1859      2487      1179       844
dram[3]:       1296      1091      1181      1175       591       522       439       460      5519      4397     54433     56168      2078      2808      1335       900
dram[4]:       1150      1234      1179      1177       590       516       408       461      5345      5401     61386     51789      2892      1986      1076       818
dram[5]:       1118      1203      1175      1167       576       506       462       498      5071      5144     58662     45571      3035      2328      1020      1135
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       365       351       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       349       365       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       357       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       365       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       366       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620879 n_nop=617913 n_act=124 n_pre=108 n_req=1367 n_rd=2136 n_write=598 bw_util=0.008807
n_activity=20687 dram_eff=0.2643
bk0: 156a 619891i bk1: 150a 619788i bk2: 146a 619730i bk3: 146a 619728i bk4: 168a 619407i bk5: 164a 619404i bk6: 118a 619960i bk7: 114a 619903i bk8: 28a 620633i bk9: 30a 620618i bk10: 164a 620098i bk11: 168a 619914i bk12: 148a 620342i bk13: 148a 620406i bk14: 144a 620200i bk15: 144a 620121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0091451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620879 n_nop=617915 n_act=128 n_pre=112 n_req=1362 n_rd=2122 n_write=602 bw_util=0.008775
n_activity=20650 dram_eff=0.2638
bk0: 152a 619802i bk1: 152a 619753i bk2: 148a 619700i bk3: 144a 619756i bk4: 164a 619344i bk5: 162a 619401i bk6: 124a 619891i bk7: 108a 619886i bk8: 26a 620633i bk9: 28a 620638i bk10: 162a 620052i bk11: 170a 619912i bk12: 146a 620318i bk13: 146a 620365i bk14: 146a 620233i bk15: 144a 620163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620879 n_nop=617921 n_act=122 n_pre=106 n_req=1365 n_rd=2124 n_write=606 bw_util=0.008794
n_activity=20503 dram_eff=0.2663
bk0: 150a 619822i bk1: 148a 619771i bk2: 148a 619702i bk3: 144a 619736i bk4: 162a 619478i bk5: 168a 619408i bk6: 120a 619873i bk7: 106a 619953i bk8: 30a 620615i bk9: 32a 620607i bk10: 160a 620019i bk11: 168a 620149i bk12: 148a 620382i bk13: 146a 620378i bk14: 148a 620172i bk15: 146a 620091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0100213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620879 n_nop=617933 n_act=121 n_pre=105 n_req=1360 n_rd=2116 n_write=604 bw_util=0.008762
n_activity=20068 dram_eff=0.2711
bk0: 152a 619715i bk1: 148a 619808i bk2: 146a 619709i bk3: 146a 619692i bk4: 160a 619395i bk5: 164a 619254i bk6: 116a 619913i bk7: 110a 619927i bk8: 32a 620619i bk9: 32a 620598i bk10: 162a 620059i bk11: 164a 619995i bk12: 148a 620379i bk13: 146a 620362i bk14: 144a 620259i bk15: 146a 620120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620879 n_nop=617921 n_act=124 n_pre=108 n_req=1363 n_rd=2124 n_write=602 bw_util=0.008781
n_activity=20459 dram_eff=0.2665
bk0: 148a 619844i bk1: 146a 619836i bk2: 148a 619635i bk3: 148a 619727i bk4: 162a 619383i bk5: 166a 619307i bk6: 116a 619974i bk7: 110a 619939i bk8: 28a 620644i bk9: 30a 620609i bk10: 168a 620089i bk11: 166a 619927i bk12: 146a 620304i bk13: 146a 620345i bk14: 148a 620187i bk15: 148a 620093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0103531
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620879 n_nop=617919 n_act=122 n_pre=106 n_req=1366 n_rd=2134 n_write=598 bw_util=0.0088
n_activity=20504 dram_eff=0.2665
bk0: 148a 619734i bk1: 150a 619908i bk2: 146a 619725i bk3: 146a 619687i bk4: 162a 619430i bk5: 168a 619434i bk6: 118a 619936i bk7: 108a 619981i bk8: 30a 620607i bk9: 34a 620622i bk10: 168a 620026i bk11: 172a 619988i bk12: 144a 620388i bk13: 146a 620368i bk14: 146a 620217i bk15: 148a 620107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00992464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26752, Miss = 536, Miss_rate = 0.020, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27961, Miss = 532, Miss_rate = 0.019, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26851, Miss = 534, Miss_rate = 0.020, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27243, Miss = 527, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 26532, Miss = 533, Miss_rate = 0.020, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25977, Miss = 529, Miss_rate = 0.020, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26722, Miss = 530, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 27643, Miss = 528, Miss_rate = 0.019, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31235, Miss = 532, Miss_rate = 0.017, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26657, Miss = 530, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30757, Miss = 531, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25262, Miss = 536, Miss_rate = 0.021, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 329592
L2_total_cache_misses = 6378
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468342
icnt_total_pkts_simt_to_mem=873321
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659180
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1341648
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00036914
	minimum = 0 (at node 0)
	maximum = 0.00498339 (at node 3)
Accepted packet rate average = 0.00036914
	minimum = 0 (at node 0)
	maximum = 0.00498339 (at node 3)
Injected flit rate average = 0.00092285
	minimum = 0 (at node 0)
	maximum = 0.00996678 (at node 19)
Accepted flit rate average= 0.00092285
	minimum = 0 (at node 0)
	maximum = 0.0182724 (at node 3)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5821 (10 samples)
	minimum = 6 (10 samples)
	maximum = 137.9 (10 samples)
Network latency average = 13.0207 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128.1 (10 samples)
Flit latency average = 11.767 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.1 (10 samples)
Fragmentation average = 0.00491552 (10 samples)
	minimum = 0 (10 samples)
	maximum = 54.9 (10 samples)
Injected packet rate average = 0.0398017 (10 samples)
	minimum = 0.0265519 (10 samples)
	maximum = 0.0651018 (10 samples)
Accepted packet rate average = 0.0398017 (10 samples)
	minimum = 0.0265519 (10 samples)
	maximum = 0.0651018 (10 samples)
Injected flit rate average = 0.0961921 (10 samples)
	minimum = 0.0571917 (10 samples)
	maximum = 0.192993 (10 samples)
Accepted flit rate average = 0.0961921 (10 samples)
	minimum = 0.0520845 (10 samples)
	maximum = 0.166833 (10 samples)
Injected packet size average = 2.41678 (10 samples)
Accepted packet size average = 2.41678 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 35 sec (155 sec)
gpgpu_simulation_rate = 128498 (inst/sec)
gpgpu_simulation_rate = 3034 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,470369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1305,470369), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 6.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1306
gpu_sim_insn = 13620
gpu_ipc =      10.4288
gpu_tot_sim_cycle = 471675
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      42.2557
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70776
gpu_total_sim_rate=128586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394948
	L1I_total_cache_misses = 2511
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47709, Miss = 24789, Miss_rate = 0.520, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35376, Miss = 17727, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45292, Miss = 23281, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 45722, Miss = 23455, Miss_rate = 0.513, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44977, Miss = 22666, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45976, Miss = 23139, Miss_rate = 0.503, Pending_hits = 3806, Reservation_fails = 57387
	L1D_cache_core[14]: Access = 46290, Miss = 23173, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62308
	L1D_total_cache_accesses = 642891
	L1D_total_cache_misses = 326112
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853506
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2511
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12866, 5640, 5368, 5368, 5368, 5368, 5333, 5331, 493, 493, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1287795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34520
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287795
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711648	W0_Idle:389680	W0_Scoreboard:3509618	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276160 {8:34520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4694720 {136:34520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 471674 
mrq_lat_table:5508 	1245 	311 	497 	504 	180 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304422 	24616 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19590 	39394 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13452 	17641 	3308 	134 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130678 	692 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	891 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     64418     59113     65266    118663    121529     59981     66108     59019     64261     58989     58978     64280     60068     65246     65323 
dram[1]:     60072     66150     65317     59130    118919    121965     64343     60029     59897     59039     58092     39624     64311     65364     59139     65231 
dram[2]:     65185     59164     64319     60068    119743    122403     64299     59978     65210     65250     58048     45841     59119     66136     66272     64297 
dram[3]:     64289     60072     65260     65316    120119    122747     59085     66129     59040     64287     58991     65191     64414     64310     65231     59139 
dram[4]:     59160     66133     59113     64318    120608    123073     59978     65158     59973     64262     44952     58066     65230     60067     65252     65324 
dram[5]:     60072     65203     65316     64311    121011    123389     64344     60029     65237     59041     59100     45846     59158     65180     59140     64283 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 11.625000 11.375000  2.000000  2.428571  6.200000  5.937500 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.750000 11.000000  1.875000  2.285714  6.200000  5.388889 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.500000 10.875000  2.428571  2.571429  6.133333  6.785714 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 11.250000 10.875000  2.250000  2.571429  7.000000  7.583333 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 11.250000 10.625000  2.142857  2.125000  6.266667  6.266667 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 11.625000 10.500000  2.428571  2.375000  6.857143  6.928571 12.000000 12.166667 13.166667 13.666667 
average row locality = 8263/753 = 10.973439
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        61        14        15        82        84        74        74        72        72 
dram[1]:        76        76        74        72        82        81        64        58        13        14        81        85        73        73        73        72 
dram[2]:        75        74        74        72        81        84        62        57        15        16        80        84        74        73        74        73 
dram[3]:        78        74        73        73        80        82        60        57        16        16        81        82        74        73        72        73 
dram[4]:        74        73        74        74        81        83        60        57        14        15        84        83        73        73        74        74 
dram[5]:        74        75        73        73        81        84        63        56        15        17        84        86        72        73        73        74 
total reads: 6412
bank skew: 86/13 = 6.62
chip skew: 1074/1064 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         2        11        11         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2        12        12         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         2         2        12        11         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2        10         9         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         2        10        11         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         2         2        12        11         0         0         6         8 
total reads: 1851
min_bank_accesses = 0!
chip skew: 311/307 = 1.01
average mf latency per bank:
dram[0]:       1091      1319      1165      1200       585       570       493       423      2531      5305     48971     50721      2804      2044      1173      1095
dram[1]:       1112      1245      1153      1202       582       573       478       457      3634      4905     48888     48768      3249      2137      1159      1088
dram[2]:       1241      1055      1183      1196      1470       548       438       470      4370      5768     50131     49052      1859      2487      1179       844
dram[3]:       1271      1091      1181      1175       591       522       436       445      5519      4397     53236     55551      2078      2808      1335       900
dram[4]:       1150      1234      1179      1177       590       516       405       446      5345      5401     60080     50687      2892      1986      1076       818
dram[5]:       1118      1203      1175      1167       576       506       443       480      5071      5144     56218     44632      3035      2328      1020      1135
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       365       351       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       349       365       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       357       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       365       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       366       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7f8a7a8cdca0 :  mf: uid=1901188, sid06:w15, part=0, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (471674), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622602 n_nop=619600 n_act=128 n_pre=112 n_req=1382 n_rd=2146 n_write=616 bw_util=0.008872
n_activity=20882 dram_eff=0.2645
bk0: 156a 621614i bk1: 150a 621511i bk2: 146a 621453i bk3: 146a 621453i bk4: 168a 621132i bk5: 164a 621129i bk6: 120a 621608i bk7: 122a 621574i bk8: 28a 622357i bk9: 30a 622342i bk10: 164a 621753i bk11: 168a 621600i bk12: 148a 622060i bk13: 148a 622126i bk14: 144a 621922i bk15: 144a 621844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00926113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622602 n_nop=619606 n_act=130 n_pre=114 n_req=1376 n_rd=2134 n_write=618 bw_util=0.00884
n_activity=20828 dram_eff=0.2643
bk0: 152a 621524i bk1: 152a 621475i bk2: 148a 621423i bk3: 144a 621479i bk4: 164a 621067i bk5: 162a 621124i bk6: 128a 621597i bk7: 116a 621560i bk8: 26a 622358i bk9: 28a 622363i bk10: 162a 621711i bk11: 170a 621563i bk12: 146a 622039i bk13: 146a 622086i bk14: 146a 621955i bk15: 144a 621885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622602 n_nop=619610 n_act=125 n_pre=109 n_req=1379 n_rd=2136 n_write=622 bw_util=0.00886
n_activity=20697 dram_eff=0.2665
bk0: 150a 621545i bk1: 148a 621494i bk2: 148a 621426i bk3: 144a 621460i bk4: 162a 621202i bk5: 168a 621132i bk6: 124a 621573i bk7: 114a 621600i bk8: 30a 622336i bk9: 32a 622330i bk10: 160a 621719i bk11: 168a 621792i bk12: 148a 622102i bk13: 146a 622099i bk14: 148a 621894i bk15: 146a 621814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0100594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622602 n_nop=619632 n_act=122 n_pre=106 n_req=1371 n_rd=2128 n_write=614 bw_util=0.008808
n_activity=20247 dram_eff=0.2709
bk0: 156a 621406i bk1: 148a 621530i bk2: 146a 621431i bk3: 146a 621414i bk4: 160a 621117i bk5: 164a 620976i bk6: 120a 621610i bk7: 114a 621609i bk8: 32a 622342i bk9: 32a 622321i bk10: 162a 621760i bk11: 164a 621714i bk12: 148a 622103i bk13: 146a 622086i bk14: 144a 621983i bk15: 146a 621844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00999354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622602 n_nop=619620 n_act=126 n_pre=110 n_req=1373 n_rd=2132 n_write=614 bw_util=0.008821
n_activity=20599 dram_eff=0.2666
bk0: 148a 621568i bk1: 146a 621560i bk2: 148a 621359i bk3: 148a 621451i bk4: 162a 621107i bk5: 166a 621032i bk6: 120a 621663i bk7: 114a 621617i bk8: 28a 622366i bk9: 30a 622332i bk10: 168a 621764i bk11: 166a 621636i bk12: 146a 622025i bk13: 146a 622066i bk14: 148a 621909i bk15: 148a 621816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.010371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622602 n_nop=619608 n_act=123 n_pre=107 n_req=1382 n_rd=2146 n_write=618 bw_util=0.008879
n_activity=20685 dram_eff=0.2672
bk0: 148a 621457i bk1: 150a 621631i bk2: 146a 621448i bk3: 146a 621410i bk4: 162a 621153i bk5: 168a 621157i bk6: 126a 621598i bk7: 112a 621655i bk8: 30a 622330i bk9: 34a 622345i bk10: 168a 621697i bk11: 172a 621699i bk12: 144a 622111i bk13: 146a 622091i bk14: 146a 621940i bk15: 148a 621830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00992448

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26754, Miss = 538, Miss_rate = 0.020, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27965, Miss = 536, Miss_rate = 0.019, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26853, Miss = 536, Miss_rate = 0.020, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27247, Miss = 531, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 26534, Miss = 535, Miss_rate = 0.020, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25981, Miss = 533, Miss_rate = 0.021, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26726, Miss = 534, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 27645, Miss = 530, Miss_rate = 0.019, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31237, Miss = 534, Miss_rate = 0.017, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26659, Miss = 532, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30761, Miss = 535, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25264, Miss = 538, Miss_rate = 0.021, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 329626
L2_total_cache_misses = 6412
L2_total_cache_miss_rate = 0.0195
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468448
icnt_total_pkts_simt_to_mem=873419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.7206
	minimum = 6
	maximum = 65
Network latency average = 12.5882
	minimum = 6
	maximum = 64
Slowest packet = 659211
Flit latency average = 12.5392
	minimum = 6
	maximum = 60
Slowest flit = 1341726
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00192842
	minimum = 0 (at node 0)
	maximum = 0.0260337 (at node 6)
Accepted packet rate average = 0.00192842
	minimum = 0 (at node 0)
	maximum = 0.0260337 (at node 6)
Injected flit rate average = 0.00578526
	minimum = 0 (at node 0)
	maximum = 0.0750383 (at node 6)
Accepted flit rate average= 0.00578526
	minimum = 0 (at node 0)
	maximum = 0.0811639 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.231 (11 samples)
	minimum = 6 (11 samples)
	maximum = 131.273 (11 samples)
Network latency average = 12.9814 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.273 (11 samples)
Flit latency average = 11.8372 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.182 (11 samples)
Fragmentation average = 0.00446866 (11 samples)
	minimum = 0 (11 samples)
	maximum = 49.9091 (11 samples)
Injected packet rate average = 0.0363587 (11 samples)
	minimum = 0.0241381 (11 samples)
	maximum = 0.0615502 (11 samples)
Accepted packet rate average = 0.0363587 (11 samples)
	minimum = 0.0241381 (11 samples)
	maximum = 0.0615502 (11 samples)
Injected flit rate average = 0.0879733 (11 samples)
	minimum = 0.0519924 (11 samples)
	maximum = 0.18227 (11 samples)
Accepted flit rate average = 0.0879733 (11 samples)
	minimum = 0.0473496 (11 samples)
	maximum = 0.159045 (11 samples)
Injected packet size average = 2.41959 (11 samples)
Accepted packet size average = 2.41959 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 35 sec (155 sec)
gpgpu_simulation_rate = 128586 (inst/sec)
gpgpu_simulation_rate = 3043 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,471675)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,471675)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98,471675), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 479175  inst.: 19938185 (ipc= 1.0) sim_rate=127808 (inst/sec) elapsed = 0:0:02:36 / Sat Jul 28 11:50:08 2018
GPGPU-Sim uArch: cycles simulated: 492675  inst.: 19946265 (ipc= 0.7) sim_rate=127046 (inst/sec) elapsed = 0:0:02:37 / Sat Jul 28 11:50:09 2018
GPGPU-Sim uArch: cycles simulated: 505675  inst.: 19954265 (ipc= 0.7) sim_rate=126292 (inst/sec) elapsed = 0:0:02:38 / Sat Jul 28 11:50:10 2018
GPGPU-Sim uArch: cycles simulated: 517675  inst.: 19961433 (ipc= 0.7) sim_rate=125543 (inst/sec) elapsed = 0:0:02:39 / Sat Jul 28 11:50:11 2018
GPGPU-Sim uArch: cycles simulated: 530175  inst.: 19968977 (ipc= 0.7) sim_rate=124806 (inst/sec) elapsed = 0:0:02:40 / Sat Jul 28 11:50:12 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60077,471675), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60078
gpu_sim_insn = 38872
gpu_ipc =       0.6470
gpu_tot_sim_cycle = 531753
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      37.5547
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70776
gpu_total_sim_rate=124811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397507
	L1I_total_cache_misses = 2511
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47709, Miss = 24789, Miss_rate = 0.520, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35376, Miss = 17727, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45292, Miss = 23281, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 47317, Miss = 24128, Miss_rate = 0.510, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44977, Miss = 22666, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45976, Miss = 23139, Miss_rate = 0.503, Pending_hits = 3806, Reservation_fails = 57387
	L1D_cache_core[14]: Access = 46290, Miss = 23173, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62308
	L1D_total_cache_accesses = 644486
	L1D_total_cache_misses = 326785
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853506
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2511
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12866, 5640, 5368, 5368, 5368, 5368, 5333, 5331, 493, 493, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1287889
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34694
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711650	W0_Idle:452899	W0_Scoreboard:3562167	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277552 {8:34694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4718384 {136:34694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 531752 
mrq_lat_table:5741 	1245 	311 	497 	504 	180 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304922 	24790 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20264 	39394 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13616 	17651 	3308 	134 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130678 	1130 	62 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1011 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     64418     59113     65266    118663    121529     59981     66108     59019     64261     58989     58978     64280     60068     65246     65323 
dram[1]:     60072     66150     65317     59130    118919    121965     64343     60029     59897     59039     58092     39624     64311     65364     59139     65231 
dram[2]:     65185     59164     64319     60068    119743    122403     64299     59978     65210     65250     58048     45841     59119     66136     66272     64297 
dram[3]:     64289     60072     65260     65316    120119    122747     59085     66129     59040     64287     58991     65191     64414     64310     65231     59139 
dram[4]:     59160     66133     59113     64318    120608    123073     59978     65158     59973     64262     44952     58066     65230     60067     65252     65324 
dram[5]:     60072     65203     65316     64311    121011    123389     64344     60029     65237     59041     59100     45846     59158     65180     59140     64283 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.875000 12.625000  2.333333  2.625000  6.187500  5.823529 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 13.000000 12.250000  2.111111  2.500000  6.125000  5.611111 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.125000  2.625000  2.750000  5.937500  5.882353 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.250000  2.444444  2.750000  5.937500  7.538462 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  2.375000  2.333333  6.187500  6.312500 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 12.000000  2.625000  2.555556  5.882353  6.000000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8496/784 = 10.836735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        71        71        19        19        82        84        74        74        72        72 
dram[1]:        76        76        74        72        82        81        74        68        17        18        81        85        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        67        19        20        80        84        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        68        20        20        81        82        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        18        19        84        83        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        68        19        21        84        86        72        73        73        74 
total reads: 6586
bank skew: 86/17 = 5.06
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         2        17        15         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2        17        16         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         2         2        15        16         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2        14        16         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         2        15        18         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         2         2        16        16         0         0         6         8 
total reads: 1910
min_bank_accesses = 0!
chip skew: 319/318 = 1.00
average mf latency per bank:
dram[0]:       1091      1319      1165      1200       585       570       470       406      1991      4344     46003     48672      2804      2044      1173      1095
dram[1]:       1112      1245      1153      1202       582       573       457       436      2924      3976     46394     46836      3249      2137      1159      1088
dram[2]:       1241      1055      1183      1196      1470       548       421       449      3587      4767     48547     46599      1859      2487      1179       844
dram[3]:       1271      1091      1181      1175       591       522       418      1138      4563      3646     50995     51583      2078      2808      1335       900
dram[4]:       1150      1234      1179      1177       590       516       391       423      4276      4423     57046     47174      2892      1986      1076       818
dram[5]:       1118      1203      1175      1167       576       506       425       452      4155      4295     53969     42444      3035      2328      1020      1135
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       365       351       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       349       365       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       357       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       365       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       366       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701904 n_nop=698814 n_act=132 n_pre=116 n_req=1421 n_rd=2206 n_write=636 bw_util=0.008098
n_activity=21602 dram_eff=0.2631
bk0: 156a 700915i bk1: 150a 700813i bk2: 146a 700755i bk3: 146a 700756i bk4: 168a 700435i bk5: 164a 700433i bk6: 142a 700863i bk7: 142a 700838i bk8: 38a 701616i bk9: 38a 701604i bk10: 164a 700941i bk11: 168a 700823i bk12: 148a 701359i bk13: 148a 701426i bk14: 144a 701222i bk15: 144a 701145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0082148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701904 n_nop=698828 n_act=133 n_pre=117 n_req=1413 n_rd=2190 n_write=636 bw_util=0.008052
n_activity=21472 dram_eff=0.2632
bk0: 152a 700825i bk1: 152a 700776i bk2: 148a 700725i bk3: 144a 700782i bk4: 164a 700371i bk5: 162a 700428i bk6: 148a 700860i bk7: 136a 700824i bk8: 34a 701621i bk9: 36a 701625i bk10: 162a 700917i bk11: 170a 700791i bk12: 146a 701339i bk13: 146a 701386i bk14: 146a 701255i bk15: 144a 701186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00927335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701904 n_nop=698828 n_act=131 n_pre=115 n_req=1415 n_rd=2192 n_write=638 bw_util=0.008064
n_activity=21400 dram_eff=0.2645
bk0: 150a 700847i bk1: 148a 700796i bk2: 148a 700728i bk3: 144a 700762i bk4: 162a 700504i bk5: 168a 700434i bk6: 144a 700836i bk7: 134a 700864i bk8: 38a 701600i bk9: 40a 701593i bk10: 160a 700963i bk11: 168a 700987i bk12: 148a 701400i bk13: 146a 701397i bk14: 148a 701194i bk15: 146a 701114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00892287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701904 n_nop=698842 n_act=128 n_pre=112 n_req=1411 n_rd=2186 n_write=636 bw_util=0.008041
n_activity=21007 dram_eff=0.2687
bk0: 156a 700708i bk1: 148a 700832i bk2: 146a 700733i bk3: 146a 700716i bk4: 160a 700419i bk5: 164a 700278i bk6: 140a 700873i bk7: 136a 700869i bk8: 40a 701606i bk9: 40a 701585i bk10: 162a 700973i bk11: 164a 700881i bk12: 148a 701401i bk13: 146a 701386i bk14: 144a 701284i bk15: 146a 701146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00886446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701904 n_nop=698830 n_act=130 n_pre=114 n_req=1415 n_rd=2192 n_write=638 bw_util=0.008064
n_activity=21340 dram_eff=0.2652
bk0: 148a 700868i bk1: 146a 700860i bk2: 148a 700661i bk3: 148a 700754i bk4: 162a 700411i bk5: 166a 700337i bk6: 140a 700927i bk7: 138a 700874i bk8: 36a 701631i bk9: 38a 701595i bk10: 168a 700971i bk11: 166a 700806i bk12: 146a 701323i bk13: 146a 701365i bk14: 148a 701208i bk15: 148a 701115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00919926
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701904 n_nop=698816 n_act=131 n_pre=115 n_req=1421 n_rd=2206 n_write=636 bw_util=0.008098
n_activity=21480 dram_eff=0.2646
bk0: 148a 700759i bk1: 150a 700933i bk2: 146a 700750i bk3: 146a 700712i bk4: 162a 700455i bk5: 168a 700459i bk6: 146a 700860i bk7: 136a 700910i bk8: 38a 701595i bk9: 42a 701611i bk10: 168a 700912i bk11: 172a 700894i bk12: 144a 701407i bk13: 146a 701390i bk14: 146a 701240i bk15: 148a 701130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0088032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26769, Miss = 553, Miss_rate = 0.021, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27979, Miss = 550, Miss_rate = 0.020, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26867, Miss = 550, Miss_rate = 0.020, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27261, Miss = 545, Miss_rate = 0.020, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 26548, Miss = 549, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25995, Miss = 547, Miss_rate = 0.021, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26740, Miss = 548, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 28160, Miss = 545, Miss_rate = 0.019, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31251, Miss = 548, Miss_rate = 0.018, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26675, Miss = 548, Miss_rate = 0.021, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30775, Miss = 549, Miss_rate = 0.018, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25280, Miss = 554, Miss_rate = 0.022, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 330300
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469818
icnt_total_pkts_simt_to_mem=874593
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93769
	minimum = 6
	maximum = 15
Network latency average = 6.93769
	minimum = 6
	maximum = 15
Slowest packet = 659429
Flit latency average = 6.10849
	minimum = 6
	maximum = 11
Slowest flit = 1342204
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000831018
	minimum = 0 (at node 0)
	maximum = 0.0112187 (at node 7)
Accepted packet rate average = 0.000831018
	minimum = 0 (at node 0)
	maximum = 0.0112187 (at node 7)
Injected flit rate average = 0.00156833
	minimum = 0 (at node 0)
	maximum = 0.0195413 (at node 7)
Accepted flit rate average= 0.00156833
	minimum = 0 (at node 0)
	maximum = 0.0228037 (at node 7)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4566 (12 samples)
	minimum = 6 (12 samples)
	maximum = 121.583 (12 samples)
Network latency average = 12.4778 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.333 (12 samples)
Flit latency average = 11.3598 (12 samples)
	minimum = 6 (12 samples)
	maximum = 110.167 (12 samples)
Fragmentation average = 0.00409627 (12 samples)
	minimum = 0 (12 samples)
	maximum = 45.75 (12 samples)
Injected packet rate average = 0.0333981 (12 samples)
	minimum = 0.0221266 (12 samples)
	maximum = 0.0573559 (12 samples)
Accepted packet rate average = 0.0333981 (12 samples)
	minimum = 0.0221266 (12 samples)
	maximum = 0.0573559 (12 samples)
Injected flit rate average = 0.0807729 (12 samples)
	minimum = 0.0476597 (12 samples)
	maximum = 0.168709 (12 samples)
Accepted flit rate average = 0.0807729 (12 samples)
	minimum = 0.0434038 (12 samples)
	maximum = 0.147691 (12 samples)
Injected packet size average = 2.41849 (12 samples)
Accepted packet size average = 2.41849 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 124811 (inst/sec)
gpgpu_simulation_rate = 3323 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,531753)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,531753)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98,531753), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (581,531753), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 532335
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      37.5189
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20981
gpu_stall_icnt2sh    = 70776
gpu_total_sim_rate=124828

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397561
	L1I_total_cache_misses = 2511
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 47709, Miss = 24789, Miss_rate = 0.520, Pending_hits = 3526, Reservation_fails = 62775
	L1D_cache_core[1]: Access = 44967, Miss = 22324, Miss_rate = 0.496, Pending_hits = 3686, Reservation_fails = 61990
	L1D_cache_core[2]: Access = 34412, Miss = 16896, Miss_rate = 0.491, Pending_hits = 2723, Reservation_fails = 39100
	L1D_cache_core[3]: Access = 35376, Miss = 17727, Miss_rate = 0.501, Pending_hits = 2739, Reservation_fails = 40241
	L1D_cache_core[4]: Access = 35832, Miss = 18172, Miss_rate = 0.507, Pending_hits = 2709, Reservation_fails = 33617
	L1D_cache_core[5]: Access = 36439, Miss = 18722, Miss_rate = 0.514, Pending_hits = 2830, Reservation_fails = 45743
	L1D_cache_core[6]: Access = 45292, Miss = 23281, Miss_rate = 0.514, Pending_hits = 3703, Reservation_fails = 62275
	L1D_cache_core[7]: Access = 47317, Miss = 24128, Miss_rate = 0.510, Pending_hits = 3549, Reservation_fails = 65195
	L1D_cache_core[8]: Access = 45390, Miss = 23267, Miss_rate = 0.513, Pending_hits = 3658, Reservation_fails = 61105
	L1D_cache_core[9]: Access = 44980, Miss = 22668, Miss_rate = 0.504, Pending_hits = 3668, Reservation_fails = 64038
	L1D_cache_core[10]: Access = 44669, Miss = 23034, Miss_rate = 0.516, Pending_hits = 3611, Reservation_fails = 69552
	L1D_cache_core[11]: Access = 44642, Miss = 22710, Miss_rate = 0.509, Pending_hits = 3633, Reservation_fails = 70515
	L1D_cache_core[12]: Access = 45198, Miss = 22757, Miss_rate = 0.503, Pending_hits = 3678, Reservation_fails = 57665
	L1D_cache_core[13]: Access = 45976, Miss = 23139, Miss_rate = 0.503, Pending_hits = 3806, Reservation_fails = 57387
	L1D_cache_core[14]: Access = 46290, Miss = 23173, Miss_rate = 0.501, Pending_hits = 3702, Reservation_fails = 62308
	L1D_total_cache_accesses = 644489
	L1D_total_cache_misses = 326787
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 51221
	L1D_total_cache_reservation_fails = 853506
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 251735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 601771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2511
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12866, 5640, 5368, 5368, 5368, 5368, 5333, 5331, 493, 493, 472, 472, 472, 472, 437, 437, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1287889
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34696
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711652	W0_Idle:453637	W0_Scoreboard:3562717	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277568 {8:34696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4718656 {136:34696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 99 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 201 
max_icnt2mem_latency = 555 
max_icnt2sh_latency = 532334 
mrq_lat_table:5742 	1245 	311 	497 	504 	180 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304924 	24791 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20267 	39394 	104461 	158649 	7400 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13618 	17651 	3308 	134 	0 	0 	0 	0 	102 	333 	6426 	22948 	28584 	105150 	130678 	1130 	63 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1013 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64328     64418     59113     65266    118663    121529     59981     66108     59019     64261     58989     58978     64280     60068     65246     65323 
dram[1]:     60072     66150     65317     59130    118919    121965     64343     60029     59897     59039     58092     39624     64311     65364     59139     65231 
dram[2]:     65185     59164     64319     60068    119743    122403     64299     59978     65210     65250     58048     45841     59119     66136     66272     64297 
dram[3]:     64289     60072     65260     65316    120119    122747     59085     66129     59040     64287     58991     65191     64414     64310     65231     59139 
dram[4]:     59160     66133     59113     64318    120608    123073     59978     65158     59973     64262     44952     58066     65230     60067     65252     65324 
dram[5]:     60072     65203     65316     64311    121011    123389     64344     60029     65237     59041     59100     45846     59158     65180     59140     64283 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.875000 12.625000  2.333333  2.625000  6.187500  5.823529 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 13.000000 12.250000  2.222222  2.500000  6.125000  5.611111 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.125000  2.625000  2.750000  5.937500  5.882353 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.250000  2.444444  2.750000  5.937500  7.538462 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  2.375000  2.333333  6.187500  6.312500 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 12.000000  2.625000  2.555556  5.882353  6.000000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8497/784 = 10.838010
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        71        71        19        19        82        84        74        74        72        72 
dram[1]:        76        76        74        72        82        81        74        68        18        18        81        85        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        67        19        20        80        84        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        68        20        20        81        82        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        18        19        84        83        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        68        19        21        84        86        72        73        73        74 
total reads: 6587
bank skew: 86/18 = 4.78
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         2        17        15         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2        17        16         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         2         2        15        16         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2        14        16         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         2        15        18         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         2         2        16        16         0         0         6         8 
total reads: 1910
min_bank_accesses = 0!
chip skew: 319/318 = 1.00
average mf latency per bank:
dram[0]:       1091      1319      1165      1200       585       570       470       406      1991      4344     46003     48672      2804      2044      1173      1095
dram[1]:       1112      1245      1153      1202       582       573       457       436      2791      3976     46394     46836      3249      2137      1159      1088
dram[2]:       1241      1055      1183      1196      1470       548       421       449      3587      4767     48547     46599      1859      2487      1179       844
dram[3]:       1271      1091      1181      1175       591       522       418      1141      4563      3646     50995     51583      2078      2808      1335       900
dram[4]:       1150      1234      1179      1177       590       516       391       423      4276      4423     57046     47174      2892      1986      1076       818
dram[5]:       1118      1203      1175      1167       576       506       425       452      4155      4295     53969     42444      3035      2328      1020      1135
maximum mf latency per bank:
dram[0]:        674       455       362       404       357       365       600       537       389       351       731       608       744       626       653       517
dram[1]:        488       514       342       371       365       351       618       653       346       505       647       632       635       590       513       642
dram[2]:        592       356       432       383       349       365       538       648       429       521       637       626       609       641       521       549
dram[3]:        414       398       364       350       372       357       590       572       398       472       532       617       524       564       444       434
dram[4]:        426       387       408       350       388       365       540       591       456       472       561       527       589       514       652       373
dram[5]:        380       461       357       345       366       336       578       630       371       561       660       681       564       601       628       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702671 n_nop=699581 n_act=132 n_pre=116 n_req=1421 n_rd=2206 n_write=636 bw_util=0.008089
n_activity=21602 dram_eff=0.2631
bk0: 156a 701682i bk1: 150a 701580i bk2: 146a 701522i bk3: 146a 701523i bk4: 168a 701202i bk5: 164a 701200i bk6: 142a 701630i bk7: 142a 701605i bk8: 38a 702383i bk9: 38a 702371i bk10: 164a 701708i bk11: 168a 701590i bk12: 148a 702126i bk13: 148a 702193i bk14: 144a 701989i bk15: 144a 701912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00820583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702671 n_nop=699593 n_act=133 n_pre=117 n_req=1414 n_rd=2192 n_write=636 bw_util=0.008049
n_activity=21487 dram_eff=0.2632
bk0: 152a 701592i bk1: 152a 701543i bk2: 148a 701492i bk3: 144a 701549i bk4: 164a 701138i bk5: 162a 701195i bk6: 148a 701627i bk7: 136a 701591i bk8: 36a 702384i bk9: 36a 702392i bk10: 162a 701684i bk11: 170a 701558i bk12: 146a 702106i bk13: 146a 702153i bk14: 146a 702022i bk15: 144a 701953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00926323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702671 n_nop=699595 n_act=131 n_pre=115 n_req=1415 n_rd=2192 n_write=638 bw_util=0.008055
n_activity=21400 dram_eff=0.2645
bk0: 150a 701614i bk1: 148a 701563i bk2: 148a 701495i bk3: 144a 701529i bk4: 162a 701271i bk5: 168a 701201i bk6: 144a 701603i bk7: 134a 701631i bk8: 38a 702367i bk9: 40a 702360i bk10: 160a 701730i bk11: 168a 701754i bk12: 148a 702167i bk13: 146a 702164i bk14: 148a 701961i bk15: 146a 701881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00891313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702671 n_nop=699609 n_act=128 n_pre=112 n_req=1411 n_rd=2186 n_write=636 bw_util=0.008032
n_activity=21007 dram_eff=0.2687
bk0: 156a 701475i bk1: 148a 701599i bk2: 146a 701500i bk3: 146a 701483i bk4: 160a 701186i bk5: 164a 701045i bk6: 140a 701640i bk7: 136a 701636i bk8: 40a 702373i bk9: 40a 702352i bk10: 162a 701740i bk11: 164a 701648i bk12: 148a 702168i bk13: 146a 702153i bk14: 144a 702051i bk15: 146a 701913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00885478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702671 n_nop=699597 n_act=130 n_pre=114 n_req=1415 n_rd=2192 n_write=638 bw_util=0.008055
n_activity=21340 dram_eff=0.2652
bk0: 148a 701635i bk1: 146a 701627i bk2: 148a 701428i bk3: 148a 701521i bk4: 162a 701178i bk5: 166a 701104i bk6: 140a 701694i bk7: 138a 701641i bk8: 36a 702398i bk9: 38a 702362i bk10: 168a 701738i bk11: 166a 701573i bk12: 146a 702090i bk13: 146a 702132i bk14: 148a 701975i bk15: 148a 701882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00918922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702671 n_nop=699583 n_act=131 n_pre=115 n_req=1421 n_rd=2206 n_write=636 bw_util=0.008089
n_activity=21480 dram_eff=0.2646
bk0: 148a 701526i bk1: 150a 701700i bk2: 146a 701517i bk3: 146a 701479i bk4: 162a 701222i bk5: 168a 701226i bk6: 146a 701627i bk7: 136a 701677i bk8: 38a 702362i bk9: 42a 702378i bk10: 168a 701679i bk11: 172a 701661i bk12: 144a 702174i bk13: 146a 702157i bk14: 146a 702007i bk15: 148a 701897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00879359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26769, Miss = 553, Miss_rate = 0.021, Pending_hits = 427, Reservation_fails = 2899
L2_cache_bank[1]: Access = 27979, Miss = 550, Miss_rate = 0.020, Pending_hits = 418, Reservation_fails = 2476
L2_cache_bank[2]: Access = 26868, Miss = 551, Miss_rate = 0.021, Pending_hits = 420, Reservation_fails = 2203
L2_cache_bank[3]: Access = 27261, Miss = 545, Miss_rate = 0.020, Pending_hits = 390, Reservation_fails = 2268
L2_cache_bank[4]: Access = 26548, Miss = 549, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 2263
L2_cache_bank[5]: Access = 25995, Miss = 547, Miss_rate = 0.021, Pending_hits = 405, Reservation_fails = 2140
L2_cache_bank[6]: Access = 26740, Miss = 548, Miss_rate = 0.020, Pending_hits = 384, Reservation_fails = 1759
L2_cache_bank[7]: Access = 28162, Miss = 545, Miss_rate = 0.019, Pending_hits = 397, Reservation_fails = 1831
L2_cache_bank[8]: Access = 31251, Miss = 548, Miss_rate = 0.018, Pending_hits = 382, Reservation_fails = 1682
L2_cache_bank[9]: Access = 26675, Miss = 548, Miss_rate = 0.021, Pending_hits = 384, Reservation_fails = 1798
L2_cache_bank[10]: Access = 30775, Miss = 549, Miss_rate = 0.018, Pending_hits = 405, Reservation_fails = 1537
L2_cache_bank[11]: Access = 25280, Miss = 554, Miss_rate = 0.022, Pending_hits = 420, Reservation_fails = 2566
L2_total_cache_accesses = 330303
L2_total_cache_misses = 6587
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4827
L2_total_cache_reservation_fails = 25422
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24355
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469829
icnt_total_pkts_simt_to_mem=874597
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660602
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1344411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 9)
Accepted packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 9)
Injected flit rate average = 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 22)
Accepted flit rate average= 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 9)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8445 (13 samples)
	minimum = 6 (13 samples)
	maximum = 113 (13 samples)
Network latency average = 12.0949 (13 samples)
	minimum = 6 (13 samples)
	maximum = 105.385 (13 samples)
Flit latency average = 10.9475 (13 samples)
	minimum = 6 (13 samples)
	maximum = 102.154 (13 samples)
Fragmentation average = 0.00378117 (13 samples)
	minimum = 0 (13 samples)
	maximum = 42.2308 (13 samples)
Injected packet rate average = 0.0308584 (13 samples)
	minimum = 0.0204246 (13 samples)
	maximum = 0.0533404 (13 samples)
Accepted packet rate average = 0.0308584 (13 samples)
	minimum = 0.0204246 (13 samples)
	maximum = 0.0533404 (13 samples)
Injected flit rate average = 0.074633 (13 samples)
	minimum = 0.0439936 (13 samples)
	maximum = 0.156524 (13 samples)
Accepted flit rate average = 0.074633 (13 samples)
	minimum = 0.040065 (13 samples)
	maximum = 0.137784 (13 samples)
Injected packet size average = 2.41857 (13 samples)
Accepted packet size average = 2.41857 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 124828 (inst/sec)
gpgpu_simulation_rate = 3327 (cycle/sec)
