# Week 13

<!-- Chapters ([The Essentials Of Computer Organization And Architecture](https://annas-archive.org/md5/5ba0d1b3a05968d49a19d41ed52c2add)):
- 6.5 Virtual Memory
  - 6.5.1 Paging
  - 6.5.2 Effective Access Time Using Paging
  - 6.5.3 Putting It All Together: Using Cache, TLBs, and Paging
  - 6.5.4 Advantages and Disadvantages of Paging and Virtual Memory
  - 6.5.5 Segmentation
  - 6.5.6 Paging Combined with Segmentation -->

Chapters ([Computer organization and design fundamentals](https://annas-archive.org/md5/21e29706fb83c40a7f4f1ffc5960c369)):
- 16 Intel 80x86 Base Architecture
  - 16.1 Why Study the 80x86?
  - 16.2 Execution Unit
    - 16.2.1 General Purpose Registers
    - 16.2.2 Address Registers
    - 16.2.3 Flags
    - 16.2.4 Internal Buses
  - 16.3 Bus Interface Unit
    - 16.3.1 Segment Addressing
    - 16.3.2 Instruction Queue
  - 16.4 Memory versus I/O Ports
