<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003404A1-20030102-D00000.TIF SYSTEM "US20030003404A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00001.TIF SYSTEM "US20030003404A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00002.TIF SYSTEM "US20030003404A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00003.TIF SYSTEM "US20030003404A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00004.TIF SYSTEM "US20030003404A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00005.TIF SYSTEM "US20030003404A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00006.TIF SYSTEM "US20030003404A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00007.TIF SYSTEM "US20030003404A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00008.TIF SYSTEM "US20030003404A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003404A1-20030102-D00009.TIF SYSTEM "US20030003404A1-20030102-D00009.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003404</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10066849</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020204</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38772</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G03F007/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>430</class>
<subclass>314000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>430</class>
<subclass>311000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>430</class>
<subclass>313000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>430</class>
<subclass>316000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>430</class>
<subclass>317000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Method for manufacturing multi-level interconnections with dual damascene process</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Sung-Kwon</given-name>
<family-name>Lee</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Sang-Ik</given-name>
<family-name>Kim</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>MARSHALL, GERSTEIN &amp; BORUN</name-1>
<name-2></name-2>
<address>
<address-1>6300 SEARS TOWER</address-1>
<address-2>233 SOUTH WACKER</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-6357</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Disclosed is a method for manufacturing multi-level interconnections using a dual damascene process. The method includes: forming a first interconnection line on a semiconductor substrate; forming a first interlayer insulating layer on the first interconnection line; forming a first etching stop layer on the first interlayer insulating layer; forming a via hole exposing the first interconnection line by selectively etching the first etching stop layer and the first interlayer insulating layer; forming etching stop patterns around an inlet of the via hole by selectively etching the first etching stop layer; forming a second interlayer insulating layer on the etching stop pattern and the first interlayer insulating layer; forming a trench by selectively etching the second interlayer insulating layer; and forming a conductive layer in the trench and in the via hole. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Technical Field </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A method for manufacturing a semiconductor device is disclosed which includes forming multi-level interconnection lines with a dual damascene process. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Recently, with increased integration of a semiconductor device, a limit results in connection with decreasing the line width using a photolithography process, which is used in semiconductor manufacturing processes. To solve the above-mentioned problem, a damascene process has been used. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Generally, a trench is formed by etching an insulating layer, and a interconnection line is formed in the trench by a self-align dual damascene process. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In the self-align dual damascene process, a via connecting the lower and upper interconnection lines is aligned at a bottom of the trench. That is, in the self-align dual damascene process, an insulating layer is selectively etched with the photolithography process to form a trench exposing a via at the bottom thereof, and a conductive layer is formed with W, Al or Cu to fill the trench. After that, the conductive layer outside of the trench, namely a portion of the conductive layer, which is not necessarily needed, is removed by an etching or a chemical mechanical polishing (CMP) to form a interconnection line in the trench. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The above-mentioned self-align dual damascene process is mainly used for forming a bit line, a word line and a metal interconnection line of a dynamic random access memory (DRAM). Specially, by the self-align dual damascene process for forming the trench, a via hole used to form a via connecting upper and interconnection lines, may be formed simultaneously. By the self-align dual damascene process, a height difference due to interconnection lines may not be generated, since the via and interconnection lines are buried in interlayer insulating layers. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>D are cross-sectional views illustrating a conventional method for forming a multilevel metal interconnection line according to a conventional self-align dual damascene process. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A, interlayer insulating layers <highlight><bold>12</bold></highlight> and <highlight><bold>13</bold></highlight> and an etching stop layer <highlight><bold>14</bold></highlight> are formed on a semiconductor substrate <highlight><bold>11</bold></highlight>. After that, the etching stop layer <highlight><bold>14</bold></highlight> and the interlayer insulating layer <highlight><bold>13</bold></highlight> are selectively etched to expose an area where a first metal interconnection line is to be formed. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Subsequently, a metal layer is deposited on the exposed area and selectively removed to form a metal interconnection line <highlight><bold>15</bold></highlight> in the etching stop layer <highlight><bold>14</bold></highlight> and the interlayer insulating layer <highlight><bold>13</bold></highlight>. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1B, a</cross-reference> third interlayer insulating layer <highlight><bold>16</bold></highlight> is formed on the etching stop layer <highlight><bold>14</bold></highlight> and the metal interconnection line <highlight><bold>15</bold></highlight>. An etching stop layer <highlight><bold>17</bold></highlight> and a fourth interlayer insulating layer <highlight><bold>18</bold></highlight> are successively formed on the third interlayer insulating layer <highlight><bold>16</bold></highlight>, and a photoresist layer (not shown) is formed on the fourth interlayer insulating layer <highlight><bold>18</bold></highlight>, then a via hole mask (not shown) is formed by exposing and developing the photoresist layer. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Subsequently, the fourth interlayer insulating layer <highlight><bold>18</bold></highlight>, the etching stop layer <highlight><bold>17</bold></highlight> and the third insulating layer <highlight><bold>16</bold></highlight> are etched using the via hole mask to form a via hole <highlight><bold>19</bold></highlight>, which exposes a predetermined surface of the metal interconnection line <highlight><bold>15</bold></highlight>. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Then, after removing the via hole mask, a photoresist layer is formed on the fourth interlayer insulating layer <highlight><bold>18</bold></highlight> in which the via hole <highlight><bold>19</bold></highlight> is formed and a trench mask <highlight><bold>20</bold></highlight>, exposing a larger area than the via hole <highlight><bold>19</bold></highlight>, is formed by exposing and developing the photoresist layer. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1C, a</cross-reference> trench <highlight><bold>21</bold></highlight> is formed by etching the fourth interlayer insulating layer <highlight><bold>18</bold></highlight> using the trench mask <highlight><bold>20</bold></highlight>. When the trench <highlight><bold>21</bold></highlight> is formed, the etching is stopped at the etching stop layer <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>D, after removing the trench mask <highlight><bold>20</bold></highlight>, a metal layer is deposited on the resulting structure, then an etch back or a chemical mechanical polishing (CMP) is carried out until the surface of the fourth interlayer insulating layer <highlight><bold>18</bold></highlight> is exposed, and thereby to form a metal interconnection line <highlight><bold>22</bold></highlight> in the trench <highlight><bold>20</bold></highlight>. When the metal interconnection line <highlight><bold>22</bold></highlight> is formed, a via <highlight><bold>22</bold></highlight><highlight><italic>a </italic></highlight>connected to the metal interconnection line <highlight><bold>15</bold></highlight> is formed in the via hole. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A, after forming the trench by etching the fourth interlayer insulating layer <highlight><bold>18</bold></highlight>, the etching stop layer <highlight><bold>17</bold></highlight> is left except the via hole region. The etching stop layer <highlight><bold>17</bold></highlight> is usually formed with the nitride layer having a high capacitance value, in this case, a problem of capacitance increase is occurred due to the remaining etching stop layer <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Also, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, when the thicknesses of insulating layers are increased, the etch profile on the corner (A) of the trench may be distorted due to the low etch selectivity between the insulating layers formed with the oxide layers and the etching stop layer formed with the nitride layer. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE DISCLOSURE </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> A method for forming multi-level interconnection lines using a dual damascene process is disclosed. With the dual damascene process, it is easy to control distortion of a profile on a corner of a trench, and to prevent capacitance value increasing due to a remaining etching stop layer. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> A disclosed method for manufacturing multi-level interconnection lines of semiconductor device comprises: forming a first interconnection line on a semiconductor substrate; forming a first interlayer insulating layer on the first interconnection line; forming a first etching stop layer on the first interlayer insulating layer; forming a via hole exposing the first interconnection line by selectively etching the first etching stop layer and the first interlayer insulating layer; forming etching stop patterns around an inlet of the via hole by selectively etching the first etching stop layer; forming a second interlayer insulating layer on the etching stop pattern and the first interlayer insulating layer; forming a trench by selectively etching the second interlayer insulating layer; and forming a conductive layer in the trench and in the via hole. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Other aspects of the disclosed methods will become apparent from the following description with reference to the accompanying drawings, aherein: </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>D are cross-sectional views illustrating a conventional method of manufacturing metal interconnection lines using a dual damascene process; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> is a perspective view illustrating a remaining etching stop layer after etching a trench in accordance with the conventional method; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2B</cross-reference> is a perspective view illustrating a profile distortion at a corner of a trench formed in accordance with the conventional method; and </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>E are cross-sectional views illustrating a method of manufacturing metal interconnection lines using a dual damascene process in accordance with the disclosure.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMODIMENTS </heading>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> A method of manufacturing multi-level interconnects using dual damascene process will be described in detail referring to the accompanying drawings. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>E are cross-sectional views illustrating a method of manufacturing metal interconnection lines using a dual damascene process. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, in a method of manufacturing multi-level metal interconnection lines, interlayer insulating layers <highlight><bold>32</bold></highlight> and <highlight><bold>33</bold></highlight> and an etching stop layer <highlight><bold>34</bold></highlight> are formed on a semiconductor substrate <highlight><bold>31</bold></highlight>. After that, the etching stop layer <highlight><bold>34</bold></highlight> and the interlayer insulating layer <highlight><bold>33</bold></highlight> are selectively etched to exposure a part where a metal interconnection line is to be formed. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Subsequently, a metal layer is deposited on the exposed part and selectively removed to form a metal interconnection line <highlight><bold>35</bold></highlight> in the etching stop layer <highlight><bold>34</bold></highlight> and the interlayer insulating layer <highlight><bold>33</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3B, a</cross-reference> third interlayer insulating layer <highlight><bold>36</bold></highlight> is formed on the etching stop layer <highlight><bold>34</bold></highlight> and the metal interconnection line <highlight><bold>35</bold></highlight>. An etching stop layer <highlight><bold>37</bold></highlight> is formed on the third interlayer insulating layer <highlight><bold>36</bold></highlight>. Thereafter, a photoresist layer is coated on the etching stop layer <highlight><bold>37</bold></highlight> and exposed and developed to form a via hole mask <highlight><bold>38</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The etching stop layers <highlight><bold>34</bold></highlight> and <highlight><bold>37</bold></highlight> are formed with any one selected from the group consisting of a nitride layer formed by a plasma enhanced chemical vapor deposition (hereinafter referred as PECVD), a SiON layer, a Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>layer, a ZnO<highlight><subscript>2 </subscript></highlight>layer, a ZrO<highlight><subscript>2 </subscript></highlight>layer, a ZnO layer, a HfO layer and an Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3 </subscript></highlight>layer, at a thickness ranging from about 200 &angst; to about 3000 &angst;. Also, the interlayer insulating layers <highlight><bold>32</bold></highlight>, <highlight><bold>33</bold></highlight> and <highlight><bold>36</bold></highlight> are formed with any one selected from the group consisting of a spin on glass (SOG) layer, an oxide layer formed with the PECVD method, a tetra ethyl ortho silicate (TEOS) layer, an oxide layer formed with high density plasma (hereinafter referred as HDP), and other insulating layers having a low dielectric constant, at a thickness ranging from about 3000 &angst; to about 30000 &angst;. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Next, the etching stop layer <highlight><bold>37</bold></highlight> and the third interlayer insulating layer <highlight><bold>36</bold></highlight> are etched using the via hole mask <highlight><bold>38</bold></highlight> to form a via hole <highlight><bold>39</bold></highlight>, which exposes a predetermined portion of the metal interconnection line <highlight><bold>35</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>C, after removing the via hole mask <highlight><bold>38</bold></highlight>, another photoresist layer is coated on a resulting structure and is exposed and developed to form a photoresist pattern <highlight><bold>40</bold></highlight> covering the etching stop layer <highlight><bold>37</bold></highlight> near the via hole <highlight><bold>39</bold></highlight>. The width d<highlight><subscript>1 </subscript></highlight>of the photoresist pattern <highlight><bold>40</bold></highlight> is larger than that of a trench to be formed later, as much as 0.2 &mgr;m to 1.0 &mgr;m, which is a minimum size of a part needed in an etching process for forming a trench. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Successively, the etching stop layer <highlight><bold>37</bold></highlight> is etched using the photoresist pattern as an etch mask to form an etching stop pattern <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>around the via hole, that is the etching stop pattern <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>is left at parts where an etching stop layer is needed to form a trench. Therefore, even if the etching stop pattern <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>is formed with a layer having high dielectric constant, such as a nitrogen layer, the capacitance increase due to the etching stop pattern <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>may be reduced. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>D, the etching stop pattern <highlight><bold>37</bold></highlight><highlight><italic>a </italic></highlight>is exposed by removing the photoresist pattern <highlight><bold>40</bold></highlight>, and a fourth interlayer insulating layer <highlight><bold>41</bold></highlight> is formed on a resulting structure. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The fourth interlayer insulating layer <highlight><bold>41</bold></highlight> is formed with any one selected from the group consisting of a HDP-USG layer, an undoped silicate layer deposited by the HDP, and an oxide layer deposited by the PECVD method or low pressure chemical vapor deposition method (LPCVD), and the fourth interlayer insulating layer <highlight><bold>41</bold></highlight> is formed at a thickness ranging from about 2000 &angst; to about 30000 &angst;, in order to form a void (B) is formed in the via hole <highlight><bold>39</bold></highlight>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> After forming the fourth interlayer insulating layer <highlight><bold>41</bold></highlight>, a photoresist layer is coated on the fourth interlayer insulating layer <highlight><bold>41</bold></highlight>, and a trench mask <highlight><bold>42</bold></highlight> is formed by exposing and developing the photoresist layer. At this time, the width d<highlight><subscript>2 </subscript></highlight>of the trench defined by the trench mask <highlight><bold>42</bold></highlight> is narrower than that of the via hole, that is spacing between the etching stop layer patterns <highlight><bold>37</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3E, a</cross-reference> trench is formed by etching the fourth interlayer insulating layer <highlight><bold>41</bold></highlight> using the trench mask <highlight><bold>42</bold></highlight> as an etch mask. At this time, the etching is stopped at the etching stop layer patterns <highlight><bold>37</bold></highlight><highlight><italic>a</italic></highlight>. The etching target may be decreased as much as the size of the void (B) generated in the formation of the fourth insulating layer <highlight><bold>41</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> After removing the trench mask <highlight><bold>42</bold></highlight>, a metal layer is deposited on the resulting structure, and an etch back or a chemical mechanical polishing (CMP) is performed until the surface of the fourth interlayer insulating layer <highlight><bold>36</bold></highlight> is exposed to form a metal interconnection line <highlight><bold>43</bold></highlight> in the trench, ant at the same time a via <highlight><bold>43</bold></highlight><highlight><italic>a</italic></highlight>, connecting the metal interconnection line <highlight><bold>43</bold></highlight> to the metal interconnection line <highlight><bold>35</bold></highlight>, is formed in the via hole <highlight><bold>39</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The metal interconnection lines <highlight><bold>35</bold></highlight> and <highlight><bold>43</bold></highlight> and the via <highlight><bold>43</bold></highlight><highlight><italic>a </italic></highlight>may be formed with any one selected from the group consisting of Al, Cu, Au, Ag and Cr. The metal layers are deposited at a thickness ranging from about 2000 &angst; to about 30000 &angst; by using any one selected the group consisting of a chemical vapor deposition (CVD), an electroless deposition and a physical vapor deposition (PVD). </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Meanwhile, before forming the metal interconnection line <highlight><bold>43</bold></highlight>, a diffusion barrier layer may be formed at a thickness ranging from about 1000 &angst; to about 5000 &angst;. The diffusion barrier layer is formed with any one selected from the group consisting of a TiN layer, a Ti layer, a W layer, a WN layer and a TiW layer is deposited </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In the above-mentioned embodiments the disclosed method is for forming a multi-layer metal interconnection line. However, the disclosed method may be adapted in a method for forming a word line, a bit line and a contact, which have a dual damascene structure. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The disclosed method may prevent increasing of a capacitance value by remaining an etching stop layer for forming trench and decreasing etching target by etching a interlayer insulating layer where a void is already formed, so that a margin of a trench etching process may be maximized. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for manufacturing multi-level interconnection lines of semiconductor device comprising: 
<claim-text>forming a first interconnection line on a semiconductor substrate; </claim-text>
<claim-text>forming a first interlayer insulating layer on the first interconnection line; </claim-text>
<claim-text>forming a first etching stop layer on the first interlayer insulating layer; </claim-text>
<claim-text>forming a via hole exposing the first interconnection line by selectively etching the first etching stop layer and the first interlayer insulating layer; </claim-text>
<claim-text>forming etching stop patterns around an inlet of the via hole by selectively etching the first etching stop layer; </claim-text>
<claim-text>forming a second interlayer insulating layer on the etching stop pattern and the first interlayer insulating layer; </claim-text>
<claim-text>forming a trench by selectively etching the second interlayer insulating layer; and </claim-text>
<claim-text>forming a conductive layer in the trench and in the via hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the method further comprises: 
<claim-text>forming a photoresist pattern around the inlet of the via hole to cover portions of the first etching stop layer; and </claim-text>
<claim-text>removing other portions of the first etching stop layer which are not covered with the photoresist pattern, whereby the etching stop patterns are formed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the method further comprises: 
<claim-text>forming a third interlayer insulating layer on the semiconductor substrate; </claim-text>
<claim-text>forming a second etching stop layer on the third interlayer insulating layer; </claim-text>
<claim-text>pattering the second etching stop layer and the third interlayer insulating layer to expose an opening; and </claim-text>
<claim-text>forming a conductive layer in the opening whereby the first interconnection line is formed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the trench exposes portions of the etching stop patterns at the bottom thereof. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the width of the trench is wider than that of the via hole. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein a void is formed within the via hole in the step of forming the second interlayer insulating layer. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the second interlayer insulating layer is formed with any one selected from the group consisting of an USG layer deposited by the high density plasma, an oxide deposited by plasma enhance chemical vapor deposition method or low pressure chemical vapor deposition. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the second interlayer insulating layer is formed at a thickness ranging from about 3000 &angst; to about 30000 &angst;. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the first interlayer insulating layer is formed with any one selected from the group consisting of a spin on glass layer, an oxide layer deposited by a plasma enhance chemical vapor deposition method, an oxide layer deposited by a high density plasma method and a tetraethyl-ortho-silicate (TEOS) layer. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, the first interlayer insulating layer is formed at a thickness ranging from about 2000 &angst; to about 30000 &angst;. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the first etching stop layer is formed with any one selected from the group consisted of a nitride layer deposited by a plasma enhance chemical vapor deposition method, a SiON layer, a Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>layer, a ZnO<highlight><subscript>2 </subscript></highlight>layer, a ZrO<highlight><subscript>2 </subscript></highlight>layer, a ZnO layer, a HfO layer and an Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3 </subscript></highlight>layer. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the first etching stop layer is formed at a thickness ranging from about 200 &angst; to about 3000 &angst;. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the first interconnection line is formed of any one selected form a group consisting of Al, Cu, Au, Ag and Cr. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, the first interconnection line is formed at a thickness ranging from about 2000 &angst; to about 30000 &angst;. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A Semiconductor device made in accordance with the method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A Semiconductor device made in accordance with the method of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A Semiconductor device made in accordance with the method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. A Semiconductor device made in accordance with the method of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. A Semiconductor device made in accordance with the method of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. A Semiconductor device made in accordance with the method of claim <highlight><bold>11</bold></highlight>.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3E</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003404A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003404A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003404A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003404A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003404A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003404A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003404A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003404A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003404A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003404A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
