%MSG-i configureMessageFacility:  CorePropertySupervisorBase  12-Dec-2018 11:33:55 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 12-Dec-2018 11:33:55 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 12-Dec-2018 11:33:55 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  12-Dec-2018 11:33:55 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 12-Dec-2018 11:33:55 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:35:17 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:35:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:35:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:35:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:35:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:35:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 31 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:36:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC0 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC0 timestamp 12066
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC0 timestamp 3797
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC0 timestamp 31143
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC0 timestamp 30266
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC0 timestamp 25860
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC0 timestamp 11312
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC0 timestamp 34016
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC0 timestamp 15667
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC0 timestamp 19905
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC0 timestamp 10419
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC0 timestamp 38166
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:38:21 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:38:23 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC0 timestamp 33089
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC0 timestamp 17461
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC0 timestamp 3405
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC0 timestamp 30570
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC0 timestamp 28912
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC0 timestamp 11677
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC0 timestamp 25038
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC0 timestamp 30983
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC0 timestamp 35149
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC0 timestamp 18380
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC0 timestamp 5328
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:39:04 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:39:06 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC0 timestamp 38637
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC0 timestamp 35242
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC0 timestamp 28674
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC0 timestamp 29927
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC0 timestamp 28287
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC0 timestamp 28656
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC0 timestamp 29389
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC0 timestamp 33906
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC0 timestamp 33149
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC0 timestamp 10901
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:39:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC0 timestamp 31249
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:39:47 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:39:49 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Write' ...
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:40:25 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:40:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:40:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:40:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:40:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:01 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 31 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:41:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:42:10 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:42:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:42:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:42:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:42:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:42:46 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 31 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC0 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC0 timestamp 19147
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC0 timestamp 4085
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC0 timestamp 15158
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC0 timestamp 659
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC0 timestamp 17223
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC0 timestamp 31862
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC0 timestamp 36184
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC0 timestamp 27642
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC0 timestamp 34683
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC0 timestamp 21643
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC0 timestamp 5339
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:44:06 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:44:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:44:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:44:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:44:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:44:42 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:44:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 31 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC0 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC0 timestamp 21236
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC0 timestamp 842
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC0 timestamp 4614
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC0 timestamp 1749
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC0 timestamp 31649
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC0 timestamp 7724
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC0 timestamp 26581
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC0 timestamp 16876
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC0 timestamp 17924
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC0 timestamp 38567
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC0 timestamp 23807
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC0 timestamp 37055
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC0 timestamp 28651
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC0 timestamp 25085
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC0 timestamp 13940
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC0 timestamp 37442
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC0 timestamp 16422
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC0 timestamp 37972
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC0 timestamp 16552
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC0 timestamp 25433
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC0 timestamp 7398
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC0 timestamp 5412
%MSG
