// Seed: 1861204310
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    output tri1 id_5
);
  wire id_7 = id_1;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_6  = 32'd13
) (
    output wor id_0,
    input wire id_1,
    output wire id_2,
    output tri0 id_3,
    output wire id_4,
    output supply0 id_5,
    input tri0 _id_6,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    input wand _id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13,
    output wire id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    output uwire id_18,
    output tri0 id_19,
    input wor id_20,
    input supply1 id_21,
    output wire id_22,
    input wor id_23,
    output supply0 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output supply1 id_27,
    output wire id_28,
    input uwire id_29,
    input uwire id_30,
    input tri id_31,
    output tri id_32
);
  assign id_12 = 1'b0;
  wire [id_10 : id_6] id_34;
  nand primCall (
      id_4,
      id_30,
      id_9,
      id_7,
      id_23,
      id_34,
      id_15,
      id_11,
      id_31,
      id_16,
      id_17,
      id_1,
      id_21,
      id_29,
      id_8,
      id_20,
      id_25
  );
  module_0 modCall_1 (
      id_5,
      id_11,
      id_29,
      id_17,
      id_9,
      id_4
  );
  logic id_35;
endmodule
