module full_adder (
    input  a,
    input  b,
    input  c,
    output sum,
    output carry
);

wire c1, c2, c3;
wire w1;

xor x1(w1, a, b);     // w1 = a ^ b
xor x2(sum, w1, c);  // sum = a ^ b ^ c

and a1(c1, a, b);
and a2(c2, b, c);
and a3(c3, c, a);

or  o1(carry, c1, c2, c3);

endmodule
