Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 19 01:42:08 2022
| Host         : Zeus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mag_comp_5b_timing_summary_routed.rpt -pb mag_comp_5b_timing_summary_routed.pb -rpx mag_comp_5b_timing_summary_routed.rpx -warn_on_violation
| Design       : mag_comp_5b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.023        0.000                      0                   14        0.308        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.023        0.000                      0                   14        0.308        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.872ns (28.581%)  route 2.179ns (71.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  my_univ_sseg/CLK_DIV/count_reg[13]/Q
                         net (fo=3, routed)           2.179     7.839    my_univ_sseg/CLK_DIV/out[0]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.193 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.193    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.216    my_univ_sseg/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.475ns (64.034%)  route 0.828ns (35.966%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.443 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.443    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.462ns (63.830%)  route 0.828ns (36.170%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.430 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    my_univ_sseg/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.454ns (63.703%)  route 0.828ns (36.297%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.422 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.422    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    my_univ_sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 1.378ns (62.453%)  route 0.828ns (37.547%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.346    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    my_univ_sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 1.358ns (62.109%)  route 0.828ns (37.891%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.326    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.345ns (61.883%)  route 0.828ns (38.117%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.313 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.313    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.502    14.843    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    my_univ_sseg/CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 1.337ns (61.742%)  route 0.828ns (38.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.305 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.305    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.502    14.843    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    my_univ_sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 1.261ns (60.350%)  route 0.828ns (39.650%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.229 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.229    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.502    14.843    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    my_univ_sseg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 1.241ns (59.967%)  route 0.828ns (40.033%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.618     5.139    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.209 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.209    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.502    14.843    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.582     1.465    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.850     1.977    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    my_univ_sseg/CLK_DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.582     1.465    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.800    my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.850     1.977    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.583     1.466    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.851     1.978    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.582     1.465    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.942 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.850     1.977    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    my_univ_sseg/CLK_DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.953 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y27         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.582     1.465    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.800    my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.950 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.850     1.977    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y25         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    my_univ_sseg/CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.583     1.466    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.951 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.851     1.978    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    my_univ_sseg/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.582     1.465    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.982 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.850     1.977    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    my_univ_sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.354ns (67.495%)  route 0.170ns (32.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.583     1.466    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     1.991 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.851     1.978    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y26         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    my_univ_sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   my_univ_sseg/CLK_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   my_univ_sseg/CLK_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   my_univ_sseg/CLK_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   my_univ_sseg/CLK_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   my_univ_sseg/CLK_DIV/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   my_univ_sseg/CLK_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   my_univ_sseg/CLK_DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   my_univ_sseg/CLK_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   my_univ_sseg/CLK_DIV/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_univ_sseg/CLK_DIV/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_univ_sseg/CLK_DIV/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   my_univ_sseg/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   my_univ_sseg/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   my_univ_sseg/CLK_DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   my_univ_sseg/CLK_DIV/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_univ_sseg/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_univ_sseg/CLK_DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_univ_sseg/CLK_DIV/count_reg[5]/C



