# do LIB_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eloi/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_cntl_seg_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling package RegDes_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:56 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_control_seg_pkg
# End time: 19:30:56 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDB_N
# -- Compiling architecture comportamiento of RDB_N
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDI_N
# -- Compiling architecture comportamiento of RDI_N
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_N
# -- Compiling architecture comportamiento of RD_N
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDI_1
# -- Compiling architecture comportamiento of RDI_1
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_1
# -- Compiling architecture comportamiento of RD_1
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity valreg
# -- Compiling architecture compor of valreg
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling entity cmp
# -- Compiling architecture compor of cmp
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LIB
# -- Compiling architecture estructural of LIB
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RdecoPBRopSEC
# -- Compiling architecture estructural of RdecoPBRopSEC
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoPBRopSEC
# -- Compiling architecture comportamiento of decoPBRopSEC
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity ensam_RD
# -- Compiling architecture estructural of ensam_RD
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity senya_cntlRD
# -- Compiling architecture estructural of senya_cntlRD
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDD
# -- Compiling architecture estructural of LDD
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDRD
# -- Compiling architecture comportamiento of LDRD
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity ensam_RS
# -- Compiling architecture estructural of ensam_RS
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity senya_cntlRS
# -- Compiling architecture estructural of senya_cntlRS
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDRS
# -- Compiling architecture comportamiento of LDRS
# End time: 19:30:57 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LGR
# -- Compiling architecture comportamiento of LGR
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/codificar_instrucciones_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/codificar_instrucciones_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Compiling package codificar_instrucciones_pkg
# -- Compiling package body codificar_instrucciones_pkg
# -- Loading package codificar_instrucciones_pkg
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling package imprimir_inst_ascii_pkg
# -- Compiling package body imprimir_inst_ascii_pkg
# -- Loading package imprimir_inst_ascii_pkg
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Compiling package deco_inst_impri_pkg
# -- Compiling package body deco_inst_impri_pkg
# -- Loading package deco_inst_impri_pkg
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_control_seg_pkg
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../../tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_cntl_seg_pkg
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/andv2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/andv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andv2
# -- Compiling architecture comportamiento of andv2
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/andv1n.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/andv1n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andv1n
# -- Compiling architecture comportamiento of andv1n
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/andv3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/andv3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andv3
# -- Compiling architecture comportamiento of andv3
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/orv2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/orv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity orv2
# -- Compiling architecture comportamiento of orv2
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/orvn.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/PUERTAS/CODIGO/orvn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity orvn
# -- Compiling architecture comportamiento of orvn
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/COMPARADOR/CODIGO/cmp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../../COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling entity cmp
# -- Compiling architecture compor of cmp
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LDD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LDD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDD_v
# -- Compiling architecture estructural of LDD_v
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LDRD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LDRD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDRD_v
# -- Compiling architecture estructural of LDRD_v
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LDRS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LDRS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDRS_v
# -- Compiling architecture estructural of LDRS_v
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LGR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LGR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LGR_v
# -- Compiling architecture estructural of LGR_v
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_ensam_RD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_ensam_RD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity ensam_RD_v
# -- Compiling architecture estructural of ensam_RD_v
# End time: 19:30:58 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_ensam_RS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:58 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_ensam_RS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity ensam_RS_v
# -- Compiling architecture estructural of ensam_RS_v
# End time: 19:30:59 on Dec 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LIB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:59 on Dec 13,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/VHDL_P/enc_LIB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LIB_v
# -- Compiling architecture estructural of LIB_v
# End time: 19:30:59 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/prueba_LIB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:59 on Dec 13,2022
# vcom -reportprogress 300 -2008 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/prueba_LIB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package codificar_instrucciones_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling entity prueba_LIB
# -- Compiling architecture comportamiento of prueba_LIB
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/prueba_LIB.vhd(53): (vcom-1236) Shared variables must be of a protected type.
# End time: 19:30:59 on Dec 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_LIB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=""+acc"" prueba_LIB 
# Start time: 19:30:59 on Dec 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.cte_tipos_deco_camino_pkg
# Loading work.param_disenyo_pkg
# Loading work.riscv32_coop_funct_pkg
# Loading work.cte_tipos_uf_pkg
# Loading work.codificar_instrucciones_pkg(body)
# Loading work.imprimir_inst_ascii_pkg(body)
# Loading work.deco_inst_impri_pkg(body)
# Loading work.prueba_lib(comportamiento)
# Loading work.componentes_control_seg_pkg
# Loading work.retardos_cntl_seg_pkg
# Loading work.lib(estructural)
# Loading work.regdes_pkg
# Loading work.rdecopbropsec(estructural)
# Loading work.retardos_regdes_pkg
# Loading work.rdb_n(comportamiento)
# Loading work.decopbropsec(comportamiento)
# Loading work.ensam_rd(estructural)
# Loading work.senya_cntlrd(estructural)
# Loading work.rdi_n(comportamiento)
# Loading work.rd_n(comportamiento)
# Loading work.rdi_1(comportamiento)
# Loading work.rd_1(comportamiento)
# Loading work.valreg(compor)
# Loading work.ldd(estructural)
# Loading work.cmp(compor)
# Loading work.ldrd(comportamiento)
# Loading work.ensam_rs(estructural)
# Loading work.senya_cntlrs(estructural)
# Loading work.ldrs(comportamiento)
# Loading work.lgr(comportamiento)
# Loading work.lib_v(estructural)
# Loading work.ensam_rd_v(estructural)
# Loading work.ldd_v(estructural)
# Loading work.andv1n(comportamiento)
# Loading work.andv3(comportamiento)
# Loading work.ldrd_v(estructural)
# Loading work.orv2(comportamiento)
# Loading work.ensam_rs_v(estructural)
# Loading work.ldrs_v(estructural)
# Loading work.lgr_v(estructural)
# 
# do /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/QUARTUS/../PRUEBAS/formato_ventanas.do
# transcript on
# log -r /*
# if {[batch_mode] == 0} then { do wave.do }
# onerror {resume}
# transcript off
# run -all
# Cicle; Dep L1_AMFE L2_AMFE; RD_RS; bCP_bBDL_iBDL_iDLA
# sortides esperades, instruccions DL ALU M F ES
# 2   0000 0000 00 0000      add x3 , x1 , x2      addi x0 , x0 , x000     XXX     XXX     XXX
# esp 0000 0000 00 0000 
# 
# 3   1000 0000 10 1101      add x11, x3 , x10      add x3 , x1 , x2      addi x0 , x0 , x000     XXX     XXX
# esp 1XXX 0000 10 1101 
# 
# 4   0100 0000 10 1101      add x11, x3 , x10     addi x0 , x0 , x000     add x3 , x1 , x2      addi x0 , x0 , x000     XXX
# esp 01XX 0000 10 1101 
# 
# 5   0010 0000 10 1101      add x11, x3 , x10     addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2      addi x0 , x0 , x000
# esp 001X 0000 10 1101 
# 
# 6   0001 0000 10 1101      add x11, x3 , x10     addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2  
# esp 0001 0000 10 1101 
# 
# 7   0000 0000 00 0000      add x11, x3 , x10     addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 8   0000 0000 00 0000      add x3 , x1 , x2       add x11, x3 , x10     addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 9   0000 1000 10 1101      add x11, x10, x3       add x3 , x1 , x2       add x11, x3 , x10     addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 1XXX 10 1101 
# 
# 10  0000 0100 10 1101      add x11, x10, x3      addi x0 , x0 , x000     add x3 , x1 , x2       add x11, x3 , x10     addi x0 , x0 , x000
# esp 0000 01XX 10 1101 
# 
# 11  0000 0010 10 1101      add x11, x10, x3      addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2       add x11, x3 , x10 
# esp 0000 001X 10 1101 
# 
# 12  0000 0001 10 1101      add x11, x10, x3      addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2  
# esp 0000 0001 10 1101 
# 
# 13  0000 0000 00 0000      add x11, x10, x3      addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 14  0000 0000 00 0000      add x0 , x1 , x2       add x11, x10, x3      addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 15  0000 0000 00 0000      add x0 , x0 , x10      add x0 , x1 , x2       add x11, x10, x3      addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 16  0000 0000 00 0000      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x1 , x2       add x11, x10, x3      addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 17  0000 0000 00 0000      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x1 , x2       add x11, x10, x3  
# esp 0000 0000 00 0000 
# 
# 18  0000 0000 00 0000      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x1 , x2  
# esp 0000 0000 00 0000 
# 
# 19  0000 0000 00 0000      add x0 , x1 , x2       add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x0 , x10 
# esp 0000 0000 00 0000 
# 
# 20  0000 0000 00 0000      add x0 , x10, x0       add x0 , x1 , x2       add x0 , x0 , x10      add x0 , x0 , x10      add x0 , x0 , x10 
# esp 0000 0000 00 0000 
# 
# 21  0000 0000 00 0000      add x0 , x10, x0       add x0 , x10, x0       add x0 , x1 , x2       add x0 , x0 , x10      add x0 , x0 , x10 
# esp 0000 0000 00 0000 
# 
# 22  0000 0000 00 0000      add x0 , x10, x0       add x0 , x10, x0       add x0 , x10, x0       add x0 , x1 , x2       add x0 , x0 , x10 
# esp 0000 0000 00 0000 
# 
# 23  0000 0000 00 0000      add x0 , x10, x0       add x0 , x10, x0       add x0 , x10, x0       add x0 , x10, x0       add x0 , x1 , x2  
# esp 0000 0000 00 0000 
# 
# 24  0000 0000 00 0000      add x3 , x1 , x2       add x0 , x10, x0       add x0 , x10, x0       add x0 , x10, x0       add x0 , x10, x0  
# esp 0000 0000 00 0000 
# 
# 25  0000 1000 11 1101      beq x17, x3 , x00B     add x3 , x1 , x2       add x0 , x10, x0       add x0 , x10, x0       add x0 , x10, x0  
# esp 0000 1XXX 11 1101 
# 
# 26  0000 0100 11 1101      beq x17, x3 , x00B    addi x0 , x0 , x000     add x3 , x1 , x2       add x0 , x10, x0       add x0 , x10, x0  
# esp 0000 01XX 11 1101 
# 
# 27  0000 0010 11 1101      beq x17, x3 , x00B    addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2       add x0 , x10, x0  
# esp 0000 001X 11 1101 
# 
# 28  0000 0001 11 1101      beq x17, x3 , x00B    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2  
# esp 0000 0001 11 1101 
# 
# 29  0000 0000 01 0010      beq x17, x3 , x00B    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 01 0010 
# 
# 30  0000 0000 01 0010     addi x0 , x0 , x000     beq x17, x3 , x00B    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 01 0010 
# 
# 31  0000 0000 00 0000     addi x0 , x0 , x000    addi x0 , x0 , x000     beq x17, x3 , x00B    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 32  0000 0000 00 0000      add x3 , x1 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000     beq x17, x3 , x00B    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 33  1000 0000 11 1101      beq x3 , x17, x00B     add x3 , x1 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000     beq x17, x3 , x00B
# esp 1XXX 0000 11 1101 
# 
# 34  0100 0000 11 1101      beq x3 , x17, x00B    addi x0 , x0 , x000     add x3 , x1 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 01XX 0000 11 1101 
# 
# 35  0010 0000 11 1101      beq x3 , x17, x00B    addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2      addi x0 , x0 , x000
# esp 001X 0000 11 1101 
# 
# 36  0001 0000 11 1101      beq x3 , x17, x00B    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000     add x3 , x1 , x2  
# esp 0001 0000 11 1101 
# 
# 37  0000 0000 01 0010      beq x3 , x17, x00B    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 01 0010 
# 
# 38  0000 0000 01 0010     addi x0 , x0 , x000     beq x3 , x17, x00B    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 01 0010 
# 
# 39  0000 0000 00 0000     addi x0 , x0 , x000    addi x0 , x0 , x000     beq x3 , x17, x00B    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 40  0000 0000 00 0000       lw x1 , x000(x2 )    addi x0 , x0 , x000    addi x0 , x0 , x000     beq x3 , x17, x00B    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 41  1000 0000 11 1101     jalr x3 , x000(x1 )      lw x1 , x000(x2 )    addi x0 , x0 , x000    addi x0 , x0 , x000     beq x3 , x17, x00B
# esp 1XXX 0000 11 1101 
# 
# 42  0100 0000 11 1101     jalr x3 , x000(x1 )    addi x0 , x0 , x000      lw x1 , x000(x2 )    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 01XX 0000 11 1101 
# 
# 43  0010 0000 11 1101     jalr x3 , x000(x1 )    addi x0 , x0 , x000    addi x0 , x0 , x000      lw x1 , x000(x2 )    addi x0 , x0 , x000
# esp 001X 0000 11 1101 
# 
# 44  0001 0000 11 1101     jalr x3 , x000(x1 )    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000      lw x1 , x000(x2 )
# esp 0001 0000 11 1101 
# 
# 45  0000 0000 01 0010     jalr x3 , x000(x1 )    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 01 0010 
# 
# 46  0000 0000 01 0010     addi x0 , x0 , x000    jalr x3 , x000(x1 )    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 01 0010 
# 
# 47  0000 0000 00 0000     addi x0 , x0 , x000    addi x0 , x0 , x000    jalr x3 , x000(x1 )    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 48  0010 0000 10 1101      add x1 , x3 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000    jalr x3 , x000(x1 )    addi x0 , x0 , x000
# esp 001X 0000 10 1101 
# 
# 49  0001 0000 10 1101      add x1 , x3 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    jalr x3 , x000(x1 )
# esp 0001 0000 10 1101 
# 
# 50  0000 0000 00 0000      add x1 , x3 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 51  0000 0000 00 0000           ebreak            add x1 , x3 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 52  0000 0000 00 0000           ebreak                 ebreak            add x1 , x3 , x2      addi x0 , x0 , x000    addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 53  0000 0000 00 0000           ebreak                 ebreak                 ebreak            add x1 , x3 , x2      addi x0 , x0 , x000
# esp 0000 0000 00 0000 
# 
# 54  0000 0000 00 0000           ebreak                 ebreak                 ebreak                 ebreak            add x1 , x3 , x2  
# esp 0000 0000 00 0000 
# 
# 55  0000 0000 00 0000           ebreak                 ebreak                 ebreak                 ebreak                 ebreak       
# esp 0000 0000 00 0000 
# 
# 
# stdin: <EOF>
# End time: 19:50:17 on Dec 13,2022, Elapsed time: 0:19:18
# Errors: 0, Warnings: 0
