
# âš¡ FPGA-based-Transceiver

A comprehensive **FPGA UART transceiver** implementation ğŸ–¥ï¸ğŸ”Œ â€” including transmitter, receiver, test benches, and simulation setup. Written in **Verilog** & **VHDL** ğŸ’».

<div align="center">
 
![](prototype.png)

</div>
---

## ğŸ“– Overview

This repo contains an FPGA-based transceiver project featuring:

* ğŸ“¡ **UART Transceiver Modules** â€“ TX & RX implementations in Verilog/VHDL
* ğŸ”¢ **Binary-to-7-Segment Display** â€“ for real-time output visualization
* ğŸ§ª **Test Benches** â€“ loopback & inversion tests included
* ğŸ› ï¸ **FPGA Project Files** â€“ Quartus project setup (`.qpf`, `.qsf`, `.qws`)
* ğŸ“Š **Simulation Artifacts** â€“ ModelSim reports & waveforms
* ğŸ—‚ï¸ **Organized Workflow** â€“ source files, simulations, output builds

---

## ğŸ“‚ Repository Structure

```text
/FPGA-based-Transceiver
â”œâ”€â”€ README.md
â”œâ”€â”€ UART_test.qpf            # ğŸ› ï¸ Quartus Project File
â”œâ”€â”€ UART_test.qsf            # âš™ï¸ Quartus Settings File
â”œâ”€â”€ UART_test.qws            # ğŸ“‚ Quartus Workspace File
â”œâ”€â”€ binary_to_7seg.v         # ğŸ”¢ 7-Segment Display module
â”œâ”€â”€ uart_tx.v                # ğŸ“¤ UART Transmitter
â”œâ”€â”€ uart_rx.v                # ğŸ“¥ UART Receiver
â”œâ”€â”€ uart_transceiver.v       # ğŸ”„ Full Transceiver
â”œâ”€â”€ uart_loopback_test.v     # ğŸ” Loopback Test
â”œâ”€â”€ invert_uart_transceiver_test.v # ğŸ”€ Inversion Test
â”œâ”€â”€ uart_tb.vhd              # ğŸ§ª Testbench (VHDL)
â”œâ”€â”€ uart_transceiver_test.v  # ğŸ§ª Testbench (Verilog)
â”œâ”€â”€ uart_transceiver_test_tb.v # ğŸ§ª Testbench Top
â”œâ”€â”€ simulation/modelsim/     # ğŸ§° Simulation setup
â”œâ”€â”€ work/                    # ğŸ—‚ï¸ Build files
â””â”€â”€ output_files/            # ğŸ“¦ Synthesized outputs
```

---

## âœ¨ Features

âœ… Supports **Verilog & VHDL**
âœ… Implements **UART TX/RX** communication
âœ… Modular design ğŸ§© (easy to expand)
âœ… Ready for **simulation (ModelSim)** & **synthesis (Quartus)**
âœ… Includes **loopback** ğŸ” & **inversion** ğŸ”€ testing

---

## ğŸš€ Getting Started

### ğŸ”§ Prerequisites

* ğŸ—ï¸ **Intel Quartus Prime** (FPGA synthesis & programming)
* ğŸ›ï¸ **ModelSim** (simulation & waveform analysis)
* ğŸ“˜ Basic knowledge of Verilog/VHDL & UART

---

## ğŸ§ª Simulation Workflow

1. Open `simulation/modelsim/` in **ModelSim**.
2. Compile design + test benches (`uart_loopback_test.v`, `invert_uart_transceiver_test.v`).
3. Run simulation â–¶ï¸.
4. Inspect **waveforms** ğŸ“ˆ & confirm correct UART behavior.

---

## ğŸ”¨ FPGA Synthesis & Programming

1. Open **Quartus Project** â†’ `UART_test.qpf`.
2. Configure **FPGA device** & **pin assignments** ğŸ“.
3. Compile & synthesize ğŸ—ï¸.
4. Generate `.sof` file & program FPGA ğŸ”Œ.
5. Connect to **7-segment display** ğŸ”¢ (optional).

---

## ğŸ§‘â€ğŸ’» Usage Examples

* ğŸ” **Loopback Test** â€“ Verify TX â†’ RX data integrity.
* ğŸ”€ **Inversion Test** â€“ Validate inverted UART stream.
* ğŸ”§ Extend with **custom UART features** or **peripherals**.

---

