
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035347                       # Number of seconds simulated
sim_ticks                                 35347144278                       # Number of ticks simulated
final_tick                               564911524215                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265708                       # Simulator instruction rate (inst/s)
host_op_rate                                   341998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2169762                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944092                       # Number of bytes of host memory used
host_seconds                                 16290.80                       # Real time elapsed on the host
sim_insts                                  4328601431                       # Number of instructions simulated
sim_ops                                    5571417912                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       925312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1183744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1311872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       618880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4046336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2598272                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2598272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9248                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10249                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4835                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31612                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20299                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20299                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26177843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33489099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37113946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17508628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               114474198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             184683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          73507268                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               73507268                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          73507268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26177843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33489099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37113946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17508628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187981466                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84765335                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30996524                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25428256                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018303                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13063309                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091916                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157681                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87259                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32037973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170380894                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30996524                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15249597                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36608193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6371526                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673302                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805892                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83782820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47174627     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656959      4.36%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3201188      3.82%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3445416      4.11%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2999622      3.58%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572754      1.88%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030772      1.23%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2713712      3.24%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17987770     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83782820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365675                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.010030                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33698666                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5957232                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34826342                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541906                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8758665                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5074780                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6575                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202026620                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51161                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8758665                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35370765                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2516497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       754977                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33668109                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713799                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195188169                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13556                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690231                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           58                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271156897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910218681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910218681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102897633                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33736                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17714                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7229344                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19235381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242841                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3128825                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183977768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147839474                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281912                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61038943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186534457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1678                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83782820                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764556                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910305                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29569005     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17856561     21.31%     56.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11940650     14.25%     70.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639620      9.12%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7556914      9.02%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422631      5.28%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395974      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745622      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655843      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83782820                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084263     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203165     13.13%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259937     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121607905     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019023      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15757241     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439283      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147839474                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744103                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547404                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010467                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381291080                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245051481                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143693349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149386878                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262955                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7023252                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1064                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281996                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8758665                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1771040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164720                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184011490                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       319596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19235381                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023669                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17700                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1064                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364012                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145264844                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14805858                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574626                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23004677                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587578                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198819                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713729                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143840868                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143693349                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93739800                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261813932                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695190                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358040                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61592561                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043603                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75024155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631767                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29710400     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455750     27.27%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380545     11.17%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290251      5.72%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3686995      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808188      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991422      2.65%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007957      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692647      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75024155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692647                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255345989                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376795911                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 982515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.847653                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.847653                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179728                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179728                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655907895                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197113435                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189514512                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84765335                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31104746                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27200827                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1966974                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15599277                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14962442                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2236534                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62016                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36674931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173090414                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31104746                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17198976                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35632126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9651432                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3915117                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18080726                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83895452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.374693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.173688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48263326     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764414      2.10%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3225452      3.84%     63.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3033790      3.62%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4994720      5.95%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5198104      6.20%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1230349      1.47%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924650      1.10%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15260647     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83895452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366951                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041995                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37820001                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3785594                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34483638                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138621                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7667597                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3377617                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5663                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193646180                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7667597                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39402157                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1186293                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       448576                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33021065                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2169763                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188552167                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753352                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       856279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250302708                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858182556                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858182556                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163115734                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87186917                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22238                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10856                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5855111                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29038605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6300808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105041                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2044762                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178463671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150703595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199950                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53404031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146613653                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83895452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.796326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28818879     34.35%     34.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15699830     18.71%     53.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13670528     16.29%     69.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8405650     10.02%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8807855     10.50%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5185756      6.18%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2281773      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606527      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418654      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83895452                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         593489     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189819     21.23%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110706     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118184688     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186213      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10844      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25965797     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5356053      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150703595                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777892                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             894014                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386396605                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231889875                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145813556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151597609                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368913                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8247366                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1013                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538800                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7667597                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         598338                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58321                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178485371                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208647                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29038605                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6300808                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10854                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156314                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2205979                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147905043                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24963862                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798551                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30189141                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22362595                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5225279                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744877                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145976344                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145813556                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89602724                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218559445                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720203                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409970                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109626403                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124503093                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53982980                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1972182                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76227855                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.324489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34830378     45.69%     45.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16244167     21.31%     67.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9095548     11.93%     78.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3075953      4.04%     82.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2945204      3.86%     86.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1226747      1.61%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3299000      4.33%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955444      1.25%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4555414      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76227855                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109626403                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124503093                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25553247                       # Number of memory references committed
system.switch_cpus1.commit.loads             20791239                       # Number of loads committed
system.switch_cpus1.commit.membars              10842                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19500110                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108674705                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680268                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4555414                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250158514                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364646420                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 869883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109626403                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124503093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109626403                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.773220                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.773220                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.293293                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.293293                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684262940                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191077008                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199662554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21684                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84765335                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30766819                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25002361                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2098693                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13030261                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12023465                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3246462                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89052                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30883658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170608502                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30766819                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15269927                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37529841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11268672                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6102552                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15124657                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       901277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83639439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.520034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46109598     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3293756      3.94%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2667805      3.19%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6478837      7.75%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1767989      2.11%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2256752      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1624347      1.94%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          916312      1.10%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18524043     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83639439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362965                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012715                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32307150                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5913690                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36095605                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       241777                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9081208                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5258186                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42498                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203986773                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        85031                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9081208                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34668166                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1309202                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1124972                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33920335                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3535548                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196804569                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28481                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1466610                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1099575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          857                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275482985                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918810093                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918810093                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168968208                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106514695                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40240                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22601                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9693267                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18346987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9353828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146222                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3058821                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186113825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147840298                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285025                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64264151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196429723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5923                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83639439                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767591                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887153                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28862607     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18053996     21.59%     56.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11833756     14.15%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8757712     10.47%     80.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7540623      9.02%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3916825      4.68%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3332480      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627363      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714077      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83639439                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865591     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176481     14.49%     85.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175892     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123179251     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2104113      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16367      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14678709      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7861858      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147840298                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.744113                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217975                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380823031                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250417273                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144074073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149058273                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       551974                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7226735                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2938                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          640                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2399176                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9081208                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         558274                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81043                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186152486                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       409520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18346987                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9353828                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22291                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          640                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1255209                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2433422                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145489533                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13772228                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2350761                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21427369                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20528624                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7655141                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.716380                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144170311                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144074073                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93879044                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265064145                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.699682                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354175                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98987604                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121566220                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64587063                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2102742                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74558231                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28785522     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20752442     27.83%     66.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8445358     11.33%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4748648      6.37%     84.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3879661      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1575643      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1873985      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939427      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3557545      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74558231                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98987604                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121566220                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18074894                       # Number of memory references committed
system.switch_cpus2.commit.loads             11120245                       # Number of loads committed
system.switch_cpus2.commit.membars              16368                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17466705                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109535589                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2474883                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3557545                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257153969                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381393549                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1125896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98987604                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121566220                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98987604                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856323                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856323                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.167784                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167784                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654502685                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199114590                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188217205                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32736                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84765335                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31127313                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25331236                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078930                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13284943                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12274155                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3206357                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91935                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34406713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170041465                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31127313                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15480512                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35734700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10668906                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5120420                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16818337                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       834672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83816540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48081840     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1931181      2.30%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2517366      3.00%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3786223      4.52%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3673004      4.38%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2796873      3.34%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1656739      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2485136      2.96%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16888178     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83816540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367217                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.006026                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35540669                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5003675                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34448966                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268797                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8554432                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5273005                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203455377                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8554432                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37426044                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1016000                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1242331                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32789048                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2788679                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197541973                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          748                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1203838                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       876958                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275261883                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920011468                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920011468                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171202777                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104059044                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41917                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23636                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7881497                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18305833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9705922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189477                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3190487                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183606088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147898268                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       272783                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59667503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181545556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6395                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83816540                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.764548                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897815                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28885332     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18502711     22.08%     56.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11956275     14.26%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8143028      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7623393      9.10%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4065917      4.85%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2995188      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897930      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746766      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83816540                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726721     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149132     14.21%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173655     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123069721     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090187      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16713      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14595731      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8125916      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147898268                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.744797                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1049511                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007096                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    380935365                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243314239                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143755139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148947779                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       503619                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7008382                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2464678                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8554432                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         592104                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98495                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183645912                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1259772                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18305833                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9705922                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23107                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2442872                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145074197                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13742240                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2824066                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21688749                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20321694                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7946509                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.711480                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143793154                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143755139                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92366551                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259379228                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695919                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100264602                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123229516                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60416551                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113247                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75262108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637338                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154985                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28782543     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21736222     28.88%     67.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8003432     10.63%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4584783      6.09%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3825218      5.08%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1888747      2.51%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1870263      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801304      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3769596      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75262108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100264602                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123229516                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18538678                       # Number of memory references committed
system.switch_cpus3.commit.loads             11297445                       # Number of loads committed
system.switch_cpus3.commit.membars              16712                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17674029                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111074672                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2514411                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3769596                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255138579                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375851046                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 948795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100264602                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123229516                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100264602                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845416                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845416                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.182849                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.182849                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652843638                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198555976                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187896391                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33424                       # number of misc regfile writes
system.l2.replacements                          31612                       # number of replacements
system.l2.tagsinuse                      131071.972641                       # Cycle average of tags in use
system.l2.total_refs                          2541346                       # Total number of references to valid blocks.
system.l2.sampled_refs                         162684                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.621364                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         29888.768439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.996974                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3841.730095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.691407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4692.435664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.996769                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5297.211948                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.997062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2452.461382                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          24957.152994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             63.692982                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18584.426824                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          21974.053974                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          19268.356129                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.228033                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.029310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.035800                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.040415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.018711                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.190408                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141788                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.167649                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.147006                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        88099                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44875                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        61754                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        47492                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  242220                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            87674                       # number of Writeback hits
system.l2.Writeback_hits::total                 87674                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        88099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44875                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        61754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        47492                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242220                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        88099                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44875                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        61754                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        47492                       # number of overall hits
system.l2.overall_hits::total                  242220                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7229                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9248                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10249                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4828                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31605                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7229                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9248                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10249                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4835                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31612                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7229                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9248                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10249                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4835                       # number of overall misses
system.l2.overall_misses::total                 31612                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       426406                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    387970988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       640540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    496681316                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       586433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    536545754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       517143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    256745178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1680113758                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       446782                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        446782                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       426406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    387970988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       640540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    496681316                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       586433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    536545754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       517143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    257191960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1680560540                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       426406                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    387970988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       640540                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    496681316                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       586433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    536545754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       517143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    257191960                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1680560540                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95328                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              273825                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        87674                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             87674                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               273832                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              273832                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.075833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.170870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.092278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.115420                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.075833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.170870                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.092400                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.115443                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.075833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.170870                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.092400                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.115443                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42640.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53668.693872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42702.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53706.889706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45110.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52351.034638                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39780.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53178.371582                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53159.745547                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        63826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        63826                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42640.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53668.693872                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42702.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53706.889706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45110.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52351.034638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39780.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53193.786970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53162.107428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42640.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53668.693872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42702.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53706.889706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45110.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52351.034638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39780.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53193.786970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53162.107428                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20299                       # number of writebacks
system.l2.writebacks::total                     20299                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4828                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            31605                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31612                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31612                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       368678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    346187062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       553091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    443014495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       512088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    477164655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       442372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    228657722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1496900163                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       406291                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       406291                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       368678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    346187062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       553091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    443014495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       512088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    477164655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       442372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    229064013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1497306454                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       368678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    346187062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       553091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    443014495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       512088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    477164655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       442372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    229064013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1497306454                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.075833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.170870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.092278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115420                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.075833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.170870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.142341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.092400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.075833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.170870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.142341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.092400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115443                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36867.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47888.651542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36872.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47903.816501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39391.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46557.191433                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34028.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47360.754350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47362.764215                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 58041.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58041.571429                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36867.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47888.651542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36872.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47903.816501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39391.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46557.191433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34028.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47376.217787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47365.128875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36867.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47888.651542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36872.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47903.816501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39391.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46557.191433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34028.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47376.217787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47365.128875                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.996973                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680953                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846692.641818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673292                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673292                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673292                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673292                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673292                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673292                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       473106                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       473106                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       473106                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       473106                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       473106                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       473106                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673302                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47310.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47310.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47310.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47310.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47310.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47310.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       436406                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       436406                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       436406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       436406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       436406                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       436406                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43640.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43640.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43640.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43640.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43640.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43640.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95328                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191909407                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95584                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2007.756602                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495462                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504538                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11645149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11645149                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19354634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19354634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19354634                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19354634                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353574                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353574                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353614                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353614                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353614                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353614                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9289862536                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9289862536                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1790918                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1790918                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9291653454                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9291653454                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9291653454                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9291653454                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11998723                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11998723                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19708248                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19708248                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19708248                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19708248                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029468                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017942                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017942                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017942                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26274.167603                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26274.167603                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44772.950000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44772.950000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26276.260142                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26276.260142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26276.260142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26276.260142                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18619                       # number of writebacks
system.cpu0.dcache.writebacks::total            18619                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258246                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258246                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258286                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258286                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258286                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258286                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95328                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95328                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1322088182                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1322088182                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1322088182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1322088182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1322088182                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1322088182                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004837                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004837                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004837                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004837                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13868.833732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13868.833732                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13868.833732                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13868.833732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13868.833732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13868.833732                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993913                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929546700                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715030.811808                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993913                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18080710                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18080710                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18080710                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18080710                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18080710                       # number of overall hits
system.cpu1.icache.overall_hits::total       18080710                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       774158                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       774158                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       774158                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       774158                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       774158                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       774158                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18080726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18080726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18080726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18080726                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18080726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18080726                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48384.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48384.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48384.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48384.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48384.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48384.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       694224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       694224                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       694224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       694224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       694224                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       694224                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46281.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46281.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46281.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46281.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46281.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46281.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54123                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232418673                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54379                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4274.051987                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.341240                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.658760                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829458                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170542                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22687472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22687472                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4740304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4740304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10851                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10851                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10842                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10842                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27427776                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27427776                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27427776                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27427776                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154145                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154145                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154145                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154145                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5374560062                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5374560062                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5374560062                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5374560062                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5374560062                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5374560062                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22841617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22841617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4740304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4740304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27581921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27581921                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27581921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27581921                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006748                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006748                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005589                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005589                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005589                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005589                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34866.911428                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34866.911428                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34866.911428                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34866.911428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34866.911428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34866.911428                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17746                       # number of writebacks
system.cpu1.dcache.writebacks::total            17746                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100022                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100022                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100022                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100022                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100022                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100022                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54123                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54123                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54123                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54123                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54123                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54123                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    896092555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    896092555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    896092555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    896092555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    896092555                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    896092555                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16556.594331                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16556.594331                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16556.594331                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16556.594331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16556.594331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16556.594331                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996767                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020205395                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056865.715726                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996767                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15124640                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15124640                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15124640                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15124640                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15124640                       # number of overall hits
system.cpu2.icache.overall_hits::total       15124640                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       804508                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       804508                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       804508                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       804508                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       804508                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       804508                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15124657                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15124657                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15124657                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15124657                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15124657                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15124657                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        47324                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        47324                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        47324                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        47324                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        47324                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        47324                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       615998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       615998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       615998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       615998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       615998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       615998                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47384.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47384.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47384.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47384.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47384.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47384.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72003                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181155842                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72259                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2507.034999                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.710027                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.289973                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901211                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098789                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10462118                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10462118                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6921914                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6921914                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21882                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21882                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16368                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16368                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17384032                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17384032                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17384032                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17384032                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155475                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155475                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       155475                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155475                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       155475                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155475                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4457608172                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4457608172                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4457608172                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4457608172                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4457608172                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4457608172                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10617593                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10617593                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6921914                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6921914                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17539507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17539507                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17539507                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17539507                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014643                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014643                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008864                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008864                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008864                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008864                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28670.899965                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28670.899965                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28670.899965                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28670.899965                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28670.899965                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28670.899965                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25452                       # number of writebacks
system.cpu2.dcache.writebacks::total            25452                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83472                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83472                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83472                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83472                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83472                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83472                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72003                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72003                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72003                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1139980862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1139980862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1139980862                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1139980862                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1139980862                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1139980862                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15832.407844                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15832.407844                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15832.407844                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15832.407844                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15832.407844                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15832.407844                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997059                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020041742                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056535.770161                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997059                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16818321                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16818321                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16818321                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16818321                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16818321                       # number of overall hits
system.cpu3.icache.overall_hits::total       16818321                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       686472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       686472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       686472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       686472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       686472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       686472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16818337                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16818337                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16818337                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16818337                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16818337                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16818337                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 42904.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42904.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 42904.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42904.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 42904.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42904.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       539048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       539048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       539048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       539048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       539048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       539048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41465.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41465.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 41465.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41465.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 41465.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41465.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52327                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174158658                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52583                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3312.071544                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.215744                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.784256                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910999                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089001                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10451430                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10451430                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7203720                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7203720                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17635                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17635                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16712                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16712                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17655150                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17655150                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17655150                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17655150                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133626                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133626                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3079                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3079                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136705                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136705                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136705                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136705                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3802215014                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3802215014                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    182069084                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    182069084                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3984284098                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3984284098                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3984284098                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3984284098                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10585056                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10585056                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7206799                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7206799                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17791855                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17791855                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17791855                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17791855                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012624                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012624                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000427                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000427                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007684                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28454.155733                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28454.155733                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59132.537837                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59132.537837                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29145.123426                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29145.123426                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29145.123426                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29145.123426                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       497647                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 31102.937500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25857                       # number of writebacks
system.cpu3.dcache.writebacks::total            25857                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81306                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81306                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3072                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3072                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84378                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84378                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84378                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84378                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52320                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52327                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52327                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    729860424                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    729860424                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       486309                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       486309                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    730346733                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    730346733                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    730346733                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    730346733                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13949.931651                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13949.931651                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69472.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69472.714286                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13957.359164                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13957.359164                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13957.359164                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13957.359164                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
