m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Eandgate_tb
Z1 w1521235380
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z5 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd
Z6 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd
l0
L4
VWf8m9LQbj3MHmn7?@DJH:3
!s100 LPN[NIo[IQd=bRQG@c3dS2
Z7 OV;C;10.1d;51
31
!i10b 1
Z8 !s108 1521753475.744000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd|
Z10 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
Abehaviour
R2
R3
DEx4 work 10 andgate_tb 0 22 Wf8m9LQbj3MHmn7?@DJH:3
l20
L7
VfTk]da]ZN]]QY112GiQBb2
!s100 2?d=;6f[zBC2XgnR@HAPj2
R7
31
!i10b 1
R8
R9
R10
R11
R12
Edecoder16bits
R1
R2
R3
R4
Z13 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
Z14 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd
l0
L4
VDm;ZKSb?^>[SZ2n<P`Bk;0
R7
31
Z15 !s108 1521753474.405000
Z16 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
Z17 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd|
R11
R12
!s100 PiAgYhL]^SXlAeC3Fd6AX1
!i10b 1
Abehavioural
R2
R3
DEx4 work 13 decoder16bits 0 22 Dm;ZKSb?^>[SZ2n<P`Bk;0
l14
L13
V5zk@36;:kbD=H5Xc;VQ8]2
R7
31
R15
R16
R17
R11
R12
!s100 6?IMLMG5:h3SjUZ1:kK>`1
!i10b 1
Eselectandencodelogic
Z18 w1521750532
R2
R3
R4
Z19 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
Z20 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd
l0
L4
VBz9:MRAc;fn3MKX3LE?:k2
R7
31
Z21 !s108 1521753474.071000
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
Z23 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd|
R11
R12
!s100 b4WAeoEzz=gi?BFk0^z1b3
!i10b 1
Abehaviour
R2
R3
DEx4 work 20 selectandencodelogic 0 22 Bz9:MRAc;fn3MKX3LE?:k2
l49
L15
VnRo73<RUiPYF<PO<Y<BDb0
R7
31
R21
R22
R23
R11
R12
!s100 <>`8cH_>o[MDZk`GWSB5W3
!i10b 1
Eselectandencodesubcomponent1
Z24 w1521747084
R2
R3
R4
Z25 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
Z26 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd
l0
L4
V@meZ3@07mjR[P8:C2;g;93
R7
31
Z27 !s108 1521753474.650000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
Z29 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd|
R11
R12
!s100 fRKOaL5?bKAVckm?^`Y:@1
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent1 0 22 @meZ3@07mjR[P8:C2;g;93
l13
L12
V;Lzc=WcLWUzVGL`]W^oUi2
R7
31
R27
R28
R29
R11
R12
!s100 oe83jXC_?ZWzL;8a5gEHD3
!i10b 1
Eselectandencodesubcomponent2
Z30 w1521750522
R2
R3
R4
Z31 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
Z32 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd
l0
L4
VJiNOceB8O=7;Pc_n2X0DD1
R7
31
Z33 !s108 1521753474.907000
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
Z35 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd|
R11
R12
!s100 3;_?bBUU?lAz7NHoR_KJI2
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent2 0 22 JiNOceB8O=7;Pc_n2X0DD1
l14
L13
VdYTFK105IC_ga82eLUJ<92
R7
31
R33
R34
R35
R11
R12
!s100 m?;dcoUeVkUKh0Al>QX=j0
!i10b 1
Eselectandencodesubcomponent3
Z36 w1521750238
R2
R3
R4
Z37 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
Z38 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd
l0
L5
V]aWaeFXgX=<WB:`eOE7eH3
R7
31
Z39 !s108 1521753475.221000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd|
Z41 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd|
R11
R12
!s100 K8FNGRlDXjCjFed]g=LMA0
!i10b 1
Abehaviour
R2
R3
DEx4 work 28 selectandencodesubcomponent3 0 22 ]aWaeFXgX=<WB:`eOE7eH3
l14
L12
VjjoBo@[n?RZaWM:kj4gQZ1
R7
31
R39
R40
R41
R11
R12
!s100 [lDn=UYVZz=^lYO_3G0Ym3
!i10b 1
