--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf
-ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
BtnSwitch<0> |    8.758(R)|   -0.278(R)|clk_BUFGP         |   0.000|
BtnSwitch<1> |    5.614(R)|   -2.186(R)|clk_BUFGP         |   0.000|
BtnSwitch<2> |    6.727(R)|   -1.770(R)|clk_BUFGP         |   0.000|
BtnSwitch<3> |    3.247(R)|    0.331(R)|clk_BUFGP         |   0.000|
SideSwitch<0>|    4.668(F)|   -2.274(F)|clk_BUFGP         |   0.000|
SideSwitch<1>|    6.059(F)|   -2.190(F)|clk_BUFGP         |   0.000|
SideSwitch<2>|    6.865(F)|   -2.629(F)|clk_BUFGP         |   0.000|
SideSwitch<3>|    5.547(F)|   -2.173(F)|clk_BUFGP         |   0.000|
SideSwitch<4>|    5.669(F)|   -2.139(F)|clk_BUFGP         |   0.000|
SideSwitch<5>|    6.221(F)|   -2.345(F)|clk_BUFGP         |   0.000|
SideSwitch<6>|    6.938(F)|   -2.794(F)|clk_BUFGP         |   0.000|
SideSwitch<7>|    7.290(F)|   -4.338(F)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   10.571(R)|clk_BUFGP         |   0.000|
Led<1>      |   10.571(R)|clk_BUFGP         |   0.000|
Led<2>      |   10.817(R)|clk_BUFGP         |   0.000|
Led<3>      |   11.063(R)|clk_BUFGP         |   0.000|
Led<4>      |   12.835(R)|clk_BUFGP         |   0.000|
Led<5>      |   13.343(R)|clk_BUFGP         |   0.000|
Led<6>      |   10.492(R)|clk_BUFGP         |   0.000|
Led<7>      |   10.836(R)|clk_BUFGP         |   0.000|
MemAdr<1>   |   11.699(R)|clk_BUFGP         |   0.000|
            |    9.911(F)|clk_BUFGP         |   0.000|
MemAdr<2>   |   12.315(R)|clk_BUFGP         |   0.000|
            |    9.380(F)|clk_BUFGP         |   0.000|
MemAdr<3>   |   12.094(R)|clk_BUFGP         |   0.000|
            |    9.108(F)|clk_BUFGP         |   0.000|
MemAdr<4>   |   12.291(R)|clk_BUFGP         |   0.000|
            |    9.092(F)|clk_BUFGP         |   0.000|
MemAdr<5>   |   13.037(R)|clk_BUFGP         |   0.000|
            |    9.376(F)|clk_BUFGP         |   0.000|
MemAdr<6>   |   11.891(R)|clk_BUFGP         |   0.000|
            |    8.643(F)|clk_BUFGP         |   0.000|
MemAdr<7>   |   12.390(R)|clk_BUFGP         |   0.000|
            |   10.313(F)|clk_BUFGP         |   0.000|
MemAdr<8>   |   11.066(R)|clk_BUFGP         |   0.000|
            |    9.999(F)|clk_BUFGP         |   0.000|
MemAdr<9>   |   11.134(R)|clk_BUFGP         |   0.000|
            |   10.455(F)|clk_BUFGP         |   0.000|
MemAdr<10>  |   10.688(R)|clk_BUFGP         |   0.000|
            |   10.326(F)|clk_BUFGP         |   0.000|
MemAdr<11>  |   12.741(R)|clk_BUFGP         |   0.000|
            |    9.971(F)|clk_BUFGP         |   0.000|
MemAdr<12>  |   11.391(R)|clk_BUFGP         |   0.000|
            |   10.019(F)|clk_BUFGP         |   0.000|
MemAdr<13>  |   11.728(R)|clk_BUFGP         |   0.000|
            |   10.522(F)|clk_BUFGP         |   0.000|
MemAdr<14>  |   11.655(R)|clk_BUFGP         |   0.000|
            |   10.186(F)|clk_BUFGP         |   0.000|
MemAdr<15>  |   12.227(R)|clk_BUFGP         |   0.000|
            |   10.709(F)|clk_BUFGP         |   0.000|
MemAdr<16>  |   12.388(R)|clk_BUFGP         |   0.000|
            |   11.326(F)|clk_BUFGP         |   0.000|
MemAdr<17>  |   11.206(R)|clk_BUFGP         |   0.000|
            |   10.511(F)|clk_BUFGP         |   0.000|
MemAdr<18>  |   11.765(R)|clk_BUFGP         |   0.000|
            |   11.284(F)|clk_BUFGP         |   0.000|
MemAdr<19>  |   12.451(R)|clk_BUFGP         |   0.000|
            |   11.334(F)|clk_BUFGP         |   0.000|
MemAdr<20>  |   12.411(R)|clk_BUFGP         |   0.000|
            |   11.105(F)|clk_BUFGP         |   0.000|
MemAdr<21>  |   11.220(R)|clk_BUFGP         |   0.000|
            |    9.959(F)|clk_BUFGP         |   0.000|
MemAdr<22>  |   11.043(R)|clk_BUFGP         |   0.000|
            |   10.544(F)|clk_BUFGP         |   0.000|
MemAdr<23>  |   12.205(R)|clk_BUFGP         |   0.000|
            |    9.524(F)|clk_BUFGP         |   0.000|
MemDB<0>    |   12.006(R)|clk_BUFGP         |   0.000|
            |   10.705(F)|clk_BUFGP         |   0.000|
MemDB<1>    |   12.506(R)|clk_BUFGP         |   0.000|
            |   11.205(F)|clk_BUFGP         |   0.000|
MemDB<2>    |   12.514(R)|clk_BUFGP         |   0.000|
            |   11.213(F)|clk_BUFGP         |   0.000|
MemDB<3>    |   12.762(R)|clk_BUFGP         |   0.000|
            |   11.461(F)|clk_BUFGP         |   0.000|
MemDB<4>    |   13.534(R)|clk_BUFGP         |   0.000|
            |   12.233(F)|clk_BUFGP         |   0.000|
MemDB<5>    |   14.049(R)|clk_BUFGP         |   0.000|
            |   12.748(F)|clk_BUFGP         |   0.000|
MemDB<6>    |   13.796(R)|clk_BUFGP         |   0.000|
            |   12.495(F)|clk_BUFGP         |   0.000|
MemDB<7>    |   15.077(R)|clk_BUFGP         |   0.000|
            |   13.776(F)|clk_BUFGP         |   0.000|
MemDB<8>    |   12.255(R)|clk_BUFGP         |   0.000|
            |   10.954(F)|clk_BUFGP         |   0.000|
MemDB<9>    |   12.762(R)|clk_BUFGP         |   0.000|
            |   11.461(F)|clk_BUFGP         |   0.000|
MemDB<10>   |   13.017(R)|clk_BUFGP         |   0.000|
            |   11.716(F)|clk_BUFGP         |   0.000|
MemDB<11>   |   13.274(R)|clk_BUFGP         |   0.000|
            |   11.973(F)|clk_BUFGP         |   0.000|
MemDB<12>   |   12.246(R)|clk_BUFGP         |   0.000|
            |   10.945(F)|clk_BUFGP         |   0.000|
MemDB<13>   |   13.827(R)|clk_BUFGP         |   0.000|
            |   12.526(F)|clk_BUFGP         |   0.000|
MemDB<14>   |   14.823(R)|clk_BUFGP         |   0.000|
            |   13.522(F)|clk_BUFGP         |   0.000|
MemDB<15>   |   15.331(R)|clk_BUFGP         |   0.000|
            |   14.030(F)|clk_BUFGP         |   0.000|
MemOE       |   13.829(R)|clk_BUFGP         |   0.000|
            |   10.631(F)|clk_BUFGP         |   0.000|
MemWR       |   16.988(R)|clk_BUFGP         |   0.000|
            |   15.687(F)|clk_BUFGP         |   0.000|
RamCE       |   14.736(R)|clk_BUFGP         |   0.000|
            |   11.103(F)|clk_BUFGP         |   0.000|
RamLB       |   11.396(R)|clk_BUFGP         |   0.000|
            |   10.946(F)|clk_BUFGP         |   0.000|
RamUB       |   11.063(R)|clk_BUFGP         |   0.000|
            |   11.036(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.267|    4.298|    6.165|    6.368|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SideSwitch<7>  |Seg_DP         |   11.335|
---------------+---------------+---------+


Analysis completed Fri May 29 14:35:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



