Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun May 21 23:29:52 2023
| Host         : alejandro-Modern-15-A5M running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.249        0.000                      0                57480        0.055        0.000                      0                57480        0.264        0.000                       0                 20324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 20.000}       40.000          25.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.649        0.000                      0                    7        0.235        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.469        0.000                      0                 8723        0.059        0.000                      0                 8723        3.000        0.000                       0                  3189  
    clk_core                 0.249        0.000                      0                32446        0.055        0.000                      0                32446       18.750        0.000                       0                 16915  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.662        0.000                      0                   31        0.169        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   97.779        0.000                      0                   81        0.120        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.906        0.000                      0                    1        0.265        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             3.693        0.000                      0                  155        0.814        0.000                      0                  155  
clkout1       clk_core            5.136        0.000                      0                   91        0.070        0.000                      0                   91  
tck_dtmcs     clk_core           11.737        0.000                      0                    2        3.069        0.000                      0                    2  
clk_core      tck_dtmcs           8.369        0.000                      0                   32        2.451        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                19.266        0.000                      0                15829        0.173        0.000                      0                15829  
**async_default**  clkout1            clkout1                  1.558        0.000                      0                  326        1.896        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.166%)  route 0.771ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.771     6.534    ddr2/ldc/subfragments_reset0
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.067    15.183    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.737%)  route 0.663ns (59.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.663     6.427    ddr2/ldc/subfragments_reset3
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.278    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.047    15.203    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.920%)  route 0.658ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.658     6.422    ddr2/ldc/subfragments_reset2
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.061    15.211    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.382     6.109    ddr2/ldc/subfragments_reset4
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.256    15.016    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.284    ddr2/ldc/subfragments_reset1
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.081    15.191    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.173%)  route 0.491ns (51.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.491     6.254    ddr2/ldc/subfragments_reset6
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.584    15.006    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.067    15.179    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.521     6.284    ddr2/ldc/subfragments_reset5
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.061    15.211    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.258%)  route 0.178ns (55.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.178     1.833    ddr2/ldc/subfragments_reset6
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.070     1.598    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.119     1.762    ddr2/ldc/subfragments_reset4
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.012     1.526    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.172     1.828    ddr2/ldc/subfragments_reset5
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.070     1.584    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.826    ddr2/ldc/subfragments_reset1
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.066     1.580    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.787%)  route 0.332ns (70.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.332     1.988    ddr2/ldc/subfragments_reset3
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.504     1.527    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.075     1.602    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.329     1.985    ddr2/ldc/subfragments_reset2
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.070     1.584    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.651%)  route 0.369ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.369     2.024    ddr2/ldc/subfragments_reset0
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.504     1.527    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.070     1.597    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y137    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y137    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y137    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y136    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y136    ddr2/ldc/FD_7/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_6/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_3/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_4/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_5/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_6/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.820ns
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     9.352    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.456     9.808 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     9.997    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    10.820    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.532    11.352    
                         clock uncertainty           -0.053    11.299    
    SLICE_X83Y66         FDPE (Setup_fdpe_C_D)       -0.047    11.252    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.721     9.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.419     9.772 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.669    ddr2/ldc/reset_counter[1]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.299    10.968 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587    11.555    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.532    14.353    
                         clock uncertainty           -0.053    14.300    
    SLICE_X87Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.095    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.721     9.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.419     9.772 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.669    ddr2/ldc/reset_counter[1]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.299    10.968 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587    11.555    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.532    14.353    
                         clock uncertainty           -0.053    14.300    
    SLICE_X87Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.095    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.721     9.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.419     9.772 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.669    ddr2/ldc/reset_counter[1]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.299    10.968 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587    11.555    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.532    14.353    
                         clock uncertainty           -0.053    14.300    
    SLICE_X87Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.095    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.721     9.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.419     9.772 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897    10.669    ddr2/ldc/reset_counter[1]
    SLICE_X87Y67         LUT4 (Prop_lut4_I0_O)        0.299    10.968 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587    11.555    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.532    14.353    
                         clock uncertainty           -0.053    14.300    
    SLICE_X87Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.095    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.718ns (39.685%)  route 1.091ns (60.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     9.352    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           1.091    10.862    ddr2/ldc/iodelay_rst
    SLICE_X88Y67         LUT6 (Prop_lut6_I5_O)        0.299    11.161 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.161    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X88Y67         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.053    14.260    
    SLICE_X88Y67         FDRE (Setup_fdre_C_D)        0.077    14.337    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.580ns (32.642%)  route 1.197ns (67.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.721     9.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.456     9.809 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.197    11.005    ddr2/ldc/reset_counter[0]
    SLICE_X87Y67         LUT1 (Prop_lut1_I0_O)        0.124    11.129 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.129    ddr2/ldc/reset_counter0[0]
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.532    14.353    
                         clock uncertainty           -0.053    14.300    
    SLICE_X87Y67         FDSE (Setup_fdse_C_D)        0.029    14.329    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.606ns (33.614%)  route 1.197ns (66.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.721     9.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.456     9.809 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.197    11.005    ddr2/ldc/reset_counter[0]
    SLICE_X87Y67         LUT2 (Prop_lut2_I0_O)        0.150    11.155 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.155    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.532    14.353    
                         clock uncertainty           -0.053    14.300    
    SLICE_X87Y67         FDSE (Setup_fdse_C_D)        0.075    14.375    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.733%)  route 0.497ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     9.352    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.497    10.268    ddr2/ldc/iodelay_rst
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.053    14.260    
    SLICE_X87Y67         FDSE (Setup_fdse_C_S)       -0.604    13.656    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.733%)  route 0.497ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 13.821 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     9.352    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.497    10.268    ddr2/ldc/iodelay_rst
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601    13.821    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.053    14.260    
    SLICE_X87Y67         FDSE (Setup_fdse_C_S)       -0.604    13.656    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  3.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.141     3.027 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.083    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.848     2.886    
    SLICE_X83Y66         FDPE (Hold_fdpe_C_D)         0.075     2.961    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.141     3.027 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.154     3.182    ddr2/ldc/reset_counter[2]
    SLICE_X88Y67         LUT6 (Prop_lut6_I2_O)        0.045     3.227 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.227    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X88Y67         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.834     2.900    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.120     3.020    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.141     3.027 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     3.210    ddr2/ldc/reset_counter[0]
    SLICE_X87Y67         LUT4 (Prop_lut4_I1_O)        0.043     3.253 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.253    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.848     2.886    
    SLICE_X87Y67         FDSE (Hold_fdse_C_D)         0.107     2.993    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.141     3.027 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     3.210    ddr2/ldc/reset_counter[0]
    SLICE_X87Y67         LUT3 (Prop_lut3_I1_O)        0.045     3.255 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.255    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.848     2.886    
    SLICE_X87Y67         FDSE (Hold_fdse_C_D)         0.092     2.978    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.355%)  route 0.189ns (59.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.189     3.204    ddr2/ldc/iodelay_rst
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.812     2.922    
    SLICE_X87Y67         FDSE (Hold_fdse_C_S)        -0.072     2.850    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.355%)  route 0.189ns (59.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.189     3.204    ddr2/ldc/iodelay_rst
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.812     2.922    
    SLICE_X87Y67         FDSE (Hold_fdse_C_S)        -0.072     2.850    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.355%)  route 0.189ns (59.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.189     3.204    ddr2/ldc/iodelay_rst
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.812     2.922    
    SLICE_X87Y67         FDSE (Hold_fdse_C_S)        -0.072     2.850    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.355%)  route 0.189ns (59.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X83Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.189     3.204    ddr2/ldc/iodelay_rst
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.812     2.922    
    SLICE_X87Y67         FDSE (Hold_fdse_C_S)        -0.072     2.850    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.128     3.014 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     3.336    ddr2/ldc/reset_counter[1]
    SLICE_X87Y67         LUT2 (Prop_lut2_I1_O)        0.098     3.434 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.434    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.848     2.886    
    SLICE_X87Y67         FDSE (Hold_fdse_C_D)         0.107     2.993    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.628%)  route 0.304ns (57.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     2.886    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDSE (Prop_fdse_C_Q)         0.128     3.014 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.130    ddr2/ldc/reset_counter[3]
    SLICE_X87Y67         LUT4 (Prop_lut4_I3_O)        0.098     3.228 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     3.416    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     3.735    ddr2/ldc/iodelay_clk
    SLICE_X87Y67         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.848     2.886    
    SLICE_X87Y67         FDSE (Hold_fdse_C_CE)       -0.039     2.847    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.569    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X83Y66     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X83Y66     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y67     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y66     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y66     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y66     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y66     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y67     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y66     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y66     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB_D1/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC_D1/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMS32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMS32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.035ns (23.234%)  route 6.724ns (76.766%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.934ns = ( 18.934 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.832    18.173    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WE
    SLICE_X74Y32         RAMS32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    18.934    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/WCLK
    SLICE_X74Y32         RAMS32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD_D1/CLK
                         clock pessimism              0.500    19.435    
                         clock uncertainty           -0.057    19.378    
    SLICE_X74Y32         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    18.642    ddr2/ldc/data_mem_grain7_reg_0_1_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 2.035ns (23.365%)  route 6.675ns (76.635%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.783    18.124    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/WE
    SLICE_X74Y29         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712    18.931    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/WCLK
    SLICE_X74Y29         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.500    19.432    
                         clock uncertainty           -0.057    19.375    
    SLICE_X74Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.639    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 2.035ns (23.365%)  route 6.675ns (76.635%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.783     9.415    ddr2/ldc/FD_7_0
    SLICE_X53Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     9.834 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/Q
                         net (fo=8, routed)           0.855    10.688    ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.299    10.987 f  ddr2/ldc/sdram_bankmachine7_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.814    11.801    ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_valid
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.925 f  ddr2/ldc/storage_2_reg_0_15_0_5_i_39/O
                         net (fo=3, routed)           0.605    12.531    ddr2/ldc/storage_2_reg_0_15_0_5_i_39_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.655 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_13/O
                         net (fo=6, routed)           0.651    13.305    ddr2/ldc/storage_3_reg_0_15_0_5_i_13_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.117    13.422 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.613    14.035    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.377    14.412 r  ddr2/ldc/subfragments_state[1]_i_11/O
                         net (fo=2, routed)           0.610    15.022    ddr2/ldc/subfragments_state[1]_i_11_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.331    15.353 r  ddr2/ldc/subfragments_state[0]_i_6/O
                         net (fo=4, routed)           0.335    15.689    ddr2/ldc/subfragments_state[0]_i_6_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.813 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_9/O
                         net (fo=72, routed)          1.408    17.221    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X73Y25         LUT5 (Prop_lut5_I4_O)        0.120    17.341 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          0.783    18.124    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/WE
    SLICE_X74Y29         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712    18.931    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/WCLK
    SLICE_X74Y29         RAMD32                                       r  ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.500    19.432    
                         clock uncertainty           -0.057    19.375    
    SLICE_X74Y29         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.736    18.639    ddr2/ldc/data_mem_grain7_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  0.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    ddr2/ldc/FD_7_0
    SLICE_X55Y22         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.047 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.288    ddr2/ldc/storage_7_reg_0_15_6_11/ADDRD0
    SLICE_X54Y22         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.889     3.755    ddr2/ldc/storage_7_reg_0_15_6_11/WCLK
    SLICE_X54Y22         RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.836     2.919    
    SLICE_X54Y22         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.229    ddr2/ldc/storage_7_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.595%)  route 0.279ns (66.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X65Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.279     3.335    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X62Y17         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.899     3.765    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X62Y17         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.816     2.949    
    SLICE_X62Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.259    ddr2/ldc/storage_8_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.595%)  route 0.279ns (66.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X65Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.279     3.335    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X62Y17         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.899     3.765    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X62Y17         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.816     2.949    
    SLICE_X62Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.259    ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4     ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y25    ddr2/ldc/storage_5_reg_0_15_18_21/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_3_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.702ns  (logic 13.460ns (33.903%)  route 26.242ns (66.097%))
  Logic Levels:           66  (CARRY4=29 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.047ns = ( 52.047 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.577 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/O[3]
                         net (fo=1, routed)           0.786    51.363    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[0]
    SLICE_X40Y128        LUT4 (Prop_lut4_I2_O)        0.306    51.669 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[23]_i_4__5/O
                         net (fo=1, routed)           0.490    52.159    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][0]
    SLICE_X40Y128        LUT6 (Prop_lut6_I5_O)        0.124    52.283 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[23]_i_2__21/O
                         net (fo=1, routed)           0.000    52.283    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][1]
    SLICE_X40Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    52.495 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    52.495    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[23]
    SLICE_X40Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.493    52.047    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X40Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.701    52.748    
                         clock uncertainty           -0.068    52.680    
    SLICE_X40Y128        FDCE (Setup_fdce_C_D)        0.064    52.744    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         52.744    
                         arrival time                         -52.495    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.646ns  (logic 13.571ns (34.231%)  route 26.075ns (65.769%))
  Logic Levels:           67  (CARRY4=30 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.045ns = ( 52.045 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.691 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/O[3]
                         net (fo=1, routed)           0.805    51.496    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[4]
    SLICE_X43Y129        LUT4 (Prop_lut4_I2_O)        0.306    51.802 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[27]_i_4__5/O
                         net (fo=1, routed)           0.303    52.106    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][4]
    SLICE_X42Y130        LUT6 (Prop_lut6_I5_O)        0.124    52.230 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[27]_i_2__21/O
                         net (fo=1, routed)           0.000    52.230    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][5]
    SLICE_X42Y130        MUXF7 (Prop_muxf7_I0_O)      0.209    52.439 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    52.439    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[27]
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.491    52.045    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.701    52.746    
                         clock uncertainty           -0.068    52.678    
    SLICE_X42Y130        FDCE (Setup_fdce_C_D)        0.113    52.791    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         52.791    
                         arrival time                         -52.439    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.475ns  (logic 13.621ns (34.506%)  route 25.854ns (65.494%))
  Logic Levels:           67  (CARRY4=30 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.045ns = ( 52.045 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.712 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/O[1]
                         net (fo=1, routed)           0.575    51.288    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[2]
    SLICE_X43Y129        LUT4 (Prop_lut4_I2_O)        0.303    51.591 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[25]_i_4__6/O
                         net (fo=1, routed)           0.312    51.903    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][2]
    SLICE_X42Y130        LUT6 (Prop_lut6_I5_O)        0.124    52.027 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[25]_i_2__21/O
                         net (fo=1, routed)           0.000    52.027    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][3]
    SLICE_X42Y130        MUXF7 (Prop_muxf7_I0_O)      0.241    52.268 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    52.268    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[25]
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.491    52.045    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.701    52.746    
                         clock uncertainty           -0.068    52.678    
    SLICE_X42Y130        FDCE (Setup_fdce_C_D)        0.113    52.791    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         52.791    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.358ns  (logic 13.502ns (34.306%)  route 25.856ns (65.694%))
  Logic Levels:           67  (CARRY4=30 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.048ns = ( 52.048 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.600 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/O[0]
                         net (fo=1, routed)           0.587    51.187    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[1]
    SLICE_X43Y129        LUT4 (Prop_lut4_I2_O)        0.299    51.486 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[24]_i_4__6/O
                         net (fo=1, routed)           0.303    51.789    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][1]
    SLICE_X41Y129        LUT6 (Prop_lut6_I5_O)        0.124    51.913 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[24]_i_2__19/O
                         net (fo=1, routed)           0.000    51.913    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X41Y129        MUXF7 (Prop_muxf7_I0_O)      0.238    52.151 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    52.151    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[24]
    SLICE_X41Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.494    52.048    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism              0.701    52.749    
                         clock uncertainty           -0.068    52.681    
    SLICE_X41Y129        FDCE (Setup_fdce_C_D)        0.064    52.745    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -52.151    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.325ns  (logic 13.706ns (34.854%)  route 25.619ns (65.146%))
  Logic Levels:           68  (CARRY4=31 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.045ns = ( 52.045 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.492 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.492    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.826 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[30]_i_9__0/O[1]
                         net (fo=1, routed)           0.313    51.139    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[6]
    SLICE_X43Y131        LUT4 (Prop_lut4_I2_O)        0.303    51.442 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[29]_i_4__5/O
                         net (fo=1, routed)           0.340    51.781    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][6]
    SLICE_X43Y130        LUT6 (Prop_lut6_I5_O)        0.124    51.905 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[29]_i_2__20/O
                         net (fo=1, routed)           0.000    51.905    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][7]
    SLICE_X43Y130        MUXF7 (Prop_muxf7_I0_O)      0.212    52.117 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    52.117    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[29]
    SLICE_X43Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.491    52.045    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism              0.701    52.746    
                         clock uncertainty           -0.068    52.678    
    SLICE_X43Y130        FDCE (Setup_fdce_C_D)        0.064    52.742    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         52.742    
                         arrival time                         -52.117    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.260ns  (logic 13.590ns (34.615%)  route 25.670ns (65.385%))
  Logic Levels:           68  (CARRY4=31 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.045ns = ( 52.045 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.492 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.492    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.714 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[30]_i_9__0/O[0]
                         net (fo=1, routed)           0.299    51.013    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[5]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.299    51.312 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[28]_i_4__6/O
                         net (fo=1, routed)           0.405    51.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][5]
    SLICE_X45Y130        LUT6 (Prop_lut6_I5_O)        0.124    51.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[28]_i_2__19/O
                         net (fo=1, routed)           0.000    51.841    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][6]
    SLICE_X45Y130        MUXF7 (Prop_muxf7_I0_O)      0.212    52.053 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    52.053    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[28]
    SLICE_X45Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.491    52.045    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X45Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism              0.701    52.746    
                         clock uncertainty           -0.068    52.678    
    SLICE_X45Y130        FDCE (Setup_fdce_C_D)        0.064    52.742    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         52.742    
                         arrival time                         -52.053    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.168ns  (logic 13.610ns (34.748%)  route 25.558ns (65.252%))
  Logic Levels:           68  (CARRY4=31 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.048ns = ( 52.048 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.492 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.492    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.731 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[30]_i_9__0/O[2]
                         net (fo=1, routed)           0.292    51.023    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[7]
    SLICE_X43Y130        LUT4 (Prop_lut4_I2_O)        0.302    51.325 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[30]_i_5__8/O
                         net (fo=1, routed)           0.300    51.625    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][7]
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.124    51.749 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[30]_i_2__24/O
                         net (fo=1, routed)           0.000    51.749    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][8]
    SLICE_X41Y130        MUXF7 (Prop_muxf7_I0_O)      0.212    51.961 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    51.961    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[30]
    SLICE_X41Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.494    52.048    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.701    52.749    
                         clock uncertainty           -0.068    52.681    
    SLICE_X41Y130        FDCE (Setup_fdce_C_D)        0.064    52.745    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -51.961    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.164ns  (logic 13.496ns (34.460%)  route 25.668ns (65.540%))
  Logic Levels:           67  (CARRY4=30 LUT1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.048ns = ( 52.048 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    50.378    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.617 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[27]_i_5/O[2]
                         net (fo=1, routed)           0.403    51.020    swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/rounded_abs[3]
    SLICE_X43Y129        LUT4 (Prop_lut4_I2_O)        0.302    51.322 r  swervolf/swerv_eh1/swerv/exu/fp_e1/in_valid_fp/dout[26]_i_4__5/O
                         net (fo=1, routed)           0.299    51.621    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/opgrp_outputs[0][result][3]
    SLICE_X41Y129        LUT6 (Prop_lut6_I5_O)        0.124    51.745 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/dout[26]_i_2__21/O
                         net (fo=1, routed)           0.000    51.745    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][4]
    SLICE_X41Y129        MUXF7 (Prop_muxf7_I0_O)      0.212    51.957 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    51.957    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[26]
    SLICE_X41Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.494    52.048    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[26]/C
                         clock pessimism              0.701    52.749    
                         clock uncertainty           -0.068    52.681    
    SLICE_X41Y129        FDCE (Setup_fdce_C_D)        0.064    52.745    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -51.957    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        38.594ns  (logic 13.142ns (34.052%)  route 25.452ns (65.948%))
  Logic Levels:           64  (CARRY4=29 LUT1=1 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=18)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.044ns = ( 52.044 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.598 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/O[1]
                         net (fo=1, routed)           0.486    51.084    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/rounded_abs[21]
    SLICE_X43Y128        LUT6 (Prop_lut6_I4_O)        0.303    51.387 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout[21]_i_1__80/O
                         net (fo=1, routed)           0.000    51.387    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[21]
    SLICE_X43Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.490    52.044    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y128        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[21]/C
                         clock pessimism              0.701    52.745    
                         clock uncertainty           -0.068    52.677    
    SLICE_X43Y128        FDCE (Setup_fdce_C_D)        0.029    52.706    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         52.706    
                         arrival time                         -51.387    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        38.658ns  (logic 13.255ns (34.288%)  route 25.403ns (65.712%))
  Logic Levels:           65  (CARRY4=29 LUT1=1 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.042ns = ( 52.042 - 40.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.616    12.793    swervolf/swerv_eh1/swerv/exu/fp_e1/clk_core_BUFG
    SLICE_X44Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.419    13.212 r  swervolf/swerv_eh1/swerv/exu/fp_e1/operands_i_reg[1][16]/Q
                         net (fo=9, routed)           0.842    14.054    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/operand_a_smaller0_inferred__0/i__carry__2[16]
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.299    14.353 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20/O
                         net (fo=1, routed)           0.552    14.906    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_20_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.124    15.030 f  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/exponent_product0_carry_i_16/O
                         net (fo=4, routed)           0.470    15.499    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[22]_i_12__3
    SLICE_X42Y117        LUT3 (Prop_lut3_I1_O)        0.124    15.623 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_i_13/O
                         net (fo=2, routed)           0.577    16.201    swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_7
    SLICE_X44Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.325 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_9/O
                         net (fo=2, routed)           0.644    16.968    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_11
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_2/O
                         net (fo=2, routed)           0.599    17.692    swervolf/swerv_eh1/swerv/dec/decode/op_i_reg[2]_10[0]
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124    17.816 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_product0_carry_i_6/O
                         net (fo=1, routed)           0.000    17.816    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry_i_7_1[0]
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.214 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.214    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.548 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0_carry__0/O[1]
                         net (fo=4, routed)           0.329    18.877    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_product0__25[5]
    SLICE_X47Y120        LUT2 (Prop_lut2_I0_O)        0.303    19.180 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_i_10/O
                         net (fo=8, routed)           0.818    19.998    swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124    20.122 r  swervolf/swerv_eh1/swerv/dec/decode/exponent_difference_carry__0_i_2/O
                         net (fo=1, routed)           0.610    20.732    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_134_2[2]
    SLICE_X47Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.130 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.130    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__0_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.352 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference_carry__1/O[0]
                         net (fo=2, routed)           0.620    21.971    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/exponent_difference__27[8]
    SLICE_X46Y117        LUT3 (Prop_lut3_I1_O)        0.299    22.270 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133/O
                         net (fo=2, routed)           0.446    22.717    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_133_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.841 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269/O
                         net (fo=7, routed)           0.376    23.217    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_269_n_0
    SLICE_X48Y116        LUT3 (Prop_lut3_I1_O)        0.124    23.341 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_350/O
                         net (fo=63, routed)          0.925    24.266    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_140
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    24.390 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446/O
                         net (fo=1, routed)           0.944    25.334    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_446_n_0
    SLICE_X53Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.458 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_407/O
                         net (fo=1, routed)           0.804    26.262    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_202_0
    SLICE_X52Y118        LUT5 (Prop_lut5_I1_O)        0.124    26.386 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326/O
                         net (fo=2, routed)           0.589    26.975    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_326_n_0
    SLICE_X53Y119        LUT4 (Prop_lut4_I0_O)        0.124    27.099 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266/O
                         net (fo=1, routed)           0.956    28.056    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_266_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    28.180 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_137/O
                         net (fo=4, routed)           0.619    28.799    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_267_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77/O
                         net (fo=1, routed)           0.000    28.923    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_77_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.436 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.436    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_25_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.553 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127/CO[3]
                         net (fo=1, routed)           0.000    29.553    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_127_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    29.670    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_62_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.787 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.787    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_57_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.904 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79/CO[3]
                         net (fo=1, routed)           0.000    29.904    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_79_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.227 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_81/O[1]
                         net (fo=5, routed)           0.631    30.858    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0_8[1]
    SLICE_X56Y120        LUT1 (Prop_lut1_I0_O)        0.306    31.164 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170/O
                         net (fo=1, routed)           0.000    31.164    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_170_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.677 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    31.677    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_84_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.794 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    31.794    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_86_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.911 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    31.911    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_88_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.028 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.028    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_91_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.145 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_101/CO[3]
                         net (fo=1, routed)           0.009    32.154    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_40[0]
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.271 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_98_n_0
    SLICE_X56Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.586 r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/norm_shamt3_carry_i_103/O[3]
                         net (fo=6, routed)           0.956    33.542    swervolf/swerv_eh1/swerv/dec/decode/sum0[47]
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.307    33.849 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94/O
                         net (fo=2, routed)           0.792    34.640    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_94_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    34.764 f  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39/O
                         net (fo=5, routed)           0.844    35.608    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_39_n_0
    SLICE_X57Y125        LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46/O
                         net (fo=1, routed)           0.873    36.605    swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_46_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I1_O)        0.124    36.729 r  swervolf/swerv_eh1/swerv/dec/decode/norm_shamt3_carry_i_16/O
                         net (fo=4, routed)           0.442    37.171    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_230
    SLICE_X52Y122        LUT3 (Prop_lut3_I2_O)        0.124    37.295 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8/O
                         net (fo=1, routed)           0.000    37.295    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_i_8_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.827 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry/CO[3]
                         net (fo=1, routed)           0.000    37.827    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.941 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.941    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__0_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.275 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1/O[1]
                         net (fo=2, routed)           0.643    38.918    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt3_carry__1_n_6
    SLICE_X53Y123        LUT2 (Prop_lut2_I1_O)        0.303    39.221 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.221    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_i_5_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.753 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.753    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__0_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.867 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1/CO[3]
                         net (fo=1, routed)           0.009    39.876    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__1_n_0
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.990 f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/norm_shamt2_carry__2/CO[3]
                         net (fo=1, routed)           0.605    40.594    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_41_8[0]
    SLICE_X53Y126        LUT5 (Prop_lut5_I4_O)        0.124    40.718 r  swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_62__1/O
                         net (fo=20, routed)          0.648    41.366    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_210_1
    SLICE_X53Y129        LUT6 (Prop_lut6_I4_O)        0.124    41.490 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_262/O
                         net (fo=112, routed)         0.814    42.304    swervolf/swerv_eh1/swerv/dec/decode/dout[31]_i_92
    SLICE_X52Y128        LUT6 (Prop_lut6_I4_O)        0.124    42.428 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71/O
                         net (fo=4, routed)           0.989    43.417    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_71_n_0
    SLICE_X50Y126        LUT6 (Prop_lut6_I3_O)        0.124    43.541 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_35/O
                         net (fo=4, routed)           0.646    44.187    swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_72_0
    SLICE_X48Y123        LUT3 (Prop_lut3_I2_O)        0.124    44.311 f  swervolf/swerv_eh1/swerv/dec/decode/dout[11]_i_30/O
                         net (fo=11, routed)          1.147    45.457    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_77_1
    SLICE_X49Y128        LUT6 (Prop_lut6_I4_O)        0.124    45.581 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[31]_i_64__1/O
                         net (fo=16, routed)          1.024    46.605    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[11]_i_18__4_1
    SLICE_X47Y130        LUT6 (Prop_lut6_I5_O)        0.124    46.729 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3/O
                         net (fo=1, routed)           0.973    47.702    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_25__3_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    47.826 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8/O
                         net (fo=1, routed)           0.572    48.397    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_17__8_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I4_O)        0.124    48.521 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8/O
                         net (fo=1, routed)           0.622    49.143    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_12__8_n_0
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.124    49.267 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/dout[3]_i_9__7/O
                         net (fo=1, routed)           0.000    49.267    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_41[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.799 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.799    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[3]_i_4_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.913 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.922    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[7]_i_4_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.036    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[11]_i_4_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.150    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[15]_i_4_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.264    swervolf/swerv_eh1/swerv/dec/decode/dout_reg[19]_i_4_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.503 r  swervolf/swerv_eh1/swerv/dec/decode/dout_reg[21]_i_4__1/O[2]
                         net (fo=1, routed)           0.437    50.940    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/rounded_abs[0]
    SLICE_X42Y127        LUT6 (Prop_lut6_I3_O)        0.302    51.242 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/dout[22]_i_2__20/O
                         net (fo=1, routed)           0.000    51.242    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/gen_arbiter.data_nodes[1][result][0]
    SLICE_X42Y127        MUXF7 (Prop_muxf7_I0_O)      0.209    51.451 r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/i_arbiter/dout_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    51.451    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/out_fp[22]
    SLICE_X42Y127        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.488    52.042    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y127        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.701    52.743    
                         clock uncertainty           -0.068    52.675    
    SLICE_X42Y127        FDCE (Setup_fdce_C_D)        0.113    52.788    swervolf/swerv_eh1/swerv/exu/fp_e1/out_delayed/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         52.788    
                         arrival time                         -51.451    
  -------------------------------------------------------------------
                         slack                                  1.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.936%)  route 0.159ns (46.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.636     4.070    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     4.211 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[27]/Q
                         net (fo=2, routed)           0.159     4.370    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ib3_0[27]
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.045     4.415 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[27]_i_1__7/O
                         net (fo=1, routed)           0.000     4.415    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ib2_in[27]
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.840     5.174    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism             -0.905     4.269    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.091     4.360    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.415    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][size][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.093%)  route 0.226ns (57.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.626     4.060    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X46Y15         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDCE (Prop_fdce_C_Q)         0.164     4.224 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size][0]/Q
                         net (fo=2, routed)           0.226     4.450    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]
    SLICE_X53Y14         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][size][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.897     5.231    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y14         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][size][0]/C
                         clock pessimism             -0.908     4.322    
    SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.071     4.393    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][size][0]
  -------------------------------------------------------------------
                         required time                         -4.393    
                         arrival time                           4.450    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.261%)  route 0.259ns (64.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.566     4.000    swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X39Y96         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_fdce_C_Q)         0.141     4.141 r  swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[73]/Q
                         net (fo=1, routed)           0.259     4.400    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/i0_rs1_e1[29]
    SLICE_X37Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.838     5.172    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[73]/C
                         clock pessimism             -0.900     4.272    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.071     4.343    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[73]
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/axi2wb/o_wb_adr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.561%)  route 0.231ns (55.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.622     4.056    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X52Y17         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.141     4.197 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/Q
                         net (fo=2, routed)           0.231     4.429    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.045     4.474 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/o_wb_adr[13]_i_1/O
                         net (fo=1, routed)           0.000     4.474    swervolf/axi2wb/o_wb_adr0_in[13]
    SLICE_X45Y18         FDRE                                         r  swervolf/axi2wb/o_wb_adr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.898     5.232    swervolf/axi2wb/clk_core_BUFG
    SLICE_X45Y18         FDRE                                         r  swervolf/axi2wb/o_wb_adr_reg[13]/C
                         clock pessimism             -0.908     4.323    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.092     4.415    swervolf/axi2wb/o_wb_adr_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.415    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.621%)  route 0.234ns (62.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.623     4.057    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X52Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDCE (Prop_fdce_C_Q)         0.141     4.198 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/Q
                         net (fo=4, routed)           0.234     4.432    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[19]
    SLICE_X49Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.899     5.233    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X49Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]/C
                         clock pessimism             -0.908     4.324    
    SLICE_X49Y34         FDCE (Hold_fdce_C_D)         0.047     4.371    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.371    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_ap_e3_ff/genblock.dff/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_ap_e4_ff/genblock.dff/dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.179ns
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.572     4.006    swervolf/swerv_eh1/swerv/exu/i0_ap_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X13Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_ap_e3_ff/genblock.dff/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDCE (Prop_fdce_C_Q)         0.141     4.147 r  swervolf/swerv_eh1/swerv/exu/i0_ap_e3_ff/genblock.dff/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.256     4.403    swervolf/swerv_eh1/swerv/exu/i0_ap_e4_ff/genblock.dff/dffs/i0_ap_e3[beq]
    SLICE_X12Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_ap_e4_ff/genblock.dff/dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.845     5.179    swervolf/swerv_eh1/swerv/exu/i0_ap_e4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X12Y98         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_ap_e4_ff/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism             -0.900     4.279    
    SLICE_X12Y98         FDCE (Hold_fdce_C_D)         0.063     4.342    swervolf/swerv_eh1/swerv/exu/i0_ap_e4_ff/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.036%)  route 0.236ns (58.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.622     4.056    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164     4.220 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/Q
                         net (fo=4, routed)           0.236     4.456    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[16]
    SLICE_X49Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.897     5.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X49Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[16]/C
                         clock pessimism             -0.908     4.322    
    SLICE_X49Y32         FDCE (Hold_fdce_C_D)         0.070     4.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e1_ff/genblock.dff/dffs/dout_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.031%)  route 0.273ns (65.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.566     4.000    swervolf/swerv_eh1/swerv/exu/i1_src_e1_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e1_ff/genblock.dff/dffs/dout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.141     4.141 r  swervolf/swerv_eh1/swerv/exu/i1_src_e1_ff/genblock.dff/dffs/dout_reg[57]/Q
                         net (fo=1, routed)           0.273     4.414    swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/i1_rs1_e1[13]
    SLICE_X35Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.840     5.174    swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[57]/C
                         clock pessimism             -0.900     4.274    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.075     4.349    swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         -4.349    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.200%)  route 0.260ns (64.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.228ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.620     4.054    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X49Y22         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     4.195 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][16]/Q
                         net (fo=2, routed)           0.260     4.455    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][16]
    SLICE_X57Y18         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.894     5.228    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X57Y18         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][16]/C
                         clock pessimism             -0.908     4.319    
    SLICE_X57Y18         FDCE (Hold_fdce_C_D)         0.070     4.389    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][16]
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.455    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.598%)  route 0.255ns (64.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.228ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.620     4.054    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y19         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.141     4.195 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]/Q
                         net (fo=2, routed)           0.255     4.451    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X46Y20         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.894     5.228    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X46Y20         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]/C
                         clock pessimism             -0.908     4.319    
    SLICE_X46Y20         FDCE (Hold_fdce_C_D)         0.064     4.383    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][8]
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.451    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y25    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y25    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y34    swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y24    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.662ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.326%)  route 0.766ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 103.134 - 100.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.498    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.456     3.954 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.766     4.720    tap/dmi[3]
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.134    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.364   103.498    
                         clock uncertainty           -0.035   103.463    
    SLICE_X3Y117         FDRE (Setup_fdre_C_D)       -0.081   103.382    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        103.382    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                 98.662    

Slack (MET) :             98.705ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.907%)  route 0.662ns (56.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 103.134 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X6Y117         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     4.015 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.662     4.677    tap/dmi[7]
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.134    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.341   103.475    
                         clock uncertainty           -0.035   103.440    
    SLICE_X7Y115         FDSE (Setup_fdse_C_D)       -0.058   103.382    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.382    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                 98.705    

Slack (MET) :             98.743ns  (required time - arrival time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.419ns (43.879%)  route 0.536ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 103.132 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     3.916 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.536     4.452    tap/dmi[28]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.132    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism              0.365   103.497    
                         clock uncertainty           -0.035   103.462    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.267   103.195    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                        103.195    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                 98.743    

Slack (MET) :             98.746ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.597%)  route 0.565ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 103.132 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     3.916 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.565     4.481    tap/dmi[30]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.132    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.365   103.497    
                         clock uncertainty           -0.035   103.462    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.235   103.227    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.227    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                 98.746    

Slack (MET) :             98.756ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.303%)  route 0.571ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 103.132 - 100.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.497    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     3.916 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.571     4.488    tap/dmi[31]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.132    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.365   103.497    
                         clock uncertainty           -0.035   103.462    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.218   103.244    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.244    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 98.756    

Slack (MET) :             98.792ns  (required time - arrival time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.365%)  route 0.624ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.495    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     4.013 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.624     4.637    tap/dmi[15]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.130    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism              0.365   103.495    
                         clock uncertainty           -0.035   103.460    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.031   103.429    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                        103.429    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 98.792    

Slack (MET) :             98.802ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.611%)  route 0.640ns (58.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.495    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     3.951 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.640     4.591    tap/dmi[21]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.130    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.365   103.495    
                         clock uncertainty           -0.035   103.460    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)       -0.067   103.393    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.393    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                 98.802    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.429%)  route 0.645ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.495    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.456     3.951 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.645     4.596    tap/dmi[19]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.130    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.365   103.495    
                         clock uncertainty           -0.035   103.460    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)       -0.061   103.399    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.399    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                 98.803    

Slack (MET) :             98.805ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.759%)  route 0.614ns (54.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 103.130 - 100.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.495    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     4.013 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.614     4.627    tap/dmi[9]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.130    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.365   103.495    
                         clock uncertainty           -0.035   103.460    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.028   103.432    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.432    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                 98.805    

Slack (MET) :             98.806ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.306%)  route 0.622ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 103.134 - 100.000 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.703     3.499    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDSE (Prop_fdse_C_Q)         0.456     3.955 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.622     4.577    tap/dmi[5]
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.584   103.134    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.365   103.499    
                         clock uncertainty           -0.035   103.464    
    SLICE_X7Y115         FDSE (Setup_fdse_C_D)       -0.081   103.383    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.383    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 98.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.276    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.113     1.530    tap/dmi[20]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.654    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.365     1.289    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.072     1.361    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.276    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.110     1.527    tap/dmi[10]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.654    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.365     1.289    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.063     1.352    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.276    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.106     1.522    tap/dmi[16]
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.654    tap/dmi_tck
    SLICE_X6Y118         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.364     1.290    
    SLICE_X6Y118         FDRE (Hold_fdre_C_D)         0.052     1.342    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.277    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.105     1.523    tap/dmi[27]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.655    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.378     1.277    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.047     1.324    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.278    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.176     1.595    tap/dmi[1]
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.343     1.314    
    SLICE_X7Y115         FDSE (Hold_fdse_C_D)         0.070     1.384    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDSE (Prop_fdse_C_Q)         0.141     1.420 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.178     1.598    tap/dmi[4]
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.658    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.343     1.315    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.070     1.385    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.277    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.166     1.584    tap/dmi[24]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.654    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.364     1.290    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.072     1.362    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDSE (Prop_fdse_C_Q)         0.141     1.420 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.172     1.592    tap/dmi[6]
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.863     1.657    tap/dmi_tck
    SLICE_X7Y115         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.378     1.279    
    SLICE_X7Y115         FDSE (Hold_fdse_C_D)         0.070     1.349    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.276    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.176     1.593    tap/dmi[13]
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.654    tap/dmi_tck
    SLICE_X7Y118         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism             -0.378     1.276    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.070     1.346    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.276    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.176     1.593    tap/dmi[23]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.654    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.378     1.276    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.070     1.346    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X7Y115   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y118   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y118   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y118   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y115   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y115   tap/dmi_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y115   tap/dmi_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y115   tap/dmi_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y115   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y115   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y118   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y118   tap/dmi_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.779ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.744ns (32.906%)  route 1.517ns (67.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.793     3.581    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.419     4.000 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           1.517     5.517    tap/dtmcs[31]
    SLICE_X52Y38         LUT3 (Prop_lut3_I2_O)        0.325     5.842 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     5.842    tap/dtmcs[30]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.376   103.581    
                         clock uncertainty           -0.035   103.546    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.075   103.621    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.621    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 97.779    

Slack (MET) :             97.888ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.606ns (28.660%)  route 1.508ns (71.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.590    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     4.046 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           1.508     5.555    tap/dtmcs[22]
    SLICE_X45Y46         LUT3 (Prop_lut3_I2_O)        0.150     5.705 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     5.705    tap/dtmcs[21]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.677   103.219    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.334   103.553    
                         clock uncertainty           -0.035   103.518    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.075   103.593    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.593    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 97.888    

Slack (MET) :             98.087ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.419ns (30.958%)  route 0.934ns (69.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 103.058 - 100.000 ) 
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.808     3.596    tap/dtmcs_tck
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     4.015 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.934     4.950    tap/dtmcs[2]
    SLICE_X36Y56         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.516   103.058    tap/dtmcs_tck
    SLICE_X36Y56         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.254   103.312    
                         clock uncertainty           -0.035   103.277    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)       -0.240   103.037    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.037    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                 98.087    

Slack (MET) :             98.187ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.580ns (34.076%)  route 1.122ns (65.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.793     3.581    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.456     4.037 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           1.122     5.159    tap/dtmcs[23]
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.283 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     5.283    tap/dtmcs[22]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.214    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.262   103.476    
                         clock uncertainty           -0.035   103.441    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.029   103.470    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.470    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 98.187    

Slack (MET) :             98.195ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.606ns (33.449%)  route 1.206ns (66.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 103.050 - 100.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.638     3.426    tap/dtmcs_tck
    SLICE_X36Y56         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     3.882 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.206     5.088    tap/dtmcs[1]
    SLICE_X35Y67         LUT3 (Prop_lut3_I0_O)        0.150     5.238 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.238    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X35Y67         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.508   103.050    tap/dtmcs_tck
    SLICE_X35Y67         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.343   103.393    
                         clock uncertainty           -0.035   103.358    
    SLICE_X35Y67         FDRE (Setup_fdre_C_D)        0.075   103.433    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.433    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 98.195    

Slack (MET) :             98.196ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.718ns (42.827%)  route 0.959ns (57.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.590    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419     4.009 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           0.959     4.968    tap/dtmcs[27]
    SLICE_X52Y38         LUT3 (Prop_lut3_I2_O)        0.299     5.267 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.267    tap/dtmcs[26]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.262   103.467    
                         clock uncertainty           -0.035   103.432    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.031   103.463    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.463    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 98.196    

Slack (MET) :             98.225ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.573ns (32.228%)  route 1.205ns (67.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.590    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     4.046 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.205     5.251    tap/dtmcs[4]
    SLICE_X45Y46         LUT3 (Prop_lut3_I2_O)        0.117     5.368 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.368    tap/dtmcs[3]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.677   103.219    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.334   103.553    
                         clock uncertainty           -0.035   103.518    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.075   103.593    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.593    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 98.225    

Slack (MET) :             98.226ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.718ns (40.630%)  route 1.049ns (59.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.590    tap/dtmcs_tck
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.419     4.009 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           1.049     5.059    tap/dtmcs[33]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299     5.358 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     5.358    tap/dtmcs[32]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.214    tap/dtmcs_tck
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.376   103.590    
                         clock uncertainty           -0.035   103.555    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029   103.584    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.584    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                 98.226    

Slack (MET) :             98.260ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.493%)  route 1.144ns (71.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 103.058 - 100.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.638     3.426    tap/dtmcs_tck
    SLICE_X35Y56         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     3.882 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           1.144     5.027    tap/dtmcs[40]
    SLICE_X39Y51         FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.516   103.058    tap/dtmcs_tck
    SLICE_X39Y51         FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism              0.326   103.384    
                         clock uncertainty           -0.035   103.349    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)       -0.062   103.287    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                        103.287    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                 98.260    

Slack (MET) :             98.267ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.606ns (33.403%)  route 1.208ns (66.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.638     3.426    tap/dtmcs_tck
    SLICE_X39Y51         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     3.882 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.208     5.091    tap/dtmcs[34]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.150     5.241 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.241    tap/dtmcs[33]_i_2_n_0
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.214    tap/dtmcs_tck
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.254   103.468    
                         clock uncertainty           -0.035   103.433    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.075   103.508    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.508    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 98.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.030%)  route 0.248ns (65.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     1.431 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           0.248     1.679    tap/dtmcs[27]
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[27]/C
                         clock pessimism             -0.117     1.566    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)        -0.007     1.559    tap/dtmcs_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.190ns (37.178%)  route 0.321ns (62.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.321     1.765    tap/dtmcs[32]
    SLICE_X52Y38         LUT3 (Prop_lut3_I2_O)        0.049     1.814 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     1.814    tap/dtmcs[31]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism             -0.117     1.566    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.107     1.673    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.700%)  route 0.299ns (57.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.626     1.301    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.128     1.429 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.299     1.728    tap/dtmcs[28]
    SLICE_X49Y38         LUT3 (Prop_lut3_I2_O)        0.095     1.823 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     1.823    tap/dtmcs[27]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism             -0.117     1.569    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.107     1.676    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.345%)  route 0.324ns (71.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     1.431 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.324     1.755    tap/dtmcs[5]
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.117     1.566    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.023     1.589    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.626     1.301    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.128     1.429 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.075     1.504    tap/dtmcs[28]
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.369     1.314    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.022     1.336    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.626     1.301    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.141     1.442 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           0.098     1.540    tap/dtmcs[23]
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[23]/C
                         clock pessimism             -0.369     1.314    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.057     1.371    tap/dtmcs_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.307    tap/dtmcs_tck
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.115     1.563    tap/dtmcs[14]
    SLICE_X43Y47         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.692    tap/dtmcs_tck
    SLICE_X43Y47         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism             -0.367     1.324    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070     1.394    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.818%)  route 0.385ns (73.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           0.385     1.829    tap/dtmcs[6]
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X53Y38         FDRE                                         r  tap/dtmcs_r_reg[6]/C
                         clock pessimism             -0.117     1.566    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.078     1.644    tap/dtmcs_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.241%)  route 0.466ns (76.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.567     1.242    tap/dtmcs_tck
    SLICE_X39Y51         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.466     1.848    tap/dtmcs[34]
    SLICE_X40Y49         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.909     1.693    tap/dtmcs_tck
    SLICE_X40Y49         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.114     1.579    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.070     1.649    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.157%)  route 0.398ns (73.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.398     1.842    tap/dtmcs[32]
    SLICE_X52Y41         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.901     1.685    tap/dtmcs_tck
    SLICE_X52Y41         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism             -0.117     1.567    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.072     1.639    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X35Y67   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y43   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y47   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y47   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y45   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y47   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y45   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y47   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y45   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y67   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y43   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y45   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y45   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y45   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y67   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y45   tap/dtmcs_r_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y38   tap/dtmcs_r_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y38   tap/dtmcs_r_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y38   tap/dtmcs_r_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y67   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y67   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y43   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y43   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y47   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y47   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y47   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y47   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y45   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y45   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.906ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X29Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.507     2.056    tap/idcode[0]
    SLICE_X29Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.180 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    tap/idcode[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X29Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X29Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 98.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X29Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.170     0.721    tap/idcode[0]
    SLICE_X29Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.766 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.766    tap/idcode[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X29Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.478ns (21.164%)  route 1.781ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 18.883 - 10.000 ) 
    Source Clock Delay      (SCD):    12.966ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.789    12.966    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X54Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.478    13.444 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.781    15.225    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X54Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.664    18.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X54Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.295    
                         clock uncertainty           -0.178    19.117    
    SLICE_X54Y10         FDCE (Setup_fdce_C_D)       -0.199    18.918    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.773ns (39.479%)  route 1.185ns (60.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.888ns = ( 18.888 - 10.000 ) 
    Source Clock Delay      (SCD):    12.979ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.802    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X66Y10         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.478    13.457 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           1.185    14.642    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][34]
    SLICE_X61Y10         LUT4 (Prop_lut4_I0_O)        0.295    14.937 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000    14.937    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[34]
    SLICE_X61Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.669    18.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X61Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.412    19.300    
                         clock uncertainty           -0.178    19.122    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.031    19.153    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.580ns (29.930%)  route 1.358ns (70.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    12.966ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.789    12.966    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.456    13.422 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           1.358    14.780    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.904 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    14.904    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[53]
    SLICE_X64Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.663    18.882    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.412    19.294    
                         clock uncertainty           -0.178    19.116    
    SLICE_X64Y29         FDCE (Setup_fdce_C_D)        0.031    19.147    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                         -14.904    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.456ns (25.554%)  route 1.328ns (74.446%))
  Logic Levels:           0  
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.892ns = ( 18.892 - 10.000 ) 
    Source Clock Delay      (SCD):    12.981ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.804    12.981    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/clk_core_BUFG
    SLICE_X67Y5          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y5          FDCE (Prop_fdce_C_Q)         0.456    13.437 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[1]/Q
                         net (fo=12, routed)          1.328    14.766    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X67Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.673    18.892    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X67Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.304    
                         clock uncertainty           -0.178    19.126    
    SLICE_X67Y8          FDCE (Setup_fdce_C_D)       -0.105    19.021    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.642ns (34.000%)  route 1.246ns (66.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.886ns = ( 18.886 - 10.000 ) 
    Source Clock Delay      (SCD):    12.969ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.792    12.969    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X56Y14         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518    13.487 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][45]/Q
                         net (fo=1, routed)           1.246    14.734    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][13]
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.124    14.858 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000    14.858    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[13]
    SLICE_X61Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.667    18.886    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X61Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.412    19.298    
                         clock uncertainty           -0.178    19.120    
    SLICE_X61Y12         FDCE (Setup_fdce_C_D)        0.031    19.151    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         19.151    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.773ns (41.230%)  route 1.102ns (58.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    12.978ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.801    12.978    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X66Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.478    13.456 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           1.102    14.558    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][21]
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.295    14.853 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000    14.853    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[21]
    SLICE_X63Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X63Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.412    19.302    
                         clock uncertainty           -0.178    19.124    
    SLICE_X63Y10         FDCE (Setup_fdce_C_D)        0.029    19.153    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.773ns (40.567%)  route 1.132ns (59.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.884ns = ( 18.884 - 10.000 ) 
    Source Clock Delay      (SCD):    12.969ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.792    12.969    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X54Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.478    13.447 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           1.132    14.580    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[17]
    SLICE_X56Y10         LUT4 (Prop_lut4_I1_O)        0.295    14.875 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    14.875    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[17]
    SLICE_X56Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.665    18.884    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.412    19.296    
                         clock uncertainty           -0.178    19.118    
    SLICE_X56Y10         FDCE (Setup_fdce_C_D)        0.079    19.197    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         19.197    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.715ns (39.231%)  route 1.108ns (60.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    12.966ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.789    12.966    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.419    13.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           1.108    14.493    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][68]
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.296    14.789 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000    14.789    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X64Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.663    18.882    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.412    19.294    
                         clock uncertainty           -0.178    19.116    
    SLICE_X64Y29         FDCE (Setup_fdce_C_D)        0.031    19.147    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.776ns (43.190%)  route 1.021ns (56.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.892ns = ( 18.892 - 10.000 ) 
    Source Clock Delay      (SCD):    12.978ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.801    12.978    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X62Y9          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.478    13.456 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           1.021    14.477    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][35]
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.298    14.775 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000    14.775    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[35]
    SLICE_X64Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.673    18.892    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X64Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.412    19.304    
                         clock uncertainty           -0.178    19.126    
    SLICE_X64Y8          FDCE (Setup_fdce_C_D)        0.031    19.157    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.642ns (36.010%)  route 1.141ns (63.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    12.971ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.794    12.971    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X58Y34         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.518    13.489 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           1.141    14.630    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124    14.754 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    14.754    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[62]
    SLICE_X59Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.663    18.882    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.412    19.294    
                         clock uncertainty           -0.178    19.116    
    SLICE_X59Y32         FDCE (Setup_fdce_C_D)        0.029    19.145    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                  4.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.627     4.061    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X57Y10         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     4.202 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           0.054     4.257    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[6]
    SLICE_X56Y10         LUT4 (Prop_lut4_I1_O)        0.045     4.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000     4.302    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[6]
    SLICE_X56Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.901     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.578     3.188    
                         clock uncertainty            0.178     3.366    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     3.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.625     4.059    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141     4.200 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           0.054     4.255    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][53]
    SLICE_X66Y31         LUT4 (Prop_lut4_I3_O)        0.045     4.300 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[52]
    SLICE_X66Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.899     3.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.578     3.186    
                         clock uncertainty            0.178     3.364    
    SLICE_X66Y31         FDCE (Hold_fdce_C_D)         0.121     3.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.760ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.621     4.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     4.196 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][2]/Q
                         net (fo=1, routed)           0.056     4.253    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][2]
    SLICE_X60Y29         LUT4 (Prop_lut4_I0_O)        0.045     4.298 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.298    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[1]
    SLICE_X60Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.894     3.760    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.578     3.181    
                         clock uncertainty            0.178     3.359    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     3.479    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.623     4.057    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDRE (Prop_fdre_C_Q)         0.141     4.198 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][42]/Q
                         net (fo=1, routed)           0.058     4.257    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][42]
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.045     4.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000     4.302    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[41]
    SLICE_X68Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.578     3.184    
                         clock uncertainty            0.178     3.362    
    SLICE_X68Y29         FDCE (Hold_fdce_C_D)         0.092     3.454    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.625     4.059    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141     4.200 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][19]/Q
                         net (fo=1, routed)           0.087     4.288    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][19]
    SLICE_X66Y31         LUT4 (Prop_lut4_I3_O)        0.045     4.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[19]_i_1/O
                         net (fo=1, routed)           0.000     4.333    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[18]
    SLICE_X66Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.899     3.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism             -0.578     3.186    
                         clock uncertainty            0.178     3.364    
    SLICE_X66Y31         FDCE (Hold_fdce_C_D)         0.120     3.484    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.625     4.059    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141     4.200 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           0.089     4.290    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][59]
    SLICE_X66Y31         LUT4 (Prop_lut4_I3_O)        0.045     4.335 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000     4.335    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[58]
    SLICE_X66Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.899     3.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.578     3.186    
                         clock uncertainty            0.178     3.364    
    SLICE_X66Y31         FDCE (Hold_fdce_C_D)         0.121     3.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.623     4.057    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     4.198 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/Q
                         net (fo=1, routed)           0.087     4.286    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.045     4.331 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     4.331    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[11]
    SLICE_X60Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.896     3.762    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.578     3.183    
                         clock uncertainty            0.178     3.361    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120     3.481    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.623     4.057    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     4.198 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           0.089     4.288    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][73]
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.045     4.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000     4.333    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[72]
    SLICE_X60Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.896     3.762    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.578     3.183    
                         clock uncertainty            0.178     3.361    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.121     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.625     4.059    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X46Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     4.223 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           0.050     4.274    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[23]
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.045     4.319 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000     4.319    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[23]
    SLICE_X47Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.898     3.764    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism             -0.578     3.185    
                         clock uncertainty            0.178     3.363    
    SLICE_X47Y16         FDCE (Hold_fdce_C_D)         0.092     3.455    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.627     4.061    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X57Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     4.202 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][37]/Q
                         net (fo=1, routed)           0.112     4.315    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][5]
    SLICE_X56Y10         LUT4 (Prop_lut4_I0_O)        0.045     4.360 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000     4.360    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[5]
    SLICE_X56Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.901     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.578     3.188    
                         clock uncertainty            0.178     3.366    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.120     3.486    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  0.873    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        7.966ns  (logic 0.642ns (8.059%)  route 7.324ns (91.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.209ns = ( 52.209 - 40.000 ) 
    Source Clock Delay      (SCD):    9.420ns = ( 39.420 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.788    39.420    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.518    39.938 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           7.324    47.261    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][38]
    SLICE_X54Y29         LUT4 (Prop_lut4_I0_O)        0.124    47.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000    47.385    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[35]
    SLICE_X54Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.655    52.209    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.412    52.621    
                         clock uncertainty           -0.178    52.442    
    SLICE_X54Y29         FDCE (Setup_fdce_C_D)        0.079    52.521    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         52.521    
                         arrival time                         -47.385    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        7.911ns  (logic 0.580ns (7.332%)  route 7.331ns (92.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.213ns = ( 52.213 - 40.000 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 39.418 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.786    39.418    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.456    39.874 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][14]/Q
                         net (fo=1, routed)           7.331    47.204    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][14]
    SLICE_X56Y32         LUT4 (Prop_lut4_I3_O)        0.124    47.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    47.328    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[11]
    SLICE_X56Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.659    52.213    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism              0.412    52.625    
                         clock uncertainty           -0.178    52.446    
    SLICE_X56Y32         FDCE (Setup_fdce_C_D)        0.081    52.527    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         52.527    
                         arrival time                         -47.328    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        7.316ns  (logic 0.718ns (9.814%)  route 6.598ns (90.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.208ns = ( 52.208 - 40.000 ) 
    Source Clock Delay      (SCD):    9.414ns = ( 39.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.782    39.414    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y28         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.419    39.833 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           6.598    46.430    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.299    46.729 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    46.729    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[53]
    SLICE_X54Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.654    52.208    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.412    52.620    
                         clock uncertainty           -0.178    52.441    
    SLICE_X54Y28         FDCE (Setup_fdce_C_D)        0.079    52.520    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -46.729    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        7.204ns  (logic 0.716ns (9.939%)  route 6.488ns (90.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.220ns = ( 52.220 - 40.000 ) 
    Source Clock Delay      (SCD):    9.428ns = ( 39.428 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.796    39.428    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.419    39.847 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][53]/Q
                         net (fo=1, routed)           6.488    46.334    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][53]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.297    46.631 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[53]_i_1__0/O
                         net (fo=1, routed)           0.000    46.631    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[50]
    SLICE_X60Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.666    52.220    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.412    52.632    
                         clock uncertainty           -0.178    52.453    
    SLICE_X60Y35         FDCE (Setup_fdce_C_D)        0.079    52.532    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         52.532    
                         arrival time                         -46.631    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        7.145ns  (logic 0.718ns (10.049%)  route 6.427ns (89.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.212ns = ( 52.212 - 40.000 ) 
    Source Clock Delay      (SCD):    9.417ns = ( 39.417 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.785    39.417    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419    39.836 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           6.427    46.263    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][6]
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.299    46.562 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    46.562    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[3]
    SLICE_X54Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.658    52.212    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.412    52.624    
                         clock uncertainty           -0.178    52.445    
    SLICE_X54Y32         FDCE (Setup_fdce_C_D)        0.079    52.524    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         52.524    
                         arrival time                         -46.562    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        6.985ns  (logic 0.580ns (8.303%)  route 6.405ns (91.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.214ns = ( 52.214 - 40.000 ) 
    Source Clock Delay      (SCD):    9.420ns = ( 39.420 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.788    39.420    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y32         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456    39.876 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][8]/Q
                         net (fo=1, routed)           6.405    46.281    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][8]
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.124    46.405 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    46.405    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[5]
    SLICE_X54Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.660    52.214    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.412    52.626    
                         clock uncertainty           -0.178    52.447    
    SLICE_X54Y34         FDCE (Setup_fdce_C_D)        0.077    52.524    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         52.524    
                         arrival time                         -46.405    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        6.800ns  (logic 0.718ns (10.558%)  route 6.082ns (89.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.220ns = ( 52.220 - 40.000 ) 
    Source Clock Delay      (SCD):    9.428ns = ( 39.428 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.796    39.428    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.419    39.847 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           6.082    45.929    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.299    46.228 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    46.228    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[62]
    SLICE_X60Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.666    52.220    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.412    52.632    
                         clock uncertainty           -0.178    52.453    
    SLICE_X60Y35         FDCE (Setup_fdce_C_D)        0.079    52.532    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         52.532    
                         arrival time                         -46.228    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        6.478ns  (logic 0.642ns (9.910%)  route 5.836ns (90.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.222ns = ( 52.222 - 40.000 ) 
    Source Clock Delay      (SCD):    9.430ns = ( 39.430 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.798    39.430    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y36         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.518    39.948 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           5.836    45.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][33]
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.124    45.908 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    45.908    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[30]
    SLICE_X62Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.668    52.222    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.412    52.634    
                         clock uncertainty           -0.178    52.455    
    SLICE_X62Y35         FDCE (Setup_fdce_C_D)        0.081    52.536    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         52.536    
                         arrival time                         -45.908    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        6.290ns  (logic 0.642ns (10.206%)  route 5.648ns (89.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.208ns = ( 52.208 - 40.000 ) 
    Source Clock Delay      (SCD):    9.411ns = ( 39.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.779    39.411    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X54Y27         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518    39.929 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/Q
                         net (fo=1, routed)           5.648    45.577    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][18]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.124    45.701 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    45.701    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[15]
    SLICE_X53Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.654    52.208    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X53Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.412    52.620    
                         clock uncertainty           -0.178    52.441    
    SLICE_X53Y28         FDCE (Setup_fdce_C_D)        0.029    52.470    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         52.470    
                         arrival time                         -45.701    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@40.000ns - clkout1 rise@30.000ns)
  Data Path Delay:        6.159ns  (logic 0.580ns (9.418%)  route 5.579ns (90.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.217ns = ( 52.217 - 40.000 ) 
    Source Clock Delay      (SCD):    9.425ns = ( 39.424 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    35.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    35.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    37.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.793    39.425    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y33         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.456    39.881 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           5.579    45.459    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    45.583 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    45.583    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[36]
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.663    52.217    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.412    52.629    
                         clock uncertainty           -0.178    52.450    
    SLICE_X58Y32         FDCE (Setup_fdce_C_D)        0.081    52.531    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         52.531    
                         arrival time                         -45.583    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.467ns (10.965%)  route 3.792ns (89.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.969ns
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.661     8.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.367     9.247 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           3.792    13.039    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][37]
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.100    13.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[37]_i_1__0/O
                         net (fo=1, routed)           0.000    13.139    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[34]
    SLICE_X56Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.792    12.969    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.412    12.558    
                         clock uncertainty            0.178    12.736    
    SLICE_X56Y35         FDCE (Hold_fdce_C_D)         0.333    13.069    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                        -13.069    
                         arrival time                          13.139    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.518ns (12.290%)  route 3.697ns (87.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.973ns
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.668     8.887    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y36         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.418     9.305 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           3.697    13.002    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.100    13.102 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.102    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[28]
    SLICE_X61Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.796    12.973    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X61Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.412    12.562    
                         clock uncertainty            0.178    12.740    
    SLICE_X61Y36         FDCE (Hold_fdce_C_D)         0.270    13.010    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                        -13.010    
                         arrival time                          13.102    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.467ns (11.047%)  route 3.760ns (88.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.981ns
    Source Clock Delay      (SCD):    8.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.673     8.892    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X64Y7          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.367     9.259 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           3.760    13.020    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.100    13.120 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.120    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X64Y6          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.804    12.981    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y6          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.412    12.570    
                         clock uncertainty            0.178    12.748    
    SLICE_X64Y6          FDCE (Hold_fdce_C_D)         0.270    13.018    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.018    
                         arrival time                          13.120    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.578ns (13.473%)  route 3.712ns (86.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.959ns
    Source Clock Delay      (SCD):    8.873ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.654     8.873    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y28         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.337     9.210 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           3.712    12.922    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X54Y28         LUT4 (Prop_lut4_I0_O)        0.241    13.163 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.163    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[1]
    SLICE_X54Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.782    12.959    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.412    12.548    
                         clock uncertainty            0.178    12.726    
    SLICE_X54Y28         FDCE (Hold_fdce_C_D)         0.333    13.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.059    
                         arrival time                          13.163    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.467ns (10.852%)  route 3.836ns (89.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.967ns
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.661     8.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.367     9.247 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           3.836    13.084    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X58Y31         LUT4 (Prop_lut4_I3_O)        0.100    13.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000    13.184    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[57]
    SLICE_X58Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.790    12.967    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.412    12.556    
                         clock uncertainty            0.178    12.734    
    SLICE_X58Y31         FDCE (Hold_fdce_C_D)         0.333    13.067    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          13.184    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.467ns (10.844%)  route 3.840ns (89.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.969ns
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666     8.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.367     9.252 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][23]/Q
                         net (fo=1, routed)           3.840    13.092    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][23]
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.100    13.192 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000    13.192    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[20]
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.792    12.969    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.412    12.558    
                         clock uncertainty            0.178    12.736    
    SLICE_X58Y32         FDCE (Hold_fdce_C_D)         0.330    13.066    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                        -13.066    
                         arrival time                          13.192    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.246ns (11.328%)  route 1.926ns (88.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.621     2.909    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.148     3.057 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/Q
                         net (fo=1, routed)           1.926     4.983    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][9]
    SLICE_X58Y31         LUT4 (Prop_lut4_I0_O)        0.098     5.081 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[6]
    SLICE_X58Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.896     5.230    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism             -0.578     4.652    
                         clock uncertainty            0.178     4.830    
    SLICE_X58Y31         FDCE (Hold_fdce_C_D)         0.121     4.951    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.951    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.209ns (9.763%)  route 1.932ns (90.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.618     2.906    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X54Y27         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     3.070 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           1.932     5.002    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][40]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.045     5.047 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000     5.047    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[37]
    SLICE_X53Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.890     5.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X53Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.578     4.646    
                         clock uncertainty            0.178     4.824    
    SLICE_X53Y28         FDCE (Hold_fdce_C_D)         0.092     4.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -4.916    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.467ns (10.819%)  route 3.850ns (89.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.962ns
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.656     8.875    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X55Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.367     9.242 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/Q
                         net (fo=1, routed)           3.850    13.092    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][26]
    SLICE_X54Y31         LUT4 (Prop_lut4_I3_O)        0.100    13.192 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    13.192    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[23]
    SLICE_X54Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.785    12.962    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.412    12.551    
                         clock uncertainty            0.178    12.729    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.330    13.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                        -13.059    
                         arrival time                          13.192    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.226ns (10.512%)  route 1.924ns (89.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.628     2.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X51Y9          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.128     3.044 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           1.924     4.968    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][73]
    SLICE_X49Y9          LUT4 (Prop_lut4_I3_O)        0.098     5.066 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[73]_i_1__0/O
                         net (fo=1, routed)           0.000     5.066    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[70]
    SLICE_X49Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.904     5.238    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X49Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.578     4.660    
                         clock uncertainty            0.178     4.838    
    SLICE_X49Y9          FDCE (Hold_fdce_C_D)         0.092     4.930    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -4.930    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       11.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.737ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@120.000ns - tck_dtmcs rise@100.000ns)
  Data Path Delay:        16.700ns  (logic 0.456ns (2.730%)  route 16.244ns (97.270%))
  Logic Levels:           0  
  Clock Path Skew:        8.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.067ns = ( 132.067 - 120.000 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 103.417 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692   101.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   101.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.629   103.417    tap/dtmcs_tck
    SLICE_X35Y67         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.456   103.873 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          16.244   120.118    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X45Y50         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705   125.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   125.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918   127.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   127.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535   128.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   128.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625   130.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   130.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.513   132.067    tap/clk_core_BUFG
    SLICE_X45Y50         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000   132.067    
                         clock uncertainty           -0.146   131.922    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)       -0.067   131.855    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        131.855    
                         arrival time                        -120.118    
  -------------------------------------------------------------------
                         slack                                 11.737    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@120.000ns - tck_dtmcs rise@100.000ns)
  Data Path Delay:        16.213ns  (logic 0.419ns (2.584%)  route 15.794ns (97.416%))
  Logic Levels:           0  
  Clock Path Skew:        8.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.067ns = ( 132.067 - 120.000 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 103.417 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692   101.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   101.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.629   103.417    tap/dtmcs_tck
    SLICE_X35Y67         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419   103.836 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          15.794   119.631    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X44Y50         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705   125.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   125.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918   127.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   127.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535   128.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   128.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625   130.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   130.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.513   132.067    tap/clk_core_BUFG
    SLICE_X44Y50         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000   132.067    
                         clock uncertainty           -0.146   131.922    
    SLICE_X44Y50         FDCE (Setup_fdce_C_D)       -0.256   131.666    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        131.666    
                         arrival time                        -119.631    
  -------------------------------------------------------------------
                         slack                                 12.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.069ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.128ns (1.787%)  route 7.033ns (98.213%))
  Logic Levels:           0  
  Clock Path Skew:        3.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X35Y67         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.365 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           7.033     8.398    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X44Y50         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.837     5.171    tap/clk_core_BUFG
    SLICE_X44Y50         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     5.171    
                         clock uncertainty            0.146     5.316    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.012     5.328    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.328    
                         arrival time                           8.398    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.155ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 0.141ns (1.930%)  route 7.163ns (98.070%))
  Logic Levels:           0  
  Clock Path Skew:        3.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X35Y67         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.378 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           7.163     8.541    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X45Y50         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.837     5.171    tap/clk_core_BUFG
    SLICE_X45Y50         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.171    
                         clock uncertainty            0.146     5.316    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.070     5.386    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.386    
                         arrival time                           8.541    
  -------------------------------------------------------------------
                         slack                                  3.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.738ns  (logic 0.580ns (33.366%)  route 1.158ns (66.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.983ns = ( 92.983 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.806    92.983    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    93.439 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           1.158    94.598    tap/dmi_reg_rdata[22]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.124    94.722 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    94.722    tap/dtmcs[24]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.146   103.059    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.031   103.090    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.090    
                         arrival time                         -94.722    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.723ns  (logic 0.580ns (33.654%)  route 1.143ns (66.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.982ns = ( 92.982 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.805    92.982    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X49Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.456    93.438 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           1.143    94.582    tap/dmi_reg_rdata[21]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.124    94.706 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    94.706    tap/dtmcs[23]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.146   103.059    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.029   103.088    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.088    
                         arrival time                         -94.706    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.708ns  (logic 0.608ns (35.591%)  route 1.100ns (64.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    12.971ns = ( 92.971 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.794    92.971    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.456    93.427 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           1.100    94.528    tap/dmi_reg_rdata[25]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.152    94.680 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000    94.680    tap/dtmcs[27]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.214    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000   103.214    
                         clock uncertainty           -0.146   103.068    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.075   103.143    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.143    
                         arrival time                         -94.680    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.602ns  (logic 0.642ns (40.076%)  route 0.960ns (59.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    12.975ns = ( 92.975 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.798    92.975    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.518    93.493 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.960    94.453    tap/dmi_reg_rdata[4]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.124    94.577 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    94.577    tap/dtmcs[6]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.214    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.214    
                         clock uncertainty           -0.146   103.068    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.031   103.099    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.099    
                         arrival time                         -94.577    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.530ns  (logic 0.580ns (37.902%)  route 0.950ns (62.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.968ns = ( 92.968 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.791    92.968    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.456    93.424 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.950    94.375    tap/dmi_reg_rdata[24]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.124    94.499 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000    94.499    tap/dtmcs[26]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.146   103.059    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.031   103.090    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.090    
                         arrival time                         -94.499    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.564ns  (logic 0.608ns (38.868%)  route 0.956ns (61.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.969ns = ( 92.969 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.792    92.969    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.456    93.425 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.956    94.382    tap/dmi_reg_rdata[28]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.152    94.534 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    94.534    tap/dtmcs[30]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.146   103.059    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.075   103.134    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.134    
                         arrival time                         -94.534    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.564ns  (logic 0.610ns (39.013%)  route 0.954ns (60.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.968ns = ( 92.968 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.791    92.968    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.456    93.424 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.954    94.378    tap/dmi_reg_rdata[26]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.154    94.532 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    94.532    tap/dtmcs[28]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.146   103.059    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.075   103.134    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.134    
                         arrival time                         -94.532    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.462ns  (logic 0.606ns (41.446%)  route 0.856ns (58.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    12.986ns = ( 92.986 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.809    92.986    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y48         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.456    93.442 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.856    94.298    tap/dmi_reg_rdata[19]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.150    94.448 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    94.448    tap/dtmcs[21]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.677   103.219    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.219    
                         clock uncertainty           -0.146   103.073    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.075   103.148    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.148    
                         arrival time                         -94.448    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.459ns  (logic 0.668ns (45.778%)  route 0.791ns (54.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    12.985ns = ( 92.985 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.808    92.985    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X42Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.518    93.503 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.791    94.295    tap/dmi_reg_rdata[9]
    SLICE_X44Y46         LUT3 (Prop_lut3_I0_O)        0.150    94.445 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000    94.445    tap/dtmcs[11]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.677   103.219    tap/dtmcs_tck
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000   103.219    
                         clock uncertainty           -0.146   103.073    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.075   103.148    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        103.148    
                         arrival time                         -94.445    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.395ns  (logic 0.580ns (41.565%)  route 0.815ns (58.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 103.219 - 100.000 ) 
    Source Clock Delay      (SCD):    12.986ns = ( 92.986 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.809    92.986    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y48         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.456    93.442 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.815    94.258    tap/dmi_reg_rdata[18]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.124    94.382 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    94.382    tap/dtmcs[20]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.677   103.219    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   103.219    
                         clock uncertainty           -0.146   103.073    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.032   103.105    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.105    
                         arrival time                         -94.382    
  -------------------------------------------------------------------
                         slack                                  8.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.628     4.062    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.141     4.203 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.138     4.342    tap/dmi_reg_rdata[31]
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.048     4.390 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     4.390    tap/dtmcs[33]_i_2_n_0
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.686    tap/dtmcs_tck
    SLICE_X51Y41         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.146     1.831    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.107     1.938    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.390    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.190ns (55.566%)  route 0.152ns (44.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.625     4.059    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     4.200 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.152     4.352    tap/dmi_reg_rdata[23]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.049     4.401 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     4.401    tap/dtmcs[25]_i_1_n_0
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X52Y38         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000     1.684    
                         clock uncertainty            0.146     1.829    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.107     1.936    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.475ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.170%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.632     4.066    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X42Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     4.230 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.127     4.358    tap/dmi_reg_rdata[13]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045     4.403 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     4.403    tap/dtmcs[15]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.691    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.146     1.836    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.091     1.927    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.478ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.632     4.066    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     4.207 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.153     4.360    tap/dmi_reg_rdata[8]
    SLICE_X44Y46         LUT3 (Prop_lut3_I0_O)        0.045     4.405 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     4.405    tap/dtmcs[10]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.691    tap/dtmcs_tck
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.146     1.836    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.091     1.927    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.192ns (54.151%)  route 0.163ns (45.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.633     4.067    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.141     4.208 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.163     4.371    tap/dmi_reg_rdata[0]
    SLICE_X44Y46         LUT3 (Prop_lut3_I0_O)        0.051     4.422 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.422    tap/dtmcs[2]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.691    tap/dtmcs_tck
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.146     1.836    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.107     1.943    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.486%)  route 0.162ns (46.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.632     4.066    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     4.207 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.162     4.369    tap/dmi_reg_rdata[10]
    SLICE_X44Y46         LUT3 (Prop_lut3_I0_O)        0.045     4.414 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     4.414    tap/dtmcs[12]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.691    tap/dtmcs_tck
    SLICE_X44Y46         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.146     1.836    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.092     1.928    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.632     4.066    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     4.207 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.182     4.390    tap/dmi_reg_rdata[17]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045     4.435 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     4.435    tap/dtmcs[19]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.691    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.146     1.836    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.107     1.943    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.492ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.915%)  route 0.146ns (41.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.627     4.061    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     4.225 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.146     4.371    tap/dmi_reg_rdata[2]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.045     4.416 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     4.416    tap/dtmcs[4]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.146     1.832    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     1.924    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.502ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.185ns (48.790%)  route 0.194ns (51.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.628     4.062    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X49Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.141     4.203 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.194     4.398    tap/dmi_reg_rdata[7]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.044     4.442 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     4.442    tap/dtmcs[9]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X49Y38         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.146     1.832    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.107     1.939    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.480%)  route 0.214ns (53.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.632     4.066    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     4.207 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.214     4.422    tap/dmi_reg_rdata[14]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045     4.467 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     4.467    tap/dtmcs[16]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.691    tap/dtmcs_tck
    SLICE_X45Y46         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.691    
                         clock uncertainty            0.146     1.836    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.092     1.928    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  2.538    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       19.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.266ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.904ns  (logic 0.606ns (3.045%)  route 19.298ns (96.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.044ns = ( 52.044 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.868    32.726    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/inverted_rst_l
    SLICE_X33Y125        FDCE                                         f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.490    52.044    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/clk_core_BUFG
    SLICE_X33Y125        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[20]/C
                         clock pessimism              0.623    52.667    
                         clock uncertainty           -0.068    52.599    
    SLICE_X33Y125        FDCE (Recov_fdce_C_CLR)     -0.607    51.992    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[20]
  -------------------------------------------------------------------
                         required time                         51.992    
                         arrival time                         -32.726    
  -------------------------------------------------------------------
                         slack                                 19.266    

Slack (MET) :             19.427ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[19]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.742ns  (logic 0.606ns (3.070%)  route 19.136ns (96.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.044ns = ( 52.044 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.707    32.565    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/inverted_rst_l
    SLICE_X32Y124        FDCE                                         f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.490    52.044    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/clk_core_BUFG
    SLICE_X32Y124        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[19]/C
                         clock pessimism              0.623    52.667    
                         clock uncertainty           -0.068    52.599    
    SLICE_X32Y124        FDCE (Recov_fdce_C_CLR)     -0.607    51.992    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[19]
  -------------------------------------------------------------------
                         required time                         51.992    
                         arrival time                         -32.565    
  -------------------------------------------------------------------
                         slack                                 19.427    

Slack (MET) :             19.577ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.594ns  (logic 0.606ns (3.093%)  route 18.988ns (96.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.046ns = ( 52.046 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.559    32.416    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/inverted_rst_l
    SLICE_X32Y123        FDCE                                         f  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.492    52.046    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/clk_core_BUFG
    SLICE_X32Y123        FDCE                                         r  swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[14]/C
                         clock pessimism              0.623    52.669    
                         clock uncertainty           -0.068    52.601    
    SLICE_X32Y123        FDCE (Recov_fdce_C_CLR)     -0.607    51.994    swervolf/swerv_eh1/swerv/exu/fp_e1/i_fpnew_top/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Quotient_DP_reg[14]
  -------------------------------------------------------------------
                         required time                         51.994    
                         arrival time                         -32.416    
  -------------------------------------------------------------------
                         slack                                 19.577    

Slack (MET) :             19.645ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.612ns  (logic 0.606ns (3.090%)  route 19.006ns (96.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.132ns = ( 52.132 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.577    32.434    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/inverted_rst_l
    SLICE_X72Y137        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.578    52.132    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X72Y137        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[18]/C
                         clock pessimism              0.623    52.755    
                         clock uncertainty           -0.068    52.687    
    SLICE_X72Y137        FDCE (Recov_fdce_C_CLR)     -0.607    52.080    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         52.080    
                         arrival time                         -32.434    
  -------------------------------------------------------------------
                         slack                                 19.645    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.608ns  (logic 0.606ns (3.091%)  route 19.002ns (96.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.132ns = ( 52.132 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.572    32.430    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/inverted_rst_l
    SLICE_X73Y137        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.578    52.132    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X73Y137        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.623    52.755    
                         clock uncertainty           -0.068    52.687    
    SLICE_X73Y137        FDCE (Recov_fdce_C_CLR)     -0.607    52.080    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_dataff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         52.080    
                         arrival time                         -32.430    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.495ns  (logic 0.606ns (3.109%)  route 18.889ns (96.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 52.053 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.459    32.317    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/inverted_rst_l
    SLICE_X68Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.499    52.053    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X68Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism              0.631    52.684    
                         clock uncertainty           -0.068    52.616    
    SLICE_X68Y68         FDCE (Recov_fdce_C_CLR)     -0.607    52.009    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         52.009    
                         arrival time                         -32.317    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.495ns  (logic 0.606ns (3.109%)  route 18.889ns (96.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 52.053 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.459    32.317    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/inverted_rst_l
    SLICE_X68Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.499    52.053    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X68Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.631    52.684    
                         clock uncertainty           -0.068    52.616    
    SLICE_X68Y68         FDCE (Recov_fdce_C_CLR)     -0.607    52.009    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         52.009    
                         arrival time                         -32.317    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.495ns  (logic 0.606ns (3.109%)  route 18.889ns (96.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 52.053 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.459    32.317    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/inverted_rst_l
    SLICE_X68Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.499    52.053    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X68Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.631    52.684    
                         clock uncertainty           -0.068    52.616    
    SLICE_X68Y68         FDCE (Recov_fdce_C_CLR)     -0.607    52.009    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         52.009    
                         arrival time                         -32.317    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.495ns  (logic 0.606ns (3.109%)  route 18.889ns (96.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 52.053 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.459    32.317    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/inverted_rst_l
    SLICE_X68Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.499    52.053    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X68Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.631    52.684    
                         clock uncertainty           -0.068    52.616    
    SLICE_X68Y68         FDCE (Recov_fdce_C_CLR)     -0.607    52.009    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_addrff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         52.009    
                         arrival time                         -32.317    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.697ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_core rise@40.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.490ns  (logic 0.606ns (3.109%)  route 18.884ns (96.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 52.053 - 40.000 ) 
    Source Clock Delay      (SCD):    12.822ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.645    12.822    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456    13.278 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        1.429    14.708    clk_gen/rst_core
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.150    14.858 f  clk_gen/dout[36]_i_8__1/O
                         net (fo=9439, routed)       17.455    32.313    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/inverted_rst_l
    SLICE_X69Y68         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    45.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    45.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    47.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    48.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    48.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    50.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    50.554 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       1.499    52.053    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X69Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.631    52.684    
                         clock uncertainty           -0.068    52.616    
    SLICE_X69Y68         FDCE (Recov_fdce_C_CLR)     -0.607    52.009    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         52.009    
                         arrival time                         -32.313    
  -------------------------------------------------------------------
                         slack                                 19.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.276     4.424    swervolf/gpio_module/rst_core
    SLICE_X17Y49         FDCE                                         f  swervolf/gpio_module/ext_pad_s_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X17Y49         FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[23]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/ext_pad_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[28]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.276     4.424    swervolf/gpio_module/rst_core
    SLICE_X17Y49         FDCE                                         f  swervolf/gpio_module/ext_pad_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X17Y49         FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[28]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/ext_pad_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/sync_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.276     4.424    swervolf/gpio_module/rst_core
    SLICE_X17Y49         FDCE                                         f  swervolf/gpio_module/sync_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X17Y49         FDCE                                         r  swervolf/gpio_module/sync_reg[23]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/sync_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/sync_reg[28]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.276     4.424    swervolf/gpio_module/rst_core
    SLICE_X17Y49         FDCE                                         f  swervolf/gpio_module/sync_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X17Y49         FDCE                                         r  swervolf/gpio_module/sync_reg[28]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/sync_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/sync_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.511%)  route 0.321ns (69.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.321     4.470    swervolf/gpio_module/rst_core
    SLICE_X13Y45         FDCE                                         f  swervolf/gpio_module/sync_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.914     5.248    swervolf/gpio_module/clk_core_BUFG
    SLICE_X13Y45         FDCE                                         r  swervolf/gpio_module/sync_reg[22]/C
                         clock pessimism             -0.905     4.343    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.092     4.251    swervolf/gpio_module/sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[27]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.601%)  route 0.410ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.410     4.559    swervolf/gpio_module/rst_core
    SLICE_X20Y47         FDCE                                         f  swervolf/gpio_module/ext_pad_s_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X20Y47         FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[27]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/ext_pad_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[30]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.601%)  route 0.410ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.410     4.559    swervolf/gpio_module/rst_core
    SLICE_X20Y47         FDCE                                         f  swervolf/gpio_module/ext_pad_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X20Y47         FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[30]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/ext_pad_s_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/sync_reg[17]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.601%)  route 0.410ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.410     4.559    swervolf/gpio_module/rst_core
    SLICE_X20Y47         FDCE                                         f  swervolf/gpio_module/sync_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X20Y47         FDCE                                         r  swervolf/gpio_module/sync_reg[17]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/sync_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/sync_reg[25]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.601%)  route 0.410ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.410     4.559    swervolf/gpio_module/rst_core
    SLICE_X20Y47         FDCE                                         f  swervolf/gpio_module/sync_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X20Y47         FDCE                                         r  swervolf/gpio_module/sync_reg[25]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/sync_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            swervolf/gpio_module/sync_reg[27]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.601%)  route 0.410ns (74.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.574     4.008    clk_gen/clk_core_BUFG
    SLICE_X15Y52         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     4.149 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2581, routed)        0.410     4.559    swervolf/gpio_module/rst_core
    SLICE_X20Y47         FDCE                                         f  swervolf/gpio_module/sync_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16813, routed)       0.915     5.249    swervolf/gpio_module/clk_core_BUFG
    SLICE_X20Y47         FDCE                                         r  swervolf/gpio_module/sync_reg[27]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.092     4.252    swervolf/gpio_module/sync_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.559    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 0.419ns (5.343%)  route 7.422ns (94.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 18.882 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.422    17.193    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X56Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.663    18.882    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism              0.420    19.302    
                         clock uncertainty           -0.057    19.245    
    SLICE_X56Y12         FDCE (Recov_fdce_C_CLR)     -0.494    18.751    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.419ns (5.535%)  route 7.151ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 18.885 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.151    16.921    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    18.885    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/C
                         clock pessimism              0.420    19.305    
                         clock uncertainty           -0.057    19.248    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.668    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 0.419ns (5.558%)  route 7.119ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.883ns = ( 18.883 - 10.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     9.352    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.771 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.119    16.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X54Y10         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.664    18.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X54Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.420    19.303    
                         clock uncertainty           -0.057    19.246    
    SLICE_X54Y10         FDCE (Recov_fdce_C_CLR)     -0.536    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  1.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.128ns (6.189%)  route 1.940ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.940     4.955    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y29         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.583     3.179    
    SLICE_X66Y29         FDCE (Remov_fdce_C_CLR)     -0.121     3.058    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.128ns (6.189%)  route 1.940ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.940     4.955    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y29         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.583     3.179    
    SLICE_X66Y29         FDCE (Remov_fdce_C_CLR)     -0.121     3.058    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.128ns (6.189%)  route 1.940ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.940     4.955    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y29         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism             -0.583     3.179    
    SLICE_X66Y29         FDCE (Remov_fdce_C_CLR)     -0.121     3.058    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.128ns (6.195%)  route 1.938ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.938     4.953    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y30         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.898     3.764    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.583     3.180    
    SLICE_X68Y30         FDCE (Remov_fdce_C_CLR)     -0.146     3.034    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.128ns (6.195%)  route 1.938ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.938     4.953    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y30         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.898     3.764    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism             -0.583     3.180    
    SLICE_X68Y30         FDCE (Remov_fdce_C_CLR)     -0.146     3.034    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.128ns (6.195%)  route 1.938ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.938     4.953    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y30         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.898     3.764    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.583     3.180    
    SLICE_X68Y30         FDCE (Remov_fdce_C_CLR)     -0.146     3.034    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.128ns (6.120%)  route 1.963ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.963     4.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X60Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X60Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     3.051    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.128ns (6.120%)  route 1.963ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.963     4.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X60Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X60Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     3.051    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.128ns (6.120%)  route 1.963ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.963     4.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X60Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X60Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     3.051    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.128ns (6.120%)  route 1.963ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    ddr2/ldc/FD_7_0
    SLICE_X82Y66         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDPE (Prop_fdpe_C_Q)         0.128     3.014 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        1.963     4.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X60Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X60Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     3.051    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  1.926    





