// Seed: 3685131393
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  tri   id_4
);
  assign id_3 = {id_0 - 1{id_2}};
  assign module_1.type_35 = 0;
  id_6(
      id_0, id_1, 1'b0, 1
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output wor id_3,
    output wire id_4,
    input wor id_5,
    output tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input supply0 id_12
    , id_26#(
        .id_27({1}),
        .id_28(1),
        .id_29(1)
    ),
    output tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input wor id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input wand id_22,
    output uwire id_23,
    input wire id_24
);
  assign id_28 = !1;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_5,
      id_6,
      id_14
  );
endmodule
