"use strict";

const fsm_vhdl = require('HDLparser/fsm_parser/fsm_vhdl');
const fsm_verilog = require('HDLparser/fsm_parser/fsm_verilog');
const General = require('HDLparser/utils/general');

async function get_svg_sm(language, code, comment_symbol) {
  if (language === General.LANGUAGES.VHDL) {
    let parser = new fsm_vhdl.Paser_fsm_vhdl(comment_symbol);
    let stm = await parser.get_svg_sm(code);
    return await stm;
  }
  else if (language === General.LANGUAGES.VERILOG || language === General.LANGUAGES.SYSTEMVERILOG) {
    let parser = new fsm_verilog.Paser_fsm_verilog(comment_symbol);
    await parser.init();
    let stm = await parser.get_svg_sm(code);
    return await stm;
  }
}

module.exports = {
  get_svg_sm: get_svg_sm
};
