#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 19 15:18:52 2025
# Process ID: 13962
# Current directory: /home/samarth/processor/processor.runs/synth_1
# Command line: vivado -log control_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_unit.tcl
# Log file: /home/samarth/processor/processor.runs/synth_1/control_unit.vds
# Journal file: /home/samarth/processor/processor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source control_unit.tcl -notrace
Command: synth_design -top control_unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14003 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2119.656 ; gain = 213.602 ; free physical = 2621 ; free virtual = 18182
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v:23]
	Parameter EXE bound to: 1'b0 
	Parameter WRITE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/samarth/processor/processor.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [/home/samarth/processor/processor.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instructions' [/home/samarth/processor/processor.srcs/sources_1/new/instructions.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instructions' (2#1) [/home/samarth/processor/processor.srcs/sources_1/new/instructions.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_bank' [/home/samarth/processor/processor.srcs/sources_1/new/register_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/samarth/processor/processor.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [/home/samarth/processor/processor.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'register_bank' (4#1) [/home/samarth/processor/processor.srcs/sources_1/new/register_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'acc' [/home/samarth/processor/processor.srcs/sources_1/new/acc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'acc' (5#1) [/home/samarth/processor/processor.srcs/sources_1/new/acc.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/samarth/processor/processor.srcs/sources_1/new/ALU.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/samarth/processor/processor.srcs/sources_1/new/ALU.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v:112]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (7#1) [/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-3331] design register_bank has unconnected port write_add[3]
WARNING: [Synth 8-3331] design register_bank has unconnected port write_add[2]
WARNING: [Synth 8-3331] design register_bank has unconnected port write_add[1]
WARNING: [Synth 8-3331] design register_bank has unconnected port write_add[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.406 ; gain = 275.352 ; free physical = 2636 ; free virtual = 18193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2184.375 ; gain = 278.320 ; free physical = 2639 ; free virtual = 18196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2192.379 ; gain = 286.324 ; free physical = 2639 ; free virtual = 18196
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg' [/home/samarth/processor/processor.srcs/sources_1/new/register.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'en_pc_reg' [/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'en_alu_reg' [/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'curr_reg' [/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.324 ; gain = 302.270 ; free physical = 2619 ; free virtual = 18176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[0].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[1].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[2].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[3].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[4].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[5].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[6].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[7].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[8].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[9].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[10].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[11].rg/Q_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[12].rg/Q_reg[7]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[12].rg/Q_reg[6]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[12].rg/Q_reg[5]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (bank/bank_reg[12].rg/Q_reg[4]) is unused and will be removed from module control_unit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2454 ; free virtual = 18013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|instructions | p_0_out    | 32x8          | LUT            | 
|control_unit | p_0_out    | 32x8          | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2454 ; free virtual = 18013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2454 ; free virtual = 18013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2465 ; free virtual = 18024
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 148 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.668 ; gain = 411.613 ; free physical = 2473 ; free virtual = 18032
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2317.676 ; gain = 411.613 ; free physical = 2473 ; free virtual = 18032
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.676 ; gain = 0.000 ; free physical = 2562 ; free virtual = 18117
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.324 ; gain = 0.000 ; free physical = 2486 ; free virtual = 18041
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2398.324 ; gain = 515.168 ; free physical = 2549 ; free virtual = 18104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.324 ; gain = 0.000 ; free physical = 2549 ; free virtual = 18104
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/samarth/processor/processor.runs/synth_1/control_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_unit_utilization_synth.rpt -pb control_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 15:19:45 2025...
