{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 10:57:45 2010 " "Info: Processing started: Wed Jun 16 10:57:45 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "intrb~latch " "Warning: Node \"intrb~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ibfb~latch " "Warning: Node \"ibfb~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "obfb~latch " "Warning: Node \"obfb~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "intra~latch " "Warning: Node \"intra~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ibfa~latch " "Warning: Node \"ibfa~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "obfa~latch " "Warning: Node \"obfa~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[0\] " "Warning: Node \"PB_R_IN\[0\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[0\] " "Warning: Node \"PA_R_IN\[0\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[0\] " "Warning: Node \"PC_R_IN\[0\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[1\] " "Warning: Node \"PA_R_IN\[1\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[1\] " "Warning: Node \"PB_R_IN\[1\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[1\] " "Warning: Node \"PC_R_IN\[1\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[2\] " "Warning: Node \"PB_R_IN\[2\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[2\] " "Warning: Node \"PA_R_IN\[2\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[2\] " "Warning: Node \"PC_R_IN\[2\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[3\] " "Warning: Node \"PA_R_IN\[3\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[3\] " "Warning: Node \"PB_R_IN\[3\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[3\] " "Warning: Node \"PC_R_IN\[3\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[4\] " "Warning: Node \"PB_R_IN\[4\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[4\] " "Warning: Node \"PA_R_IN\[4\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[4\] " "Warning: Node \"PC_R_IN\[4\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[5\] " "Warning: Node \"PA_R_IN\[5\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[5\] " "Warning: Node \"PB_R_IN\[5\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[5\] " "Warning: Node \"PC_R_IN\[5\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[6\] " "Warning: Node \"PA_R_IN\[6\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[6\] " "Warning: Node \"PB_R_IN\[6\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[6\] " "Warning: Node \"PC_R_IN\[6\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PA_R_IN\[7\] " "Warning: Node \"PA_R_IN\[7\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PB_R_IN\[7\] " "Warning: Node \"PB_R_IN\[7\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PC_R_IN\[7\] " "Warning: Node \"PC_R_IN\[7\]\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[0\]\$latch " "Warning: Node \"D_out\[0\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[1\]\$latch " "Warning: Node \"D_out\[1\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[2\]\$latch " "Warning: Node \"D_out\[2\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[3\]\$latch " "Warning: Node \"D_out\[3\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[4\]\$latch " "Warning: Node \"D_out\[4\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[5\]\$latch " "Warning: Node \"D_out\[5\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[6\]\$latch " "Warning: Node \"D_out\[6\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "D_out\[7\]\$latch " "Warning: Node \"D_out\[7\]\$latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "obfa~head_lut " "Warning: Node \"obfa~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "obfa~224 " "Warning: Node \"obfa~224\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ibfa~head_lut " "Warning: Node \"ibfa~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "ibfa~181 " "Warning: Node \"ibfa~181\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "intra~head_lut " "Warning: Node \"intra~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "intra~625 " "Warning: Node \"intra~625\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "intra~626 " "Warning: Node \"intra~626\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ibfb~head_lut " "Warning: Node \"ibfb~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "ibfb~166 " "Warning: Node \"ibfb~166\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "obfb~head_lut " "Warning: Node \"obfb~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "obfb~171 " "Warning: Node \"obfb~171\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "intrb~head_lut " "Warning: Node \"intrb~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "intrb~564 " "Warning: Node \"intrb~564\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "A1 " "Info: Assuming node \"A1\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "A1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RD " "Info: Assuming node \"RD\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CS " "Info: Assuming node \"CS\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A0 " "Info: Assuming node \"A0\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "A0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PC_in\[2\] " "Info: Assuming node \"PC_in\[2\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D_in\[7\] " "Info: Assuming node \"D_in\[7\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "D_in\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PC_in\[6\] " "Info: Assuming node \"PC_in\[6\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PC_in\[4\] " "Info: Assuming node \"PC_in\[4\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "D_out\[7\]~0 " "Info: Detected gated clock \"D_out\[7\]~0\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 434 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "D_out\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PC_R_IN\[7\]~245 " "Info: Detected gated clock \"PC_R_IN\[7\]~245\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_R_IN\[7\]~245" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_R_IN\[0\]~9 " "Info: Detected gated clock \"PA_R_IN\[0\]~9\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_R_IN\[0\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PB_R_IN\[6\]~40 " "Info: Detected gated clock \"PB_R_IN\[6\]~40\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_R_IN\[6\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PC_in\[6\]~27 " "Info: Detected gated clock \"PC_in\[6\]~27\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[6\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbacka_new_2 " "Info: Detected gated clock \"stbacka_new_2\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbacka_new_2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_BUS_new " "Info: Detected gated clock \"PA_BUS_new\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 84 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_BUS_new" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbacka_new_1 " "Info: Detected gated clock \"stbacka_new_1\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 88 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbacka_new_1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "always0~19 " "Info: Detected gated clock \"always0~19\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbacka " "Info: Detected gated clock \"stbacka\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbacka" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_BUS~39 " "Info: Detected gated clock \"PA_BUS~39\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 32 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_BUS~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_0 " "Info: Detected gated clock \"PA_0\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 105 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbackb_new " "Info: Detected gated clock \"stbackb_new\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbackb_new" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "d_en~441 " "Info: Detected gated clock \"d_en~441\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_en~441" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PB_BUS~25 " "Info: Detected gated clock \"PB_BUS~25\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 33 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_BUS~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_CTRL_new " "Info: Detected gated clock \"BUS_CTRL_new\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_CTRL_new" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PB_0 " "Info: Detected gated clock \"PB_0\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 160 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "always12~49 " "Info: Detected gated clock \"always12~49\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "always12~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PB_MODE " "Info: Detected ripple clock \"PB_MODE\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_MODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_PB " "Info: Detected gated clock \"BUS_PB\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_PB" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PB_IO " "Info: Detected ripple clock \"PB_IO\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 29 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_IO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_PA~54 " "Info: Detected gated clock \"BUS_PA~54\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_PA~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PA_MODE\[0\] " "Info: Detected ripple clock \"PA_MODE\[0\]\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PA_MODE\[1\] " "Info: Detected ripple clock \"PA_MODE\[1\]\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PA_IO " "Info: Detected ripple clock \"PA_IO\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_IO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_PA " "Info: Detected gated clock \"BUS_PA\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_PA" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PCH_IO " "Info: Detected ripple clock \"PCH_IO\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 30 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCH_IO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PCL_IO " "Info: Detected ripple clock \"PCL_IO\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCL_IO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PC_CTRL " "Info: Detected gated clock \"PC_CTRL\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_CTRL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A1 register PA_MODE\[1\] register obfa~latch 92.3 MHz 10.834 ns Internal " "Info: Clock \"A1\" has Internal fmax of 92.3 MHz between source register \"PA_MODE\[1\]\" and destination register \"obfa~latch\" (period= 10.834 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.943 ns + Longest register register " "Info: + Longest register to register delay is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PA_MODE\[1\] 1 REG LCFF_X22_Y25_N15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N15; Fanout = 14; REG Node = 'PA_MODE\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns intra~623 2 COMB LCCOMB_X22_Y25_N18 4 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X22_Y25_N18; Fanout = 4; COMB Node = 'intra~623'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { PA_MODE[1] intra~623 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.235 ns) 3.440 ns intra~head_lut 3 COMB LOOP LCCOMB_X22_Y25_N0 5 " "Info: 3: + IC(0.000 ns) + CELL(2.235 ns) = 3.440 ns; Loc. = LCCOMB_X22_Y25_N0; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { intra~623 intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 3.857 ns always4~63 4 COMB LCCOMB_X22_Y25_N10 4 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 3.857 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 4.543 ns obfa~224 5 COMB LOOP LCCOMB_X21_Y25_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.686 ns) = 4.543 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X21_Y25_N22 " "Info: Loc. = LCCOMB_X21_Y25_N22; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X21_Y25_N10 " "Info: Loc. = LCCOMB_X21_Y25_N10; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.943 ns obfa~latch 6 REG LCCOMB_X21_Y25_N30 4 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.943 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 73.11 % ) " "Info: Total cell delay = 3.614 ns ( 73.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 26.89 % ) " "Info: Total interconnect delay = 1.329 ns ( 26.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { PA_MODE[1] intra~623 intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { PA_MODE[1] {} intra~623 {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.812ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.393ns 2.235ns 0.150ns 0.686ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.723 ns - Smallest " "Info: - Smallest clock skew is 0.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 destination 4.810 ns + Shortest register " "Info: + Shortest clock path from clock \"A1\" to destination register is 4.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 24; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.275 ns) 2.916 ns BUS_CTRL_new 2 COMB LCCOMB_X24_Y25_N8 14 " "Info: 2: + IC(1.642 ns) + CELL(0.275 ns) = 2.916 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { A1 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.438 ns) 4.072 ns stbacka_new_2 3 COMB LCCOMB_X22_Y25_N16 5 " "Info: 3: + IC(0.718 ns) + CELL(0.438 ns) = 4.072 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.271 ns) 4.810 ns obfa~latch 4 REG LCCOMB_X21_Y25_N30 4 " "Info: 4: + IC(0.467 ns) + CELL(0.271 ns) = 4.810 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.983 ns ( 41.23 % ) " "Info: Total cell delay = 1.983 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.827 ns ( 58.77 % ) " "Info: Total interconnect delay = 2.827 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { A1 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.642ns 0.718ns 0.467ns } { 0.000ns 0.999ns 0.275ns 0.438ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 source 4.087 ns - Longest register " "Info: - Longest clock path from clock \"A1\" to source register is 4.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 24; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.150 ns) 2.800 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.651 ns) + CELL(0.150 ns) = 2.800 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { A1 PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.537 ns) 4.087 ns PA_MODE\[1\] 3 REG LCFF_X22_Y25_N15 14 " "Info: 3: + IC(0.750 ns) + CELL(0.537 ns) = 4.087 ns; Loc. = LCFF_X22_Y25_N15; Fanout = 14; REG Node = 'PA_MODE\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 41.25 % ) " "Info: Total cell delay = 1.686 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.401 ns ( 58.75 % ) " "Info: Total interconnect delay = 2.401 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { A1 PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { A1 {} A1~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.651ns 0.750ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { A1 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.642ns 0.718ns 0.467ns } { 0.000ns 0.999ns 0.275ns 0.438ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { A1 PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { A1 {} A1~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.651ns 0.750ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.947 ns + " "Info: + Micro setup delay of destination is 0.947 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { PA_MODE[1] intra~623 intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { PA_MODE[1] {} intra~623 {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.812ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.393ns 2.235ns 0.150ns 0.686ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { A1 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.642ns 0.718ns 0.467ns } { 0.000ns 0.999ns 0.275ns 0.438ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { A1 PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { A1 {} A1~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.651ns 0.750ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WR register intra~_emulated register intra~latch 98.74 MHz 10.128 ns Internal " "Info: Clock \"WR\" has Internal fmax of 98.74 MHz between source register \"intra~_emulated\" and destination register \"intra~latch\" (period= 10.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.849 ns + Longest register register " "Info: + Longest register to register delay is 1.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intra~_emulated 1 REG LCFF_X22_Y25_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N1; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.442 ns) 1.442 ns intra~626 2 COMB LOOP LCCOMB_X22_Y25_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.442 ns) = 1.442 ns; Loc. = LCCOMB_X22_Y25_N22; Fanout = 2; COMB LOOP Node = 'intra~626'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { intra~_emulated intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.849 ns intra~latch 3 REG LCCOMB_X22_Y25_N28 4 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 1.849 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 4; REG Node = 'intra~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { intra~626 intra~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 86.10 % ) " "Info: Total cell delay = 1.592 ns ( 86.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 13.90 % ) " "Info: Total interconnect delay = 0.257 ns ( 13.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { intra~_emulated intra~626 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { intra~_emulated {} intra~626 {} intra~latch {} } { 0.000ns 0.000ns 0.257ns } { 0.000ns 1.442ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.990 ns - Smallest " "Info: - Smallest clock skew is -1.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 4.876 ns + Shortest register " "Info: + Shortest clock path from clock \"WR\" to destination register is 4.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.275 ns) 3.240 ns PA_BUS~39 2 COMB LCCOMB_X25_Y25_N30 6 " "Info: 2: + IC(2.123 ns) + CELL(0.275 ns) = 3.240 ns; Loc. = LCCOMB_X25_Y25_N30; Fanout = 6; COMB Node = 'PA_BUS~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { WR PA_BUS~39 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.420 ns) 4.334 ns PA_0 3 COMB LCCOMB_X22_Y25_N8 5 " "Info: 3: + IC(0.674 ns) + CELL(0.420 ns) = 4.334 ns; Loc. = LCCOMB_X22_Y25_N8; Fanout = 5; COMB Node = 'PA_0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { PA_BUS~39 PA_0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 4.876 ns intra~latch 4 REG LCCOMB_X22_Y25_N28 4 " "Info: 4: + IC(0.271 ns) + CELL(0.271 ns) = 4.876 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 4; REG Node = 'intra~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { PA_0 intra~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.808 ns ( 37.08 % ) " "Info: Total cell delay = 1.808 ns ( 37.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.068 ns ( 62.92 % ) " "Info: Total interconnect delay = 3.068 ns ( 62.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { WR PA_BUS~39 PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.876 ns" { WR {} WR~combout {} PA_BUS~39 {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 2.123ns 0.674ns 0.271ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 6.866 ns - Longest register " "Info: - Longest clock path from clock \"WR\" to source register is 6.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.275 ns) 3.237 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(2.120 ns) + CELL(0.275 ns) = 3.237 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.787 ns) 4.774 ns PA_MODE\[0\] 3 REG LCFF_X22_Y25_N31 14 " "Info: 3: + IC(0.750 ns) + CELL(0.787 ns) = 4.774 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 14; REG Node = 'PA_MODE\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { PC_CTRL PA_MODE[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.388 ns) 5.514 ns always0~19 4 COMB LCCOMB_X22_Y25_N14 6 " "Info: 4: + IC(0.352 ns) + CELL(0.388 ns) = 5.514 ns; Loc. = LCCOMB_X22_Y25_N14; Fanout = 6; COMB Node = 'always0~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { PA_MODE[0] always0~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 6.066 ns stbacka 5 COMB LCCOMB_X22_Y25_N26 3 " "Info: 5: + IC(0.277 ns) + CELL(0.275 ns) = 6.066 ns; Loc. = LCCOMB_X22_Y25_N26; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { always0~19 stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.537 ns) 6.866 ns intra~_emulated 6 REG LCFF_X22_Y25_N1 3 " "Info: 6: + IC(0.263 ns) + CELL(0.537 ns) = 6.866 ns; Loc. = LCFF_X22_Y25_N1; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { stbacka intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 45.21 % ) " "Info: Total cell delay = 3.104 ns ( 45.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.762 ns ( 54.79 % ) " "Info: Total interconnect delay = 3.762 ns ( 54.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { WR PC_CTRL PA_MODE[0] always0~19 stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always0~19 {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.352ns 0.277ns 0.263ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.388ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { WR PA_BUS~39 PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.876 ns" { WR {} WR~combout {} PA_BUS~39 {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 2.123ns 0.674ns 0.271ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { WR PC_CTRL PA_MODE[0] always0~19 stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always0~19 {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.352ns 0.277ns 0.263ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.388ns 0.275ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.975 ns + " "Info: + Micro setup delay of destination is 0.975 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { intra~_emulated intra~626 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { intra~_emulated {} intra~626 {} intra~latch {} } { 0.000ns 0.000ns 0.257ns } { 0.000ns 1.442ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { WR PA_BUS~39 PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.876 ns" { WR {} WR~combout {} PA_BUS~39 {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 2.123ns 0.674ns 0.271ns } { 0.000ns 0.842ns 0.275ns 0.420ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { WR PC_CTRL PA_MODE[0] always0~19 stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always0~19 {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.352ns 0.277ns 0.263ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.388ns 0.275ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RD register PA_MODE\[1\] register obfa~latch 99.25 MHz 10.076 ns Internal " "Info: Clock \"RD\" has Internal fmax of 99.25 MHz between source register \"PA_MODE\[1\]\" and destination register \"obfa~latch\" (period= 10.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.943 ns + Longest register register " "Info: + Longest register to register delay is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PA_MODE\[1\] 1 REG LCFF_X22_Y25_N15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N15; Fanout = 14; REG Node = 'PA_MODE\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns intra~623 2 COMB LCCOMB_X22_Y25_N18 4 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X22_Y25_N18; Fanout = 4; COMB Node = 'intra~623'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { PA_MODE[1] intra~623 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.235 ns) 3.440 ns intra~head_lut 3 COMB LOOP LCCOMB_X22_Y25_N0 5 " "Info: 3: + IC(0.000 ns) + CELL(2.235 ns) = 3.440 ns; Loc. = LCCOMB_X22_Y25_N0; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { intra~623 intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 3.857 ns always4~63 4 COMB LCCOMB_X22_Y25_N10 4 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 3.857 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 4.543 ns obfa~224 5 COMB LOOP LCCOMB_X21_Y25_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.686 ns) = 4.543 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X21_Y25_N22 " "Info: Loc. = LCCOMB_X21_Y25_N22; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X21_Y25_N10 " "Info: Loc. = LCCOMB_X21_Y25_N10; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.943 ns obfa~latch 6 REG LCCOMB_X21_Y25_N30 4 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.943 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 73.11 % ) " "Info: Total cell delay = 3.614 ns ( 73.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 26.89 % ) " "Info: Total interconnect delay = 1.329 ns ( 26.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { PA_MODE[1] intra~623 intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { PA_MODE[1] {} intra~623 {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.812ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.393ns 2.235ns 0.150ns 0.686ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.102 ns - Smallest " "Info: - Smallest clock skew is 1.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 5.059 ns + Shortest register " "Info: + Shortest clock path from clock \"RD\" to destination register is 5.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RD 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.275 ns) 2.562 ns BUS_PA~54 2 COMB LCCOMB_X25_Y25_N24 3 " "Info: 2: + IC(1.308 ns) + CELL(0.275 ns) = 2.562 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { RD BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 3.165 ns BUS_CTRL_new 3 COMB LCCOMB_X24_Y25_N8 14 " "Info: 3: + IC(0.453 ns) + CELL(0.150 ns) = 3.165 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { BUS_PA~54 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.438 ns) 4.321 ns stbacka_new_2 4 COMB LCCOMB_X22_Y25_N16 5 " "Info: 4: + IC(0.718 ns) + CELL(0.438 ns) = 4.321 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.271 ns) 5.059 ns obfa~latch 5 REG LCCOMB_X21_Y25_N30 4 " "Info: 5: + IC(0.467 ns) + CELL(0.271 ns) = 5.059 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.113 ns ( 41.77 % ) " "Info: Total cell delay = 2.113 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.946 ns ( 58.23 % ) " "Info: Total interconnect delay = 2.946 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { RD BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.059 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.308ns 0.453ns 0.718ns 0.467ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.438ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 3.957 ns - Longest register " "Info: - Longest clock path from clock \"RD\" to source register is 3.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RD 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.385 ns) 2.670 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.306 ns) + CELL(0.385 ns) = 2.670 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { RD PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.537 ns) 3.957 ns PA_MODE\[1\] 3 REG LCFF_X22_Y25_N15 14 " "Info: 3: + IC(0.750 ns) + CELL(0.537 ns) = 3.957 ns; Loc. = LCFF_X22_Y25_N15; Fanout = 14; REG Node = 'PA_MODE\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.901 ns ( 48.04 % ) " "Info: Total cell delay = 1.901 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 51.96 % ) " "Info: Total interconnect delay = 2.056 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { RD PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.957 ns" { RD {} RD~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.306ns 0.750ns } { 0.000ns 0.979ns 0.385ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { RD BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.059 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.308ns 0.453ns 0.718ns 0.467ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.438ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { RD PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.957 ns" { RD {} RD~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.306ns 0.750ns } { 0.000ns 0.979ns 0.385ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.947 ns + " "Info: + Micro setup delay of destination is 0.947 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { PA_MODE[1] intra~623 intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { PA_MODE[1] {} intra~623 {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.812ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.393ns 2.235ns 0.150ns 0.686ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { RD BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.059 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.308ns 0.453ns 0.718ns 0.467ns } { 0.000ns 0.979ns 0.275ns 0.150ns 0.438ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { RD PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.957 ns" { RD {} RD~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.306ns 0.750ns } { 0.000ns 0.979ns 0.385ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CS register PA_MODE\[1\] register obfa~latch 96.79 MHz 10.332 ns Internal " "Info: Clock \"CS\" has Internal fmax of 96.79 MHz between source register \"PA_MODE\[1\]\" and destination register \"obfa~latch\" (period= 10.332 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.943 ns + Longest register register " "Info: + Longest register to register delay is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PA_MODE\[1\] 1 REG LCFF_X22_Y25_N15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N15; Fanout = 14; REG Node = 'PA_MODE\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns intra~623 2 COMB LCCOMB_X22_Y25_N18 4 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X22_Y25_N18; Fanout = 4; COMB Node = 'intra~623'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { PA_MODE[1] intra~623 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.235 ns) 3.440 ns intra~head_lut 3 COMB LOOP LCCOMB_X22_Y25_N0 5 " "Info: 3: + IC(0.000 ns) + CELL(2.235 ns) = 3.440 ns; Loc. = LCCOMB_X22_Y25_N0; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { intra~623 intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 3.857 ns always4~63 4 COMB LCCOMB_X22_Y25_N10 4 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 3.857 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 4.543 ns obfa~224 5 COMB LOOP LCCOMB_X21_Y25_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.686 ns) = 4.543 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X21_Y25_N22 " "Info: Loc. = LCCOMB_X21_Y25_N22; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X21_Y25_N10 " "Info: Loc. = LCCOMB_X21_Y25_N10; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.943 ns obfa~latch 6 REG LCCOMB_X21_Y25_N30 4 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.943 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 73.11 % ) " "Info: Total cell delay = 3.614 ns ( 73.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 26.89 % ) " "Info: Total interconnect delay = 1.329 ns ( 26.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { PA_MODE[1] intra~623 intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { PA_MODE[1] {} intra~623 {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.812ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.393ns 2.235ns 0.150ns 0.686ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.974 ns - Smallest " "Info: - Smallest clock skew is 0.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 5.182 ns + Shortest register " "Info: + Shortest clock path from clock \"CS\" to destination register is 5.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.150 ns) 2.685 ns BUS_PA~54 2 COMB LCCOMB_X25_Y25_N24 3 " "Info: 2: + IC(1.683 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { CS BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 3.288 ns BUS_CTRL_new 3 COMB LCCOMB_X24_Y25_N8 14 " "Info: 3: + IC(0.453 ns) + CELL(0.150 ns) = 3.288 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { BUS_PA~54 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.438 ns) 4.444 ns stbacka_new_2 4 COMB LCCOMB_X22_Y25_N16 5 " "Info: 4: + IC(0.718 ns) + CELL(0.438 ns) = 4.444 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.271 ns) 5.182 ns obfa~latch 5 REG LCCOMB_X21_Y25_N30 4 " "Info: 5: + IC(0.467 ns) + CELL(0.271 ns) = 5.182 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 35.91 % ) " "Info: Total cell delay = 1.861 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.321 ns ( 64.09 % ) " "Info: Total interconnect delay = 3.321 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { CS BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.683ns 0.453ns 0.718ns 0.467ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.438ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 4.208 ns - Longest register " "Info: - Longest clock path from clock \"CS\" to source register is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.398 ns) 2.921 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.671 ns) + CELL(0.398 ns) = 2.921 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { CS PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.537 ns) 4.208 ns PA_MODE\[1\] 3 REG LCFF_X22_Y25_N15 14 " "Info: 3: + IC(0.750 ns) + CELL(0.537 ns) = 4.208 ns; Loc. = LCFF_X22_Y25_N15; Fanout = 14; REG Node = 'PA_MODE\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 42.47 % ) " "Info: Total cell delay = 1.787 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.421 ns ( 57.53 % ) " "Info: Total interconnect delay = 2.421 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { CS PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { CS {} CS~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.671ns 0.750ns } { 0.000ns 0.852ns 0.398ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { CS BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.683ns 0.453ns 0.718ns 0.467ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.438ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { CS PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { CS {} CS~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.671ns 0.750ns } { 0.000ns 0.852ns 0.398ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.947 ns + " "Info: + Micro setup delay of destination is 0.947 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { PA_MODE[1] intra~623 intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { PA_MODE[1] {} intra~623 {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.812ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.393ns 2.235ns 0.150ns 0.686ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { CS BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.683ns 0.453ns 0.718ns 0.467ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.438ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { CS PC_CTRL PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { CS {} CS~combout {} PC_CTRL {} PA_MODE[1] {} } { 0.000ns 0.000ns 1.671ns 0.750ns } { 0.000ns 0.852ns 0.398ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A0 register obfb~_emulated register obfb~latch 100.56 MHz 9.944 ns Internal " "Info: Clock \"A0\" has Internal fmax of 100.56 MHz between source register \"obfb~_emulated\" and destination register \"obfb~latch\" (period= 9.944 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.700 ns + Longest register register " "Info: + Longest register to register delay is 1.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfb~_emulated 1 REG LCFF_X24_Y26_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y26_N17; Fanout = 3; REG Node = 'obfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.292 ns) 1.292 ns obfb~171 2 COMB LOOP LCCOMB_X24_Y25_N26 2 " "Info: 2: + IC(0.000 ns) + CELL(1.292 ns) = 1.292 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X24_Y25_N30 " "Info: Loc. = LCCOMB_X24_Y25_N30; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~564 LCCOMB_X24_Y25_N18 " "Info: Loc. = LCCOMB_X24_Y25_N18; Node \"intrb~564\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X24_Y25_N16 " "Info: Loc. = LCCOMB_X24_Y25_N16; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { obfb~_emulated obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.700 ns obfb~latch 3 REG LCCOMB_X24_Y25_N12 4 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 1.700 ns; Loc. = LCCOMB_X24_Y25_N12; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 84.82 % ) " "Info: Total cell delay = 1.442 ns ( 84.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.258 ns ( 15.18 % ) " "Info: Total interconnect delay = 0.258 ns ( 15.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { obfb~_emulated obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.700 ns" { obfb~_emulated {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.258ns } { 0.000ns 1.292ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.902 ns - Smallest " "Info: - Smallest clock skew is -1.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 4.952 ns + Shortest register " "Info: + Shortest clock path from clock \"A0\" to destination register is 4.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.393 ns) 3.136 ns BUS_CTRL_new 2 COMB LCCOMB_X24_Y25_N8 14 " "Info: 2: + IC(1.911 ns) + CELL(0.393 ns) = 3.136 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { A0 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.438 ns) 4.302 ns stbackb_new 3 COMB LCCOMB_X24_Y25_N0 5 " "Info: 3: + IC(0.728 ns) + CELL(0.438 ns) = 4.302 ns; Loc. = LCCOMB_X24_Y25_N0; Fanout = 5; COMB Node = 'stbackb_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { BUS_CTRL_new stbackb_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 4.952 ns obfb~latch 4 REG LCCOMB_X24_Y25_N12 4 " "Info: 4: + IC(0.257 ns) + CELL(0.393 ns) = 4.952 ns; Loc. = LCCOMB_X24_Y25_N12; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { stbackb_new obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.056 ns ( 41.52 % ) " "Info: Total cell delay = 2.056 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.896 ns ( 58.48 % ) " "Info: Total interconnect delay = 2.896 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { A0 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.911ns 0.728ns 0.257ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 6.854 ns - Longest register " "Info: - Longest clock path from clock \"A0\" to source register is 6.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.438 ns) 3.203 ns BUS_PB 2 COMB LCCOMB_X25_Y25_N22 5 " "Info: 2: + IC(1.933 ns) + CELL(0.438 ns) = 3.203 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 5; COMB Node = 'BUS_PB'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { A0 BUS_PB } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.000 ns) 5.308 ns BUS_PB~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(2.105 ns) + CELL(0.000 ns) = 5.308 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'BUS_PB~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { BUS_PB BUS_PB~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.854 ns obfb~_emulated 4 REG LCFF_X24_Y26_N17 3 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.854 ns; Loc. = LCFF_X24_Y26_N17; Fanout = 3; REG Node = 'obfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 26.36 % ) " "Info: Total cell delay = 1.807 ns ( 26.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 73.64 % ) " "Info: Total interconnect delay = 5.047 ns ( 73.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { A0 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { A0 {} A0~combout {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 1.933ns 2.105ns 1.009ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { A0 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.911ns 0.728ns 0.257ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { A0 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { A0 {} A0~combout {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 1.933ns 2.105ns 1.009ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.120 ns + " "Info: + Micro setup delay of destination is 1.120 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { obfb~_emulated obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.700 ns" { obfb~_emulated {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.258ns } { 0.000ns 1.292ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { A0 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.911ns 0.728ns 0.257ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { A0 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { A0 {} A0~combout {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 1.933ns 2.105ns 1.009ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PC_in\[2\] register intrb~_emulated register obfb~latch 270.27 MHz 3.7 ns Internal " "Info: Clock \"PC_in\[2\]\" has Internal fmax of 270.27 MHz between source register \"intrb~_emulated\" and destination register \"obfb~latch\" (period= 3.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.146 ns + Longest register register " "Info: + Longest register to register delay is 1.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intrb~_emulated 1 REG LCFF_X24_Y25_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N31; Fanout = 3; REG Node = 'intrb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~head_lut 2 COMB LOOP LCCOMB_X24_Y25_N30 8 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X24_Y25_N30 " "Info: Loc. = LCCOMB_X24_Y25_N30; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~564 LCCOMB_X24_Y25_N18 " "Info: Loc. = LCCOMB_X24_Y25_N18; Node \"intrb~564\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intrb~_emulated intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.415 ns) 0.738 ns obfb~171 3 COMB LOOP LCCOMB_X24_Y25_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.415 ns) = 0.738 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X24_Y25_N30 " "Info: Loc. = LCCOMB_X24_Y25_N30; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~564 LCCOMB_X24_Y25_N18 " "Info: Loc. = LCCOMB_X24_Y25_N18; Node \"intrb~564\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X24_Y25_N16 " "Info: Loc. = LCCOMB_X24_Y25_N16; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { intrb~head_lut obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.146 ns obfb~latch 4 REG LCCOMB_X24_Y25_N12 4 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.146 ns; Loc. = LCCOMB_X24_Y25_N12; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.888 ns ( 77.49 % ) " "Info: Total cell delay = 0.888 ns ( 77.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.258 ns ( 22.51 % ) " "Info: Total interconnect delay = 0.258 ns ( 22.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { intrb~_emulated intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.146 ns" { intrb~_emulated {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.258ns } { 0.000ns 0.323ns 0.415ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.666 ns - Smallest " "Info: - Smallest clock skew is 0.666 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[2\] destination 3.330 ns + Shortest register " "Info: + Shortest clock path from clock \"PC_in\[2\]\" to destination register is 3.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.275 ns) 2.680 ns stbackb_new 2 COMB LCCOMB_X24_Y25_N0 5 " "Info: 2: + IC(1.406 ns) + CELL(0.275 ns) = 2.680 ns; Loc. = LCCOMB_X24_Y25_N0; Fanout = 5; COMB Node = 'stbackb_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { PC_in[2] stbackb_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 3.330 ns obfb~latch 3 REG LCCOMB_X24_Y25_N12 4 " "Info: 3: + IC(0.257 ns) + CELL(0.393 ns) = 3.330 ns; Loc. = LCCOMB_X24_Y25_N12; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { stbackb_new obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 50.06 % ) " "Info: Total cell delay = 1.667 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 49.94 % ) " "Info: Total interconnect delay = 1.663 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { PC_in[2] stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.330 ns" { PC_in[2] {} PC_in[2]~combout {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.406ns 0.257ns } { 0.000ns 0.999ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[2\] source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"PC_in\[2\]\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns PC_in\[2\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'PC_in\[2\]~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { PC_in[2] PC_in[2]~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.664 ns intrb~_emulated 3 REG LCFF_X24_Y25_N31 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X24_Y25_N31; Fanout = 3; REG Node = 'intrb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { PC_in[2] stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.330 ns" { PC_in[2] {} PC_in[2]~combout {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.406ns 0.257ns } { 0.000ns 0.999ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.120 ns + " "Info: + Micro setup delay of destination is 1.120 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { intrb~_emulated intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.146 ns" { intrb~_emulated {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.258ns } { 0.000ns 0.323ns 0.415ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { PC_in[2] stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.330 ns" { PC_in[2] {} PC_in[2]~combout {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.406ns 0.257ns } { 0.000ns 0.999ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D_in\[7\] register intra~latch register intra~latch 311.72 MHz 3.208 ns Internal " "Info: Clock \"D_in\[7\]\" has Internal fmax of 311.72 MHz between source register \"intra~latch\" and destination register \"intra~latch\" (period= 3.208 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.233 ns + Longest register register " "Info: + Longest register to register delay is 2.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intra~latch 1 REG LCCOMB_X22_Y25_N28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 4; REG Node = 'intra~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.826 ns) 1.826 ns intra~626 2 COMB LOOP LCCOMB_X22_Y25_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.826 ns) = 1.826 ns; Loc. = LCCOMB_X22_Y25_N22; Fanout = 2; COMB LOOP Node = 'intra~626'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { intra~latch intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.233 ns intra~latch 3 REG LCCOMB_X22_Y25_N28 4 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 2.233 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 4; REG Node = 'intra~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { intra~626 intra~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.976 ns ( 88.49 % ) " "Info: Total cell delay = 1.976 ns ( 88.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 11.51 % ) " "Info: Total interconnect delay = 0.257 ns ( 11.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { intra~latch intra~626 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.233 ns" { intra~latch {} intra~626 {} intra~latch {} } { 0.000ns 0.000ns 0.257ns } { 0.000ns 1.826ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D_in\[7\] destination 4.043 ns + Shortest register " "Info: + Shortest clock path from clock \"D_in\[7\]\" to destination register is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D_in\[7\] 1 CLK PIN_C13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 15; CLK Node = 'D_in\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[7] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.410 ns) 2.656 ns BUS_CTRL_new 2 COMB LCCOMB_X24_Y25_N8 14 " "Info: 2: + IC(1.267 ns) + CELL(0.410 ns) = 2.656 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { D_in[7] BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.149 ns) 3.501 ns PA_0 3 COMB LCCOMB_X22_Y25_N8 5 " "Info: 3: + IC(0.696 ns) + CELL(0.149 ns) = 3.501 ns; Loc. = LCCOMB_X22_Y25_N8; Fanout = 5; COMB Node = 'PA_0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { BUS_CTRL_new PA_0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 4.043 ns intra~latch 4 REG LCCOMB_X22_Y25_N28 4 " "Info: 4: + IC(0.271 ns) + CELL(0.271 ns) = 4.043 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 4; REG Node = 'intra~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { PA_0 intra~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 44.74 % ) " "Info: Total cell delay = 1.809 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.234 ns ( 55.26 % ) " "Info: Total interconnect delay = 2.234 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { D_in[7] BUS_CTRL_new PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 1.267ns 0.696ns 0.271ns } { 0.000ns 0.979ns 0.410ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D_in\[7\] source 4.043 ns - Longest register " "Info: - Longest clock path from clock \"D_in\[7\]\" to source register is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D_in\[7\] 1 CLK PIN_C13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 15; CLK Node = 'D_in\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[7] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.410 ns) 2.656 ns BUS_CTRL_new 2 COMB LCCOMB_X24_Y25_N8 14 " "Info: 2: + IC(1.267 ns) + CELL(0.410 ns) = 2.656 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { D_in[7] BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.149 ns) 3.501 ns PA_0 3 COMB LCCOMB_X22_Y25_N8 5 " "Info: 3: + IC(0.696 ns) + CELL(0.149 ns) = 3.501 ns; Loc. = LCCOMB_X22_Y25_N8; Fanout = 5; COMB Node = 'PA_0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { BUS_CTRL_new PA_0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 4.043 ns intra~latch 4 REG LCCOMB_X22_Y25_N28 4 " "Info: 4: + IC(0.271 ns) + CELL(0.271 ns) = 4.043 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 4; REG Node = 'intra~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { PA_0 intra~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 44.74 % ) " "Info: Total cell delay = 1.809 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.234 ns ( 55.26 % ) " "Info: Total interconnect delay = 2.234 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { D_in[7] BUS_CTRL_new PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 1.267ns 0.696ns 0.271ns } { 0.000ns 0.979ns 0.410ns 0.149ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { D_in[7] BUS_CTRL_new PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 1.267ns 0.696ns 0.271ns } { 0.000ns 0.979ns 0.410ns 0.149ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { D_in[7] BUS_CTRL_new PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 1.267ns 0.696ns 0.271ns } { 0.000ns 0.979ns 0.410ns 0.149ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.975 ns + " "Info: + Micro setup delay of destination is 0.975 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { intra~latch intra~626 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.233 ns" { intra~latch {} intra~626 {} intra~latch {} } { 0.000ns 0.000ns 0.257ns } { 0.000ns 1.826ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { D_in[7] BUS_CTRL_new PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 1.267ns 0.696ns 0.271ns } { 0.000ns 0.979ns 0.410ns 0.149ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { D_in[7] BUS_CTRL_new PA_0 intra~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} PA_0 {} intra~latch {} } { 0.000ns 0.000ns 1.267ns 0.696ns 0.271ns } { 0.000ns 0.979ns 0.410ns 0.149ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PC_in\[6\] register intra~_emulated register obfa~latch 188.18 MHz 5.314 ns Internal " "Info: Clock \"PC_in\[6\]\" has Internal fmax of 188.18 MHz between source register \"intra~_emulated\" and destination register \"obfa~latch\" (period= 5.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.826 ns + Longest register register " "Info: + Longest register to register delay is 1.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intra~_emulated 1 REG LCFF_X22_Y25_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N1; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intra~head_lut 2 COMB LOOP LCCOMB_X22_Y25_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y25_N0; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intra~_emulated intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 0.740 ns always4~63 3 COMB LCCOMB_X22_Y25_N10 4 " "Info: 3: + IC(0.267 ns) + CELL(0.150 ns) = 0.740 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 1.426 ns obfa~224 4 COMB LOOP LCCOMB_X21_Y25_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.686 ns) = 1.426 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X21_Y25_N22 " "Info: Loc. = LCCOMB_X21_Y25_N22; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X21_Y25_N10 " "Info: Loc. = LCCOMB_X21_Y25_N10; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.826 ns obfa~latch 5 REG LCCOMB_X21_Y25_N30 4 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 1.826 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 71.69 % ) " "Info: Total cell delay = 1.309 ns ( 71.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.517 ns ( 28.31 % ) " "Info: Total interconnect delay = 0.517 ns ( 28.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.826 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.323ns 0.150ns 0.686ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.366 ns - Smallest " "Info: - Smallest clock skew is 0.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[6\] destination 3.852 ns + Shortest register " "Info: + Shortest clock path from clock \"PC_in\[6\]\" to destination register is 3.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns PC_in\[6\] 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'PC_in\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.150 ns) 2.686 ns stbacka 2 COMB LCCOMB_X22_Y25_N26 3 " "Info: 2: + IC(1.674 ns) + CELL(0.150 ns) = 2.686 ns; Loc. = LCCOMB_X22_Y25_N26; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { PC_in[6] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 3.114 ns stbacka_new_2 3 COMB LCCOMB_X22_Y25_N16 5 " "Info: 3: + IC(0.278 ns) + CELL(0.150 ns) = 3.114 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { stbacka stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.271 ns) 3.852 ns obfa~latch 4 REG LCCOMB_X21_Y25_N30 4 " "Info: 4: + IC(0.467 ns) + CELL(0.271 ns) = 3.852 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 37.20 % ) " "Info: Total cell delay = 1.433 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 62.80 % ) " "Info: Total interconnect delay = 2.419 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.852 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.852 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.674ns 0.278ns 0.467ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[6\] source 3.486 ns - Longest register " "Info: - Longest clock path from clock \"PC_in\[6\]\" to source register is 3.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns PC_in\[6\] 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'PC_in\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.150 ns) 2.686 ns stbacka 2 COMB LCCOMB_X22_Y25_N26 3 " "Info: 2: + IC(1.674 ns) + CELL(0.150 ns) = 2.686 ns; Loc. = LCCOMB_X22_Y25_N26; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { PC_in[6] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.537 ns) 3.486 ns intra~_emulated 3 REG LCFF_X22_Y25_N1 3 " "Info: 3: + IC(0.263 ns) + CELL(0.537 ns) = 3.486 ns; Loc. = LCFF_X22_Y25_N1; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { stbacka intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 44.43 % ) " "Info: Total cell delay = 1.549 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.937 ns ( 55.57 % ) " "Info: Total interconnect delay = 1.937 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { PC_in[6] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.674ns 0.263ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.852 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.852 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.674ns 0.278ns 0.467ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { PC_in[6] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.674ns 0.263ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.947 ns + " "Info: + Micro setup delay of destination is 0.947 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.826 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.323ns 0.150ns 0.686ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.852 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.852 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.674ns 0.278ns 0.467ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { PC_in[6] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.674ns 0.263ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PC_in\[4\] register intra~_emulated register obfa~latch 188.18 MHz 5.314 ns Internal " "Info: Clock \"PC_in\[4\]\" has Internal fmax of 188.18 MHz between source register \"intra~_emulated\" and destination register \"obfa~latch\" (period= 5.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.826 ns + Longest register register " "Info: + Longest register to register delay is 1.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intra~_emulated 1 REG LCFF_X22_Y25_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N1; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intra~head_lut 2 COMB LOOP LCCOMB_X22_Y25_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y25_N0; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intra~_emulated intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 0.740 ns always4~63 3 COMB LCCOMB_X22_Y25_N10 4 " "Info: 3: + IC(0.267 ns) + CELL(0.150 ns) = 0.740 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 1.426 ns obfa~224 4 COMB LOOP LCCOMB_X21_Y25_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.686 ns) = 1.426 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X21_Y25_N22 " "Info: Loc. = LCCOMB_X21_Y25_N22; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X21_Y25_N10 " "Info: Loc. = LCCOMB_X21_Y25_N10; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.826 ns obfa~latch 5 REG LCCOMB_X21_Y25_N30 4 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 1.826 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 71.69 % ) " "Info: Total cell delay = 1.309 ns ( 71.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.517 ns ( 28.31 % ) " "Info: Total interconnect delay = 0.517 ns ( 28.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.826 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.323ns 0.150ns 0.686ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.366 ns - Smallest " "Info: - Smallest clock skew is 0.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[4\] destination 3.920 ns + Shortest register " "Info: + Shortest clock path from clock \"PC_in\[4\]\" to destination register is 3.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns PC_in\[4\] 1 CLK PIN_M4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 3; CLK Node = 'PC_in\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.438 ns) 2.754 ns stbacka 2 COMB LCCOMB_X22_Y25_N26 3 " "Info: 2: + IC(1.484 ns) + CELL(0.438 ns) = 2.754 ns; Loc. = LCCOMB_X22_Y25_N26; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { PC_in[4] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 3.182 ns stbacka_new_2 3 COMB LCCOMB_X22_Y25_N16 5 " "Info: 3: + IC(0.278 ns) + CELL(0.150 ns) = 3.182 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { stbacka stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.271 ns) 3.920 ns obfa~latch 4 REG LCCOMB_X21_Y25_N30 4 " "Info: 4: + IC(0.467 ns) + CELL(0.271 ns) = 3.920 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 43.14 % ) " "Info: Total cell delay = 1.691 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 56.86 % ) " "Info: Total interconnect delay = 2.229 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { PC_in[4] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.484ns 0.278ns 0.467ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[4\] source 3.554 ns - Longest register " "Info: - Longest clock path from clock \"PC_in\[4\]\" to source register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns PC_in\[4\] 1 CLK PIN_M4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 3; CLK Node = 'PC_in\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.438 ns) 2.754 ns stbacka 2 COMB LCCOMB_X22_Y25_N26 3 " "Info: 2: + IC(1.484 ns) + CELL(0.438 ns) = 2.754 ns; Loc. = LCCOMB_X22_Y25_N26; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { PC_in[4] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.537 ns) 3.554 ns intra~_emulated 3 REG LCFF_X22_Y25_N1 3 " "Info: 3: + IC(0.263 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X22_Y25_N1; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { stbacka intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 50.84 % ) " "Info: Total cell delay = 1.807 ns ( 50.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.747 ns ( 49.16 % ) " "Info: Total interconnect delay = 1.747 ns ( 49.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { PC_in[4] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.484ns 0.263ns } { 0.000ns 0.832ns 0.438ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { PC_in[4] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.484ns 0.278ns 0.467ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { PC_in[4] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.484ns 0.263ns } { 0.000ns 0.832ns 0.438ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.947 ns + " "Info: + Micro setup delay of destination is 0.947 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.826 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.323ns 0.150ns 0.686ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { PC_in[4] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.484ns 0.278ns 0.467ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { PC_in[4] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.484ns 0.263ns } { 0.000ns 0.832ns 0.438ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A1 56 " "Warning: Circuit may not operate. Detected 56 non-operational path(s) clocked by clock \"A1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PCL_IO PC_R_IN\[0\] A1 3.966 ns " "Info: Found hold time violation between source  pin or register \"PCL_IO\" and destination pin or register \"PC_R_IN\[0\]\" for clock \"A1\" (Hold time is 3.966 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.205 ns + Largest " "Info: + Largest clock skew is 5.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 destination 9.229 ns + Longest register " "Info: + Longest clock path from clock \"A1\" to destination register is 9.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 24; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.150 ns) 2.800 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.651 ns) + CELL(0.150 ns) = 2.800 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { A1 PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.787 ns) 4.337 ns PA_MODE\[0\] 3 REG LCFF_X22_Y25_N31 14 " "Info: 3: + IC(0.750 ns) + CELL(0.787 ns) = 4.337 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 14; REG Node = 'PA_MODE\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { PC_CTRL PA_MODE[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.242 ns) 5.081 ns always12~49 4 COMB LCCOMB_X23_Y25_N8 5 " "Info: 4: + IC(0.502 ns) + CELL(0.242 ns) = 5.081 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 5; COMB Node = 'always12~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { PA_MODE[0] always12~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.378 ns) 5.715 ns PC_R_IN\[7\]~245 5 COMB LCCOMB_X23_Y25_N30 1 " "Info: 5: + IC(0.256 ns) + CELL(0.378 ns) = 5.715 ns; Loc. = LCCOMB_X23_Y25_N30; Fanout = 1; COMB Node = 'PC_R_IN\[7\]~245'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { always12~49 PC_R_IN[7]~245 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 7.592 ns PC_R_IN\[7\]~245clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.877 ns) + CELL(0.000 ns) = 7.592 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'PC_R_IN\[7\]~245clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 9.229 ns PC_R_IN\[0\] 7 REG LCCOMB_X23_Y25_N6 1 " "Info: 7: + IC(1.362 ns) + CELL(0.275 ns) = 9.229 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.831 ns ( 30.68 % ) " "Info: Total cell delay = 2.831 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.398 ns ( 69.32 % ) " "Info: Total interconnect delay = 6.398 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.229 ns" { A1 PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.229 ns" { A1 {} A1~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.651ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.999ns 0.150ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 source 4.024 ns - Shortest register " "Info: - Shortest clock path from clock \"A1\" to source register is 4.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 24; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.150 ns) 2.800 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.651 ns) + CELL(0.150 ns) = 2.800 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { A1 PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.537 ns) 4.024 ns PCL_IO 3 REG LCFF_X23_Y25_N5 18 " "Info: 3: + IC(0.687 ns) + CELL(0.537 ns) = 4.024 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { PC_CTRL PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 41.90 % ) " "Info: Total cell delay = 1.686 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.338 ns ( 58.10 % ) " "Info: Total interconnect delay = 2.338 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.024 ns" { A1 PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.024 ns" { A1 {} A1~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.651ns 0.687ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.229 ns" { A1 PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.229 ns" { A1 {} A1~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.651ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.999ns 0.150ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.024 ns" { A1 PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.024 ns" { A1 {} A1~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.651ns 0.687ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.989 ns - Shortest register register " "Info: - Shortest register to register delay is 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCL_IO 1 REG LCFF_X23_Y25_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns PC_R_IN\[0\]~244 2 COMB LCCOMB_X23_Y25_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 1; COMB Node = 'PC_R_IN\[0\]~244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PCL_IO PC_R_IN[0]~244 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 0.989 ns PC_R_IN\[0\] 3 REG LCCOMB_X23_Y25_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.419 ns) = 0.989 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 75.03 % ) " "Info: Total cell delay = 0.742 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.247 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.229 ns" { A1 PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.229 ns" { A1 {} A1~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.651ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.999ns 0.150ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.024 ns" { A1 PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.024 ns" { A1 {} A1~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.651ns 0.687ns } { 0.000ns 0.999ns 0.150ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WR 74 " "Warning: Circuit may not operate. Detected 74 non-operational path(s) clocked by clock \"WR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PCL_IO PC_R_IN\[0\] WR 3.966 ns " "Info: Found hold time violation between source  pin or register \"PCL_IO\" and destination pin or register \"PC_R_IN\[0\]\" for clock \"WR\" (Hold time is 3.966 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.205 ns + Largest " "Info: + Largest clock skew is 5.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 9.666 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to destination register is 9.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.275 ns) 3.237 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(2.120 ns) + CELL(0.275 ns) = 3.237 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.787 ns) 4.774 ns PA_MODE\[0\] 3 REG LCFF_X22_Y25_N31 14 " "Info: 3: + IC(0.750 ns) + CELL(0.787 ns) = 4.774 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 14; REG Node = 'PA_MODE\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { PC_CTRL PA_MODE[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.242 ns) 5.518 ns always12~49 4 COMB LCCOMB_X23_Y25_N8 5 " "Info: 4: + IC(0.502 ns) + CELL(0.242 ns) = 5.518 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 5; COMB Node = 'always12~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { PA_MODE[0] always12~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.378 ns) 6.152 ns PC_R_IN\[7\]~245 5 COMB LCCOMB_X23_Y25_N30 1 " "Info: 5: + IC(0.256 ns) + CELL(0.378 ns) = 6.152 ns; Loc. = LCCOMB_X23_Y25_N30; Fanout = 1; COMB Node = 'PC_R_IN\[7\]~245'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { always12~49 PC_R_IN[7]~245 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 8.029 ns PC_R_IN\[7\]~245clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.877 ns) + CELL(0.000 ns) = 8.029 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'PC_R_IN\[7\]~245clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 9.666 ns PC_R_IN\[0\] 7 REG LCCOMB_X23_Y25_N6 1 " "Info: 7: + IC(1.362 ns) + CELL(0.275 ns) = 9.666 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.799 ns ( 28.96 % ) " "Info: Total cell delay = 2.799 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.867 ns ( 71.04 % ) " "Info: Total interconnect delay = 6.867 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.666 ns" { WR PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.666 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 4.461 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to source register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.275 ns) 3.237 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(2.120 ns) + CELL(0.275 ns) = 3.237 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.537 ns) 4.461 ns PCL_IO 3 REG LCFF_X23_Y25_N5 18 " "Info: 3: + IC(0.687 ns) + CELL(0.537 ns) = 4.461 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { PC_CTRL PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 37.08 % ) " "Info: Total cell delay = 1.654 ns ( 37.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 62.92 % ) " "Info: Total interconnect delay = 2.807 ns ( 62.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { WR PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { WR {} WR~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 2.120ns 0.687ns } { 0.000ns 0.842ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.666 ns" { WR PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.666 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { WR PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { WR {} WR~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 2.120ns 0.687ns } { 0.000ns 0.842ns 0.275ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.989 ns - Shortest register register " "Info: - Shortest register to register delay is 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCL_IO 1 REG LCFF_X23_Y25_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns PC_R_IN\[0\]~244 2 COMB LCCOMB_X23_Y25_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 1; COMB Node = 'PC_R_IN\[0\]~244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PCL_IO PC_R_IN[0]~244 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 0.989 ns PC_R_IN\[0\] 3 REG LCCOMB_X23_Y25_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.419 ns) = 0.989 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 75.03 % ) " "Info: Total cell delay = 0.742 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.247 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.666 ns" { WR PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.666 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { WR PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { WR {} WR~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 2.120ns 0.687ns } { 0.000ns 0.842ns 0.275ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "RD 74 " "Warning: Circuit may not operate. Detected 74 non-operational path(s) clocked by clock \"RD\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PCL_IO PC_R_IN\[0\] RD 3.966 ns " "Info: Found hold time violation between source  pin or register \"PCL_IO\" and destination pin or register \"PC_R_IN\[0\]\" for clock \"RD\" (Hold time is 3.966 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.205 ns + Largest " "Info: + Largest clock skew is 5.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 9.099 ns + Longest register " "Info: + Longest clock path from clock \"RD\" to destination register is 9.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RD 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.385 ns) 2.670 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.306 ns) + CELL(0.385 ns) = 2.670 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { RD PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.787 ns) 4.207 ns PA_MODE\[0\] 3 REG LCFF_X22_Y25_N31 14 " "Info: 3: + IC(0.750 ns) + CELL(0.787 ns) = 4.207 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 14; REG Node = 'PA_MODE\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { PC_CTRL PA_MODE[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.242 ns) 4.951 ns always12~49 4 COMB LCCOMB_X23_Y25_N8 5 " "Info: 4: + IC(0.502 ns) + CELL(0.242 ns) = 4.951 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 5; COMB Node = 'always12~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { PA_MODE[0] always12~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.378 ns) 5.585 ns PC_R_IN\[7\]~245 5 COMB LCCOMB_X23_Y25_N30 1 " "Info: 5: + IC(0.256 ns) + CELL(0.378 ns) = 5.585 ns; Loc. = LCCOMB_X23_Y25_N30; Fanout = 1; COMB Node = 'PC_R_IN\[7\]~245'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { always12~49 PC_R_IN[7]~245 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 7.462 ns PC_R_IN\[7\]~245clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.877 ns) + CELL(0.000 ns) = 7.462 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'PC_R_IN\[7\]~245clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 9.099 ns PC_R_IN\[0\] 7 REG LCCOMB_X23_Y25_N6 1 " "Info: 7: + IC(1.362 ns) + CELL(0.275 ns) = 9.099 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 33.48 % ) " "Info: Total cell delay = 3.046 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.053 ns ( 66.52 % ) " "Info: Total interconnect delay = 6.053 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { RD PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { RD {} RD~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.306ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.979ns 0.385ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 3.894 ns - Shortest register " "Info: - Shortest clock path from clock \"RD\" to source register is 3.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RD 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.385 ns) 2.670 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.306 ns) + CELL(0.385 ns) = 2.670 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { RD PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.537 ns) 3.894 ns PCL_IO 3 REG LCFF_X23_Y25_N5 18 " "Info: 3: + IC(0.687 ns) + CELL(0.537 ns) = 3.894 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { PC_CTRL PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.901 ns ( 48.82 % ) " "Info: Total cell delay = 1.901 ns ( 48.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 51.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 51.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { RD PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { RD {} RD~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.306ns 0.687ns } { 0.000ns 0.979ns 0.385ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { RD PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { RD {} RD~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.306ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.979ns 0.385ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { RD PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { RD {} RD~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.306ns 0.687ns } { 0.000ns 0.979ns 0.385ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.989 ns - Shortest register register " "Info: - Shortest register to register delay is 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCL_IO 1 REG LCFF_X23_Y25_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns PC_R_IN\[0\]~244 2 COMB LCCOMB_X23_Y25_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 1; COMB Node = 'PC_R_IN\[0\]~244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PCL_IO PC_R_IN[0]~244 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 0.989 ns PC_R_IN\[0\] 3 REG LCCOMB_X23_Y25_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.419 ns) = 0.989 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 75.03 % ) " "Info: Total cell delay = 0.742 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.247 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { RD PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { RD {} RD~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.306ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.979ns 0.385ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { RD PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { RD {} RD~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.306ns 0.687ns } { 0.000ns 0.979ns 0.385ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CS 57 " "Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock \"CS\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PCL_IO PC_R_IN\[0\] CS 3.966 ns " "Info: Found hold time violation between source  pin or register \"PCL_IO\" and destination pin or register \"PC_R_IN\[0\]\" for clock \"CS\" (Hold time is 3.966 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.205 ns + Largest " "Info: + Largest clock skew is 5.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 9.350 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 9.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.398 ns) 2.921 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.671 ns) + CELL(0.398 ns) = 2.921 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { CS PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.787 ns) 4.458 ns PA_MODE\[0\] 3 REG LCFF_X22_Y25_N31 14 " "Info: 3: + IC(0.750 ns) + CELL(0.787 ns) = 4.458 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 14; REG Node = 'PA_MODE\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { PC_CTRL PA_MODE[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.242 ns) 5.202 ns always12~49 4 COMB LCCOMB_X23_Y25_N8 5 " "Info: 4: + IC(0.502 ns) + CELL(0.242 ns) = 5.202 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 5; COMB Node = 'always12~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { PA_MODE[0] always12~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.378 ns) 5.836 ns PC_R_IN\[7\]~245 5 COMB LCCOMB_X23_Y25_N30 1 " "Info: 5: + IC(0.256 ns) + CELL(0.378 ns) = 5.836 ns; Loc. = LCCOMB_X23_Y25_N30; Fanout = 1; COMB Node = 'PC_R_IN\[7\]~245'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { always12~49 PC_R_IN[7]~245 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 7.713 ns PC_R_IN\[7\]~245clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.877 ns) + CELL(0.000 ns) = 7.713 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'PC_R_IN\[7\]~245clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 9.350 ns PC_R_IN\[0\] 7 REG LCCOMB_X23_Y25_N6 1 " "Info: 7: + IC(1.362 ns) + CELL(0.275 ns) = 9.350 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.932 ns ( 31.36 % ) " "Info: Total cell delay = 2.932 ns ( 31.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 68.64 % ) " "Info: Total interconnect delay = 6.418 ns ( 68.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { CS PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { CS {} CS~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.671ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.852ns 0.398ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 4.145 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to source register is 4.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 CLK PIN_M2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.398 ns) 2.921 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(1.671 ns) + CELL(0.398 ns) = 2.921 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { CS PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.537 ns) 4.145 ns PCL_IO 3 REG LCFF_X23_Y25_N5 18 " "Info: 3: + IC(0.687 ns) + CELL(0.537 ns) = 4.145 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { PC_CTRL PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 43.11 % ) " "Info: Total cell delay = 1.787 ns ( 43.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 56.89 % ) " "Info: Total interconnect delay = 2.358 ns ( 56.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { CS PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.145 ns" { CS {} CS~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.671ns 0.687ns } { 0.000ns 0.852ns 0.398ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { CS PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { CS {} CS~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.671ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.852ns 0.398ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { CS PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.145 ns" { CS {} CS~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.671ns 0.687ns } { 0.000ns 0.852ns 0.398ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.989 ns - Shortest register register " "Info: - Shortest register to register delay is 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCL_IO 1 REG LCFF_X23_Y25_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 18; REG Node = 'PCL_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCL_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns PC_R_IN\[0\]~244 2 COMB LCCOMB_X23_Y25_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 1; COMB Node = 'PC_R_IN\[0\]~244'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PCL_IO PC_R_IN[0]~244 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 0.989 ns PC_R_IN\[0\] 3 REG LCCOMB_X23_Y25_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.419 ns) = 0.989 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; REG Node = 'PC_R_IN\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 75.03 % ) " "Info: Total cell delay = 0.742 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.247 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 31 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { CS PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { CS {} CS~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[0] {} } { 0.000ns 0.000ns 1.671ns 0.750ns 0.502ns 0.256ns 1.877ns 1.362ns } { 0.000ns 0.852ns 0.398ns 0.787ns 0.242ns 0.378ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { CS PC_CTRL PCL_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.145 ns" { CS {} CS~combout {} PC_CTRL {} PCL_IO {} } { 0.000ns 0.000ns 1.671ns 0.687ns } { 0.000ns 0.852ns 0.398ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PCL_IO PC_R_IN[0]~244 PC_R_IN[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.989 ns" { PCL_IO {} PC_R_IN[0]~244 {} PC_R_IN[0] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A0 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"A0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "intrb~latch obfb~_emulated A0 1.298 ns " "Info: Found hold time violation between source  pin or register \"intrb~latch\" and destination pin or register \"obfb~_emulated\" for clock \"A0\" (Hold time is 1.298 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.642 ns + Largest " "Info: + Largest clock skew is 2.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 6.854 ns + Longest register " "Info: + Longest clock path from clock \"A0\" to destination register is 6.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.438 ns) 3.203 ns BUS_PB 2 COMB LCCOMB_X25_Y25_N22 5 " "Info: 2: + IC(1.933 ns) + CELL(0.438 ns) = 3.203 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 5; COMB Node = 'BUS_PB'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { A0 BUS_PB } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.000 ns) 5.308 ns BUS_PB~clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(2.105 ns) + CELL(0.000 ns) = 5.308 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'BUS_PB~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { BUS_PB BUS_PB~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.854 ns obfb~_emulated 4 REG LCFF_X24_Y26_N17 3 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.854 ns; Loc. = LCFF_X24_Y26_N17; Fanout = 3; REG Node = 'obfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 26.36 % ) " "Info: Total cell delay = 1.807 ns ( 26.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 73.64 % ) " "Info: Total interconnect delay = 5.047 ns ( 73.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { A0 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { A0 {} A0~combout {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 1.933ns 2.105ns 1.009ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 4.212 ns - Shortest register " "Info: - Shortest clock path from clock \"A0\" to source register is 4.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.389 ns) 3.134 ns PB_BUS~25 2 COMB LCCOMB_X24_Y25_N14 4 " "Info: 2: + IC(1.913 ns) + CELL(0.389 ns) = 3.134 ns; Loc. = LCCOMB_X24_Y25_N14; Fanout = 4; COMB Node = 'PB_BUS~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { A0 PB_BUS~25 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.245 ns) 3.660 ns PB_0 3 COMB LCCOMB_X24_Y25_N4 5 " "Info: 3: + IC(0.281 ns) + CELL(0.245 ns) = 3.660 ns; Loc. = LCCOMB_X24_Y25_N4; Fanout = 5; COMB Node = 'PB_0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PB_BUS~25 PB_0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 4.212 ns intrb~latch 4 REG LCCOMB_X24_Y25_N22 4 " "Info: 4: + IC(0.277 ns) + CELL(0.275 ns) = 4.212 ns; Loc. = LCCOMB_X24_Y25_N22; Fanout = 4; REG Node = 'intrb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { PB_0 intrb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 41.33 % ) " "Info: Total cell delay = 1.741 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 58.67 % ) " "Info: Total interconnect delay = 2.471 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { A0 PB_BUS~25 PB_0 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { A0 {} A0~combout {} PB_BUS~25 {} PB_0 {} intrb~latch {} } { 0.000ns 0.000ns 1.913ns 0.281ns 0.277ns } { 0.000ns 0.832ns 0.389ns 0.245ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { A0 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { A0 {} A0~combout {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 1.933ns 2.105ns 1.009ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { A0 PB_BUS~25 PB_0 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { A0 {} A0~combout {} PB_BUS~25 {} PB_0 {} intrb~latch {} } { 0.000ns 0.000ns 1.913ns 0.281ns 0.277ns } { 0.000ns 0.832ns 0.389ns 0.245ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns - Shortest register register " "Info: - Shortest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intrb~latch 1 REG LCCOMB_X24_Y25_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y25_N22; Fanout = 4; REG Node = 'intrb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.408 ns) 0.408 ns intrb~head_lut 2 COMB LOOP LCCOMB_X24_Y25_N30 8 " "Info: 2: + IC(0.000 ns) + CELL(0.408 ns) = 0.408 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X24_Y25_N30 " "Info: Loc. = LCCOMB_X24_Y25_N30; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~564 LCCOMB_X24_Y25_N18 " "Info: Loc. = LCCOMB_X24_Y25_N18; Node \"intrb~564\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { intrb~latch intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.150 ns) 1.526 ns obfb~data_lut 3 COMB LCCOMB_X24_Y26_N16 1 " "Info: 3: + IC(0.968 ns) + CELL(0.150 ns) = 1.526 ns; Loc. = LCCOMB_X24_Y26_N16; Fanout = 1; COMB Node = 'obfb~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { intrb~head_lut obfb~data_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.610 ns obfb~_emulated 4 REG LCFF_X24_Y26_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.610 ns; Loc. = LCFF_X24_Y26_N17; Fanout = 3; REG Node = 'obfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { obfb~data_lut obfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 39.88 % ) " "Info: Total cell delay = 0.642 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 60.12 % ) " "Info: Total interconnect delay = 0.968 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { intrb~latch intrb~head_lut obfb~data_lut obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { intrb~latch {} intrb~head_lut {} obfb~data_lut {} obfb~_emulated {} } { 0.000ns 0.000ns 0.968ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.854 ns" { A0 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.854 ns" { A0 {} A0~combout {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 1.933ns 2.105ns 1.009ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { A0 PB_BUS~25 PB_0 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { A0 {} A0~combout {} PB_BUS~25 {} PB_0 {} intrb~latch {} } { 0.000ns 0.000ns 1.913ns 0.281ns 0.277ns } { 0.000ns 0.832ns 0.389ns 0.245ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { intrb~latch intrb~head_lut obfb~data_lut obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { intrb~latch {} intrb~head_lut {} obfb~data_lut {} obfb~_emulated {} } { 0.000ns 0.000ns 0.968ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "obfa~latch WR PC_in\[6\] 5.799 ns register " "Info: tsu for register \"obfa~latch\" (data pin = \"WR\", clock pin = \"PC_in\[6\]\") is 5.799 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.704 ns + Longest pin register " "Info: + Longest pin to register delay is 8.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.378 ns) 3.341 ns BUS_PA~54 2 COMB LCCOMB_X25_Y25_N24 3 " "Info: 2: + IC(2.121 ns) + CELL(0.378 ns) = 3.341 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { WR BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 3.944 ns BUS_CTRL_new 3 COMB LCCOMB_X24_Y25_N8 14 " "Info: 3: + IC(0.453 ns) + CELL(0.150 ns) = 3.944 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { BUS_PA~54 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.257 ns) 7.201 ns intra~head_lut 4 COMB LOOP LCCOMB_X22_Y25_N0 5 " "Info: 4: + IC(0.000 ns) + CELL(3.257 ns) = 7.201 ns; Loc. = LCCOMB_X22_Y25_N0; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X22_Y25_N0 " "Info: Loc. = LCCOMB_X22_Y25_N0; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X22_Y25_N22 " "Info: Loc. = LCCOMB_X22_Y25_N22; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X22_Y25_N24 " "Info: Loc. = LCCOMB_X22_Y25_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.257 ns" { BUS_CTRL_new intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 7.618 ns always4~63 5 COMB LCCOMB_X22_Y25_N10 4 " "Info: 5: + IC(0.267 ns) + CELL(0.150 ns) = 7.618 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 8.304 ns obfa~224 6 COMB LOOP LCCOMB_X21_Y25_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.686 ns) = 8.304 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X21_Y25_N22 " "Info: Loc. = LCCOMB_X21_Y25_N22; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X21_Y25_N10 " "Info: Loc. = LCCOMB_X21_Y25_N10; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.704 ns obfa~latch 7 REG LCCOMB_X21_Y25_N30 4 " "Info: 7: + IC(0.250 ns) + CELL(0.150 ns) = 8.704 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.613 ns ( 64.49 % ) " "Info: Total cell delay = 5.613 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.091 ns ( 35.51 % ) " "Info: Total interconnect delay = 3.091 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { WR BUS_PA~54 BUS_CTRL_new intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_CTRL_new {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 2.121ns 0.453ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.842ns 0.378ns 0.150ns 3.257ns 0.150ns 0.686ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.947 ns + " "Info: + Micro setup delay of destination is 0.947 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[6\] destination 3.852 ns - Shortest register " "Info: - Shortest clock path from clock \"PC_in\[6\]\" to destination register is 3.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns PC_in\[6\] 1 CLK PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'PC_in\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.150 ns) 2.686 ns stbacka 2 COMB LCCOMB_X22_Y25_N26 3 " "Info: 2: + IC(1.674 ns) + CELL(0.150 ns) = 2.686 ns; Loc. = LCCOMB_X22_Y25_N26; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { PC_in[6] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 3.114 ns stbacka_new_2 3 COMB LCCOMB_X22_Y25_N16 5 " "Info: 3: + IC(0.278 ns) + CELL(0.150 ns) = 3.114 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { stbacka stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.271 ns) 3.852 ns obfa~latch 4 REG LCCOMB_X21_Y25_N30 4 " "Info: 4: + IC(0.467 ns) + CELL(0.271 ns) = 3.852 ns; Loc. = LCCOMB_X21_Y25_N30; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.433 ns ( 37.20 % ) " "Info: Total cell delay = 1.433 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 62.80 % ) " "Info: Total interconnect delay = 2.419 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.852 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.852 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.674ns 0.278ns 0.467ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.704 ns" { WR BUS_PA~54 BUS_CTRL_new intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.704 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_CTRL_new {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 2.121ns 0.453ns 0.000ns 0.267ns 0.000ns 0.250ns } { 0.000ns 0.842ns 0.378ns 0.150ns 3.257ns 0.150ns 0.686ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.852 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.852 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.674ns 0.278ns 0.467ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "WR PC_out\[1\] obfb~_emulated 15.301 ns register " "Info: tco from clock \"WR\" to destination pin \"PC_out\[1\]\" through register \"obfb~_emulated\" is 15.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 7.523 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to source register is 7.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.378 ns) 3.341 ns BUS_PA~54 2 COMB LCCOMB_X25_Y25_N24 3 " "Info: 2: + IC(2.121 ns) + CELL(0.378 ns) = 3.341 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { WR BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.271 ns) 3.872 ns BUS_PB 3 COMB LCCOMB_X25_Y25_N22 5 " "Info: 3: + IC(0.260 ns) + CELL(0.271 ns) = 3.872 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 5; COMB Node = 'BUS_PB'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { BUS_PA~54 BUS_PB } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.000 ns) 5.977 ns BUS_PB~clkctrl 4 COMB CLKCTRL_G0 9 " "Info: 4: + IC(2.105 ns) + CELL(0.000 ns) = 5.977 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'BUS_PB~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { BUS_PB BUS_PB~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 7.523 ns obfb~_emulated 5 REG LCFF_X24_Y26_N17 3 " "Info: 5: + IC(1.009 ns) + CELL(0.537 ns) = 7.523 ns; Loc. = LCFF_X24_Y26_N17; Fanout = 3; REG Node = 'obfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 26.96 % ) " "Info: Total cell delay = 2.028 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.495 ns ( 73.04 % ) " "Info: Total interconnect delay = 5.495 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { WR BUS_PA~54 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 2.121ns 0.260ns 2.105ns 1.009ns } { 0.000ns 0.842ns 0.378ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.528 ns + Longest register pin " "Info: + Longest register to pin delay is 7.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfb~_emulated 1 REG LCFF_X24_Y26_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y26_N17; Fanout = 3; REG Node = 'obfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.784 ns) 0.784 ns obfb~head_lut 2 COMB LOOP LCCOMB_X24_Y25_N16 3 " "Info: 2: + IC(0.000 ns) + CELL(0.784 ns) = 0.784 ns; Loc. = LCCOMB_X24_Y25_N16; Fanout = 3; COMB LOOP Node = 'obfb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X24_Y25_N30 " "Info: Loc. = LCCOMB_X24_Y25_N30; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~564 LCCOMB_X24_Y25_N18 " "Info: Loc. = LCCOMB_X24_Y25_N18; Node \"intrb~564\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X24_Y25_N26 " "Info: Loc. = LCCOMB_X24_Y25_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X24_Y25_N16 " "Info: Loc. = LCCOMB_X24_Y25_N16; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { obfb~_emulated obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.150 ns) 1.905 ns PC_out~974 3 COMB LCCOMB_X23_Y29_N18 1 " "Info: 3: + IC(0.971 ns) + CELL(0.150 ns) = 1.905 ns; Loc. = LCCOMB_X23_Y29_N18; Fanout = 1; COMB Node = 'PC_out~974'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { obfb~head_lut PC_out~974 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.150 ns) 3.013 ns PC_out~981 4 COMB LCCOMB_X21_Y25_N20 1 " "Info: 4: + IC(0.958 ns) + CELL(0.150 ns) = 3.013 ns; Loc. = LCCOMB_X21_Y25_N20; Fanout = 1; COMB Node = 'PC_out~981'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { PC_out~974 PC_out~981 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(2.632 ns) 7.528 ns PC_out\[1\] 5 PIN PIN_P4 0 " "Info: 5: + IC(1.883 ns) + CELL(2.632 ns) = 7.528 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'PC_out\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.515 ns" { PC_out~981 PC_out[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.716 ns ( 49.36 % ) " "Info: Total cell delay = 3.716 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.812 ns ( 50.64 % ) " "Info: Total interconnect delay = 3.812 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.528 ns" { obfb~_emulated obfb~head_lut PC_out~974 PC_out~981 PC_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.528 ns" { obfb~_emulated {} obfb~head_lut {} PC_out~974 {} PC_out~981 {} PC_out[1] {} } { 0.000ns 0.000ns 0.971ns 0.958ns 1.883ns } { 0.000ns 0.784ns 0.150ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { WR BUS_PA~54 BUS_PB BUS_PB~clkctrl obfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PB {} BUS_PB~clkctrl {} obfb~_emulated {} } { 0.000ns 0.000ns 2.121ns 0.260ns 2.105ns 1.009ns } { 0.000ns 0.842ns 0.378ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.528 ns" { obfb~_emulated obfb~head_lut PC_out~974 PC_out~981 PC_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.528 ns" { obfb~_emulated {} obfb~head_lut {} PC_out~974 {} PC_out~981 {} PC_out[1] {} } { 0.000ns 0.000ns 0.971ns 0.958ns 1.883ns } { 0.000ns 0.784ns 0.150ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 pc5_en 14.375 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"pc5_en\" is 14.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.052 ns) + CELL(0.150 ns) 7.034 ns PC_out~971 2 COMB LCCOMB_X25_Y25_N16 11 " "Info: 2: + IC(6.052 ns) + CELL(0.150 ns) = 7.034 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 11; COMB Node = 'PC_out~971'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { A0 PC_out~971 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.413 ns) 8.239 ns PC_out~973 3 COMB LCCOMB_X21_Y25_N12 1 " "Info: 3: + IC(0.792 ns) + CELL(0.413 ns) = 8.239 ns; Loc. = LCCOMB_X21_Y25_N12; Fanout = 1; COMB Node = 'PC_out~973'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { PC_out~971 PC_out~973 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.413 ns) 8.921 ns pc3_en~84 4 COMB LCCOMB_X21_Y25_N16 3 " "Info: 4: + IC(0.269 ns) + CELL(0.413 ns) = 8.921 ns; Loc. = LCCOMB_X21_Y25_N16; Fanout = 3; COMB Node = 'pc3_en~84'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { PC_out~973 pc3_en~84 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(2.798 ns) 14.375 ns pc5_en 5 PIN PIN_AE10 0 " "Info: 5: + IC(2.656 ns) + CELL(2.798 ns) = 14.375 ns; Loc. = PIN_AE10; Fanout = 0; PIN Node = 'pc5_en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { pc3_en~84 pc5_en } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.606 ns ( 32.04 % ) " "Info: Total cell delay = 4.606 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.769 ns ( 67.96 % ) " "Info: Total interconnect delay = 9.769 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.375 ns" { A0 PC_out~971 PC_out~973 pc3_en~84 pc5_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.375 ns" { A0 {} A0~combout {} PC_out~971 {} PC_out~973 {} pc3_en~84 {} pc5_en {} } { 0.000ns 0.000ns 6.052ns 0.792ns 0.269ns 2.656ns } { 0.000ns 0.832ns 0.150ns 0.413ns 0.413ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "PC_R_IN\[2\] PC_in\[2\] WR 5.611 ns register " "Info: th for register \"PC_R_IN\[2\]\" (data pin = \"PC_in\[2\]\", clock pin = \"WR\") is 5.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 9.507 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to destination register is 9.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.275 ns) 3.237 ns PC_CTRL 2 COMB LCCOMB_X25_Y25_N14 19 " "Info: 2: + IC(2.120 ns) + CELL(0.275 ns) = 3.237 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 19; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.787 ns) 4.774 ns PA_MODE\[0\] 3 REG LCFF_X22_Y25_N31 14 " "Info: 3: + IC(0.750 ns) + CELL(0.787 ns) = 4.774 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 14; REG Node = 'PA_MODE\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { PC_CTRL PA_MODE[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.242 ns) 5.518 ns always12~49 4 COMB LCCOMB_X23_Y25_N8 5 " "Info: 4: + IC(0.502 ns) + CELL(0.242 ns) = 5.518 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 5; COMB Node = 'always12~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { PA_MODE[0] always12~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.378 ns) 6.152 ns PC_R_IN\[7\]~245 5 COMB LCCOMB_X23_Y25_N30 1 " "Info: 5: + IC(0.256 ns) + CELL(0.378 ns) = 6.152 ns; Loc. = LCCOMB_X23_Y25_N30; Fanout = 1; COMB Node = 'PC_R_IN\[7\]~245'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { always12~49 PC_R_IN[7]~245 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 8.029 ns PC_R_IN\[7\]~245clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.877 ns) + CELL(0.000 ns) = 8.029 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'PC_R_IN\[7\]~245clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.150 ns) 9.507 ns PC_R_IN\[2\] 7 REG LCCOMB_X20_Y28_N14 1 " "Info: 7: + IC(1.328 ns) + CELL(0.150 ns) = 9.507 ns; Loc. = LCCOMB_X20_Y28_N14; Fanout = 1; REG Node = 'PC_R_IN\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { PC_R_IN[7]~245clkctrl PC_R_IN[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.674 ns ( 28.13 % ) " "Info: Total cell delay = 2.674 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.833 ns ( 71.87 % ) " "Info: Total interconnect delay = 6.833 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.507 ns" { WR PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.507 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[2] {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.502ns 0.256ns 1.877ns 1.328ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.242ns 0.378ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.896 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.275 ns) 3.224 ns PC_R_IN\[2\]~247 2 COMB LCCOMB_X20_Y28_N2 1 " "Info: 2: + IC(1.950 ns) + CELL(0.275 ns) = 3.224 ns; Loc. = LCCOMB_X20_Y28_N2; Fanout = 1; COMB Node = 'PC_R_IN\[2\]~247'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { PC_in[2] PC_R_IN[2]~247 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 3.896 ns PC_R_IN\[2\] 3 REG LCCOMB_X20_Y28_N14 1 " "Info: 3: + IC(0.253 ns) + CELL(0.419 ns) = 3.896 ns; Loc. = LCCOMB_X20_Y28_N14; Fanout = 1; REG Node = 'PC_R_IN\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { PC_R_IN[2]~247 PC_R_IN[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 43.45 % ) " "Info: Total cell delay = 1.693 ns ( 43.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 56.55 % ) " "Info: Total interconnect delay = 2.203 ns ( 56.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.896 ns" { PC_in[2] PC_R_IN[2]~247 PC_R_IN[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.896 ns" { PC_in[2] {} PC_in[2]~combout {} PC_R_IN[2]~247 {} PC_R_IN[2] {} } { 0.000ns 0.000ns 1.950ns 0.253ns } { 0.000ns 0.999ns 0.275ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.507 ns" { WR PC_CTRL PA_MODE[0] always12~49 PC_R_IN[7]~245 PC_R_IN[7]~245clkctrl PC_R_IN[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.507 ns" { WR {} WR~combout {} PC_CTRL {} PA_MODE[0] {} always12~49 {} PC_R_IN[7]~245 {} PC_R_IN[7]~245clkctrl {} PC_R_IN[2] {} } { 0.000ns 0.000ns 2.120ns 0.750ns 0.502ns 0.256ns 1.877ns 1.328ns } { 0.000ns 0.842ns 0.275ns 0.787ns 0.242ns 0.378ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.896 ns" { PC_in[2] PC_R_IN[2]~247 PC_R_IN[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.896 ns" { PC_in[2] {} PC_in[2]~combout {} PC_R_IN[2]~247 {} PC_R_IN[2] {} } { 0.000ns 0.000ns 1.950ns 0.253ns } { 0.000ns 0.999ns 0.275ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 65 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 10:57:51 2010 " "Info: Processing ended: Wed Jun 16 10:57:51 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
