

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jun  8 16:37:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.898 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42670|    52670|  1.280 ms|  1.580 ms|  42671|  52671|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-------+-------+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_pool_layer1_fu_287  |pool_layer1  |     6732|     6732|  0.202 ms|  0.202 ms|   6732|   6732|     none|
        |grp_conv_layer1_fu_293  |conv_layer1  |    27232|    37232|  0.817 ms|  1.117 ms|  27232|  37232|     none|
        |grp_fc_layer1_fu_300    |fc_layer1    |     8441|     8441|  0.253 ms|  0.253 ms|   8441|   8441|     none|
        +------------------------+-------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      200|      200|         1|          1|          1|   200|       yes|
        |- VITIS_LOOP_239_1  |        3|        3|         3|          1|          1|     2|       yes|
        |- fc_layer2_label1  |       45|       45|         5|          5|         64|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     201|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |       40|    22|   32162|   54482|    -|
|Memory           |        2|     -|      32|      10|    -|
|Multiplexer      |        -|     -|       -|     561|    -|
|Register         |        -|     -|     212|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       42|    22|   32703|   55455|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|     1|       7|      24|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_conv_layer1_fu_293              |conv_layer1                     |        0|   0|  20001|  13180|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U36  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U39  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U40  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U41  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U42  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |grp_fc_layer1_fu_300                |fc_layer1                       |       40|   0|   3296|   2400|    0|
    |fcmp_32ns_32ns_1_1_no_dsp_1_U38     |fcmp_32ns_32ns_1_1_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U37   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U43   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U44   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U45   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |grp_pool_layer1_fu_287              |pool_layer1                     |        0|   0|   7468|  37392|    0|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                               |                                |       40|  22|  32162|  54482|    0|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |fc_layer2_weights_U  |fc_layer2_weights  |        0|  32|  10|    0|    20|   32|     1|          640|
    |output_U             |output             |        2|   0|   0|    0|   200|   32|     1|         6400|
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                   |        2|  32|  10|    0|   220|   64|     2|         7040|
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |conv1_out_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    |fc1_out_fifo_U    |        0|  99|   0|    -|     2|   32|       64|
    |pool1_out_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 297|   0|    0|     6|   96|      192|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln239_fu_383_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln242_fu_438_p2        |         +|   0|  0|  12|           4|           1|
    |empty_98_fu_362_p2         |         +|   0|  0|  15|           8|           1|
    |and_ln34_17_fu_531_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_480_p2         |       and|   0|  0|   2|           1|           1|
    |exitcond94_fu_368_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln239_fu_389_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln242_fu_400_p2       |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln34_35_fu_468_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_36_fu_513_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_37_fu_519_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_fu_462_p2        |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state24           |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_419_p2         |        or|   0|  0|   5|           5|           1|
    |or_ln34_17_fu_525_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_474_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln174_17_fu_537_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln174_fu_486_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 201|         105|          96|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |add12_i_reg_277                  |    9|          2|   32|         64|
    |add_113_i_reg_267                |    9|          2|   32|         64|
    |ap_NS_fsm                        |  116|         23|    1|         23|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |    9|          2|    1|          2|
    |conv1_out_read                   |    9|          2|    1|          2|
    |conv1_out_write                  |    9|          2|    1|          2|
    |empty_97_reg_233                 |    9|          2|    8|         16|
    |fc1_out_write                    |    9|          2|    1|          2|
    |fc_layer2_weights_address0       |   20|          4|    5|         20|
    |grp_fu_326_ce                    |   20|          4|    1|          4|
    |grp_fu_326_p0                    |   26|          5|   32|        160|
    |grp_fu_326_p1                    |   31|          6|   32|        192|
    |grp_fu_334_ce                    |   20|          4|    1|          4|
    |grp_fu_334_p0                    |   14|          3|   32|         96|
    |grp_fu_334_p1                    |   31|          6|   32|        192|
    |grp_fu_659_ce                    |   14|          3|    1|          3|
    |grp_fu_659_p0                    |    9|          2|   32|         64|
    |grp_fu_659_p1                    |    9|          2|   32|         64|
    |grp_fu_663_ce                    |    9|          2|    1|          2|
    |grp_fu_667_ce                    |    9|          2|    1|          2|
    |grp_fu_671_ce                    |    9|          2|    1|          2|
    |grp_fu_675_ce                    |   14|          3|    1|          3|
    |grp_fu_675_p0                    |    9|          2|   32|         64|
    |grp_fu_675_p1                    |    9|          2|   32|         64|
    |grp_fu_679_ce                    |    9|          2|    1|          2|
    |grp_fu_683_ce                    |    9|          2|    1|          2|
    |i_reg_244                        |    9|          2|    2|          4|
    |in_stream_V_TREADY_int_regslice  |    9|          2|    1|          2|
    |j_reg_255                        |    9|          2|    4|          8|
    |out_stream_V_TDATA_blk_n         |    9|          2|    1|          2|
    |out_stream_V_TDATA_int_regslice  |   14|          3|   32|         96|
    |output_address0                  |   20|          4|    8|         32|
    |output_d0                        |   14|          3|   32|         96|
    |pool1_out_read                   |    9|          2|    1|          2|
    |pool1_out_write                  |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  561|        117|  430|       1361|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add12_i_reg_277                      |  32|   0|   32|          0|
    |add_113_i_reg_267                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |  22|   0|   22|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |empty_97_reg_233                     |   8|   0|    8|          0|
    |grp_conv_layer1_fu_293_ap_start_reg  |   1|   0|    1|          0|
    |grp_fc_layer1_fu_300_ap_start_reg    |   1|   0|    1|          0|
    |grp_pool_layer1_fu_287_ap_start_reg  |   1|   0|    1|          0|
    |i_cast_reg_586                       |   2|   0|   64|         62|
    |i_cast_reg_586_pp1_iter1_reg         |   2|   0|   64|         62|
    |i_reg_244                            |   2|   0|    2|          0|
    |icmp_ln239_reg_582                   |   1|   0|    1|          0|
    |icmp_ln239_reg_582_pp1_iter1_reg     |   1|   0|    1|          0|
    |j_reg_255                            |   4|   0|    4|          0|
    |read_273_reg_634                     |  32|   0|   32|          0|
    |read_reg_572                         |  32|   0|   32|          0|
    |reg_356                              |  32|   0|   32|          0|
    |tmp_1_reg_619                        |   4|   0|    5|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 212|   0|  337|        125|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_none|           cnn|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_none|           cnn|  return value|
|in_stream_V_TDATA    |   in|   32|          axis|   in_stream_V|       pointer|
|in_stream_V_TVALID   |   in|    1|          axis|   in_stream_V|       pointer|
|in_stream_V_TREADY   |  out|    1|          axis|   in_stream_V|       pointer|
|out_stream_V_TDATA   |  out|   32|          axis|  out_stream_V|       pointer|
|out_stream_V_TVALID  |  out|    1|          axis|  out_stream_V|       pointer|
|out_stream_V_TREADY  |   in|    1|          axis|  out_stream_V|       pointer|
+---------------------+-----+-----+--------------+--------------+--------------+

