Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec 14 12:34:34 2024
| Host         : DESKTOP-C062L42 running 64-bit major release  (build 9200)
| Command      : report_drc -file rtl_ddr3_top_drc_opted.rpt -pb rtl_ddr3_top_drc_opted.pb -rpx rtl_ddr3_top_drc_opted.rpx
| Design       : rtl_ddr3_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| DPIP-1    | Warning  | Input pipelining                                    | 31         |
| REQP-1709 | Warning  | Clock output buffering                              | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP fir_audio_filter/fir_left_inst/pcm_out1__0 input fir_audio_filter/fir_left_inst/pcm_out1__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1 input fir_audio_filter/fir_right_inst/pcm_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__0 input fir_audio_filter/fir_right_inst/pcm_out1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__0 input fir_audio_filter/fir_right_inst/pcm_out1__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__1 input fir_audio_filter/fir_right_inst/pcm_out1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__10 input fir_audio_filter/fir_right_inst/pcm_out1__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__11 input fir_audio_filter/fir_right_inst/pcm_out1__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__12 input fir_audio_filter/fir_right_inst/pcm_out1__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__13 input fir_audio_filter/fir_right_inst/pcm_out1__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__14 input fir_audio_filter/fir_right_inst/pcm_out1__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__15 input fir_audio_filter/fir_right_inst/pcm_out1__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__16 input fir_audio_filter/fir_right_inst/pcm_out1__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__17 input fir_audio_filter/fir_right_inst/pcm_out1__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__18 input fir_audio_filter/fir_right_inst/pcm_out1__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__19 input fir_audio_filter/fir_right_inst/pcm_out1__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__2 input fir_audio_filter/fir_right_inst/pcm_out1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__20 input fir_audio_filter/fir_right_inst/pcm_out1__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__21 input fir_audio_filter/fir_right_inst/pcm_out1__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__22 input fir_audio_filter/fir_right_inst/pcm_out1__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__23 input fir_audio_filter/fir_right_inst/pcm_out1__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__24 input fir_audio_filter/fir_right_inst/pcm_out1__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__25 input fir_audio_filter/fir_right_inst/pcm_out1__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__26 input fir_audio_filter/fir_right_inst/pcm_out1__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__3 input fir_audio_filter/fir_right_inst/pcm_out1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__4 input fir_audio_filter/fir_right_inst/pcm_out1__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__5 input fir_audio_filter/fir_right_inst/pcm_out1__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__6 input fir_audio_filter/fir_right_inst/pcm_out1__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__7 input fir_audio_filter/fir_right_inst/pcm_out1__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__8 input fir_audio_filter/fir_right_inst/pcm_out1__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out1__9 input fir_audio_filter/fir_right_inst/pcm_out1__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP fir_audio_filter/fir_right_inst/pcm_out2 input fir_audio_filter/fir_right_inst/pcm_out2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>


