#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000292758a2af0 .scope module, "ClkDiv" "ClkDiv" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_00000292758cf520 .functor BUFZ 1, L_0000029275930d80, C4<0>, C4<0>, C4<0>;
o00000292758df498 .functor BUFZ 1, C4<z>; HiZ drive
L_00000292758cf590 .functor AND 1, o00000292758df498, L_000002927592f7a0, C4<1>, C4<1>;
L_00000292758cf600 .functor AND 1, L_00000292758cf590, L_0000029275930920, C4<1>, C4<1>;
v00000292758ce980_0 .net *"_ivl_10", 31 0, L_000002927592f700;  1 drivers
v00000292758cdd00_0 .net *"_ivl_12", 30 0, L_000002927592f660;  1 drivers
L_0000029275931118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000292758cea20_0 .net *"_ivl_14", 0 0, L_0000029275931118;  1 drivers
L_0000029275931160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000292758ce0c0_0 .net/2u *"_ivl_16", 31 0, L_0000029275931160;  1 drivers
v00000292758cdf80_0 .net *"_ivl_18", 31 0, L_000002927592ff20;  1 drivers
v00000292758cec00_0 .net *"_ivl_2", 6 0, L_0000029275930ba0;  1 drivers
v00000292758ce160_0 .net *"_ivl_28", 31 0, L_000002927592f160;  1 drivers
L_00000292759311a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292758ce3e0_0 .net *"_ivl_31", 23 0, L_00000292759311a8;  1 drivers
L_00000292759311f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292758ce520_0 .net/2u *"_ivl_32", 31 0, L_00000292759311f0;  1 drivers
v00000292758ceac0_0 .net *"_ivl_34", 0 0, L_000002927592f7a0;  1 drivers
v00000292758ce340_0 .net *"_ivl_37", 0 0, L_00000292758cf590;  1 drivers
v00000292758ce480_0 .net *"_ivl_38", 31 0, L_000002927592fb60;  1 drivers
L_0000029275931088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000292758cde40_0 .net *"_ivl_4", 0 0, L_0000029275931088;  1 drivers
L_0000029275931238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292758ceb60_0 .net *"_ivl_41", 23 0, L_0000029275931238;  1 drivers
L_0000029275931280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000292758cdda0_0 .net/2u *"_ivl_42", 31 0, L_0000029275931280;  1 drivers
v00000292758ce5c0_0 .net *"_ivl_44", 0 0, L_0000029275930920;  1 drivers
v00000292758ce200_0 .net *"_ivl_6", 31 0, L_000002927592f3e0;  1 drivers
L_00000292759310d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000292758ce660_0 .net *"_ivl_9", 23 0, L_00000292759310d0;  1 drivers
v00000292758ce700_0 .net "clk_divider_en", 0 0, L_00000292758cf600;  1 drivers
v00000292758ce7a0_0 .var "clock_divider_off", 0 0;
v00000292758ce840_0 .var "clock_divider_on", 0 0;
v00000292758ce020_0 .var "counter_even", 7 0;
v00000292758ce2a0_0 .var "counter_odd_down", 7 0;
v000002927592f980_0 .var "counter_odd_up", 7 0;
v000002927592fca0_0 .net "flag", 0 0, L_00000292758cf520;  1 drivers
v000002927592fe80_0 .net "half_period", 7 0, L_0000029275930380;  1 drivers
v000002927592fd40_0 .net "half_period_plus_1", 7 0, L_000002927592f340;  1 drivers
v000002927592f0c0_0 .net "i_clk_en", 0 0, o00000292758df498;  0 drivers
o00000292758df4c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002927592fac0_0 .net "i_div_ratio", 7 0, o00000292758df4c8;  0 drivers
o00000292758df4f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000292759302e0_0 .net "i_ref_clk", 0 0, o00000292758df4f8;  0 drivers
o00000292758df528 .functor BUFZ 1, C4<z>; HiZ drive
v0000029275930560_0 .net "i_rst_n", 0 0, o00000292758df528;  0 drivers
v000002927592f2a0_0 .net "o_div_clk", 0 0, L_0000029275930d80;  1 drivers
v000002927592fde0_0 .net "odd", 0 0, L_00000292759306a0;  1 drivers
E_00000292758c8c00 .event anyedge, v000002927592fac0_0;
E_00000292758c9040 .event anyedge, v00000292759302e0_0;
E_00000292758c9940/0 .event negedge, v0000029275930560_0;
E_00000292758c9940/1 .event posedge, v00000292759302e0_0;
E_00000292758c9940 .event/or E_00000292758c9940/0, E_00000292758c9940/1;
L_0000029275930ba0 .part o00000292758df4c8, 1, 7;
L_0000029275930380 .concat [ 7 1 0 0], L_0000029275930ba0, L_0000029275931088;
L_000002927592f3e0 .concat [ 8 24 0 0], o00000292758df4c8, L_00000292759310d0;
L_000002927592f660 .part L_000002927592f3e0, 1, 31;
L_000002927592f700 .concat [ 31 1 0 0], L_000002927592f660, L_0000029275931118;
L_000002927592ff20 .arith/sum 32, L_000002927592f700, L_0000029275931160;
L_000002927592f340 .part L_000002927592ff20, 0, 8;
L_00000292759306a0 .part o00000292758df4c8, 0, 1;
L_0000029275930d80 .functor MUXZ 1, v00000292758ce840_0, v00000292758ce7a0_0, L_00000292758cf600, C4<>;
L_000002927592f160 .concat [ 8 24 0 0], o00000292758df4c8, L_00000292759311a8;
L_000002927592f7a0 .cmp/ne 32, L_000002927592f160, L_00000292759311f0;
L_000002927592fb60 .concat [ 8 24 0 0], o00000292758df4c8, L_0000029275931238;
L_0000029275930920 .cmp/ne 32, L_000002927592fb60, L_0000029275931280;
    .scope S_00000292758a2af0;
T_0 ;
    %wait E_00000292758c9940;
    %load/vec4 v0000029275930560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000292758ce020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000292758ce2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002927592f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000292758ce840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000292758ce7a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000292758ce700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002927592fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000292758ce020_0;
    %pad/u 32;
    %load/vec4 v000002927592fe80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000292758ce020_0, 0;
    %load/vec4 v00000292758ce840_0;
    %inv;
    %assign/vec4 v00000292758ce840_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000292758ce020_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000292758ce020_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002927592fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v000002927592fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000002927592f980_0;
    %pad/u 32;
    %load/vec4 v000002927592fe80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002927592f980_0, 0;
    %load/vec4 v00000292758ce840_0;
    %inv;
    %assign/vec4 v00000292758ce840_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000002927592f980_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002927592f980_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002927592fca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v00000292758ce2a0_0;
    %pad/u 32;
    %load/vec4 v000002927592fd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000292758ce2a0_0, 0;
    %load/vec4 v00000292758ce840_0;
    %inv;
    %assign/vec4 v00000292758ce840_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v00000292758ce2a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000292758ce2a0_0, 0;
T_0.17 ;
T_0.14 ;
T_0.11 ;
T_0.8 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000292758a2af0;
T_1 ;
    %wait E_00000292758c9040;
    %load/vec4 v00000292758ce700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002927592f0c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000292759302e0_0;
    %store/vec4 v00000292758ce7a0_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000292758a2af0;
T_2 ;
    %wait E_00000292758c8c00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000292758ce020_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000292758ce2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002927592f980_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ClkDiv.v";
