#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b8f5040500 .scope module, "toplevel_tb" "toplevel_tb" 2 3;
 .timescale 0 0;
v000001b8f50b4500_0 .net "ReadData1", 63 0, v000001b8f50b3270_0;  1 drivers
v000001b8f50b45a0_0 .net "ReadData2", 63 0, v000001b8f50b3bd0_0;  1 drivers
v000001b8f50b4e60_0 .var "instruction", 31 0;
S_000001b8f5058e70 .scope module, "t1" "toplevel" 2 8, 3 4 0, S_000001b8f5040500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "ReadData1";
    .port_info 2 /OUTPUT 64 "ReadData2";
v000001b8f50b3630_0 .net "ReadData1", 63 0, v000001b8f50b3270_0;  alias, 1 drivers
v000001b8f50b3ef0_0 .net "ReadData2", 63 0, v000001b8f50b3bd0_0;  alias, 1 drivers
o000001b8f505d2d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b8f50b3810_0 .net "RegWrite", 0 0, o000001b8f505d2d8;  0 drivers
o000001b8f505d308 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b8f50b3450_0 .net "WriteData", 63 0, o000001b8f505d308;  0 drivers
o000001b8f505d338 .functor BUFZ 1, C4<z>; HiZ drive
v000001b8f50b3f90_0 .net "clk", 0 0, o000001b8f505d338;  0 drivers
v000001b8f50b3950_0 .net "funct3", 2 0, L_000001b8f50b5360;  1 drivers
v000001b8f50b38b0_0 .net "funct7", 6 0, L_000001b8f50b5400;  1 drivers
v000001b8f50b36d0_0 .net "instruction", 31 0, v000001b8f50b4e60_0;  1 drivers
v000001b8f50b5040_0 .net "opcode", 6 0, L_000001b8f50b5900;  1 drivers
v000001b8f50b4960_0 .net "rd", 4 0, L_000001b8f50b5d60;  1 drivers
o000001b8f505d968 .functor BUFZ 1, C4<z>; HiZ drive
v000001b8f50b5540_0 .net "reset", 0 0, o000001b8f505d968;  0 drivers
v000001b8f50b55e0_0 .net "rs1", 4 0, L_000001b8f50b4820;  1 drivers
v000001b8f50b43c0_0 .net "rs2", 4 0, L_000001b8f50b4c80;  1 drivers
S_000001b8f5059000 .scope module, "i1" "instruction_parser" 3 18, 4 1 0, S_000001b8f5058e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v000001b8f5040690_0 .net "funct3", 14 12, L_000001b8f50b5360;  alias, 1 drivers
v000001b8f50b3130_0 .net "funct7", 31 25, L_000001b8f50b5400;  alias, 1 drivers
v000001b8f50b39f0_0 .net "instruction", 31 0, v000001b8f50b4e60_0;  alias, 1 drivers
v000001b8f50b3a90_0 .net "opcode", 6 0, L_000001b8f50b5900;  alias, 1 drivers
v000001b8f50b34f0_0 .net "rd", 11 7, L_000001b8f50b5d60;  alias, 1 drivers
v000001b8f50b3b30_0 .net "rs1", 19 15, L_000001b8f50b4820;  alias, 1 drivers
v000001b8f50b31d0_0 .net "rs2", 24 20, L_000001b8f50b4c80;  alias, 1 drivers
L_000001b8f50b5900 .part v000001b8f50b4e60_0, 0, 7;
L_000001b8f50b5d60 .part v000001b8f50b4e60_0, 7, 5;
L_000001b8f50b5360 .part v000001b8f50b4e60_0, 12, 3;
L_000001b8f50b4820 .part v000001b8f50b4e60_0, 15, 5;
L_000001b8f50b4c80 .part v000001b8f50b4e60_0, 20, 5;
L_000001b8f50b5400 .part v000001b8f50b4e60_0, 25, 7;
S_000001b8f5059190 .scope module, "r1" "registerFile" 3 27, 5 1 0, S_000001b8f5058e70;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v000001b8f50b3270_0 .var "ReadData1", 63 0;
v000001b8f50b3bd0_0 .var "ReadData2", 63 0;
v000001b8f50b3310_0 .net "RegWrite", 0 0, o000001b8f505d2d8;  alias, 0 drivers
v000001b8f50b3c70_0 .net "WriteData", 63 0, o000001b8f505d308;  alias, 0 drivers
v000001b8f50b3d10_0 .net "clk", 0 0, o000001b8f505d338;  alias, 0 drivers
v000001b8f50b33b0_0 .net "rd", 4 0, L_000001b8f50b5d60;  alias, 1 drivers
v000001b8f50b3590 .array "registers", 0 31, 63 0;
v000001b8f50b3db0_0 .net "reset", 0 0, o000001b8f505d968;  alias, 0 drivers
v000001b8f50b3090_0 .net "rs1", 4 0, L_000001b8f50b4820;  alias, 1 drivers
v000001b8f50b3e50_0 .net "rs2", 4 0, L_000001b8f50b4c80;  alias, 1 drivers
E_000001b8f503da70 .event posedge, v000001b8f50b3d10_0;
v000001b8f50b3590_0 .array/port v000001b8f50b3590, 0;
v000001b8f50b3590_1 .array/port v000001b8f50b3590, 1;
E_000001b8f503db70/0 .event anyedge, v000001b8f50b3db0_0, v000001b8f50b3b30_0, v000001b8f50b3590_0, v000001b8f50b3590_1;
v000001b8f50b3590_2 .array/port v000001b8f50b3590, 2;
v000001b8f50b3590_3 .array/port v000001b8f50b3590, 3;
v000001b8f50b3590_4 .array/port v000001b8f50b3590, 4;
v000001b8f50b3590_5 .array/port v000001b8f50b3590, 5;
E_000001b8f503db70/1 .event anyedge, v000001b8f50b3590_2, v000001b8f50b3590_3, v000001b8f50b3590_4, v000001b8f50b3590_5;
v000001b8f50b3590_6 .array/port v000001b8f50b3590, 6;
v000001b8f50b3590_7 .array/port v000001b8f50b3590, 7;
v000001b8f50b3590_8 .array/port v000001b8f50b3590, 8;
v000001b8f50b3590_9 .array/port v000001b8f50b3590, 9;
E_000001b8f503db70/2 .event anyedge, v000001b8f50b3590_6, v000001b8f50b3590_7, v000001b8f50b3590_8, v000001b8f50b3590_9;
v000001b8f50b3590_10 .array/port v000001b8f50b3590, 10;
v000001b8f50b3590_11 .array/port v000001b8f50b3590, 11;
v000001b8f50b3590_12 .array/port v000001b8f50b3590, 12;
v000001b8f50b3590_13 .array/port v000001b8f50b3590, 13;
E_000001b8f503db70/3 .event anyedge, v000001b8f50b3590_10, v000001b8f50b3590_11, v000001b8f50b3590_12, v000001b8f50b3590_13;
v000001b8f50b3590_14 .array/port v000001b8f50b3590, 14;
v000001b8f50b3590_15 .array/port v000001b8f50b3590, 15;
v000001b8f50b3590_16 .array/port v000001b8f50b3590, 16;
v000001b8f50b3590_17 .array/port v000001b8f50b3590, 17;
E_000001b8f503db70/4 .event anyedge, v000001b8f50b3590_14, v000001b8f50b3590_15, v000001b8f50b3590_16, v000001b8f50b3590_17;
v000001b8f50b3590_18 .array/port v000001b8f50b3590, 18;
v000001b8f50b3590_19 .array/port v000001b8f50b3590, 19;
v000001b8f50b3590_20 .array/port v000001b8f50b3590, 20;
v000001b8f50b3590_21 .array/port v000001b8f50b3590, 21;
E_000001b8f503db70/5 .event anyedge, v000001b8f50b3590_18, v000001b8f50b3590_19, v000001b8f50b3590_20, v000001b8f50b3590_21;
v000001b8f50b3590_22 .array/port v000001b8f50b3590, 22;
v000001b8f50b3590_23 .array/port v000001b8f50b3590, 23;
v000001b8f50b3590_24 .array/port v000001b8f50b3590, 24;
v000001b8f50b3590_25 .array/port v000001b8f50b3590, 25;
E_000001b8f503db70/6 .event anyedge, v000001b8f50b3590_22, v000001b8f50b3590_23, v000001b8f50b3590_24, v000001b8f50b3590_25;
v000001b8f50b3590_26 .array/port v000001b8f50b3590, 26;
v000001b8f50b3590_27 .array/port v000001b8f50b3590, 27;
v000001b8f50b3590_28 .array/port v000001b8f50b3590, 28;
v000001b8f50b3590_29 .array/port v000001b8f50b3590, 29;
E_000001b8f503db70/7 .event anyedge, v000001b8f50b3590_26, v000001b8f50b3590_27, v000001b8f50b3590_28, v000001b8f50b3590_29;
v000001b8f50b3590_30 .array/port v000001b8f50b3590, 30;
v000001b8f50b3590_31 .array/port v000001b8f50b3590, 31;
E_000001b8f503db70/8 .event anyedge, v000001b8f50b3590_30, v000001b8f50b3590_31, v000001b8f50b31d0_0;
E_000001b8f503db70 .event/or E_000001b8f503db70/0, E_000001b8f503db70/1, E_000001b8f503db70/2, E_000001b8f503db70/3, E_000001b8f503db70/4, E_000001b8f503db70/5, E_000001b8f503db70/6, E_000001b8f503db70/7, E_000001b8f503db70/8;
    .scope S_000001b8f5059190;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b8f50b3590, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001b8f5059190;
T_1 ;
    %wait E_000001b8f503db70;
    %load/vec4 v000001b8f50b3db0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v000001b8f50b3090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b8f50b3590, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v000001b8f50b3270_0, 0;
    %load/vec4 v000001b8f50b3db0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000001b8f50b3e50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b8f50b3590, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v000001b8f50b3bd0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b8f5059190;
T_2 ;
    %wait E_000001b8f503da70;
    %load/vec4 v000001b8f50b3310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001b8f50b3c70_0;
    %load/vec4 v000001b8f50b33b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001b8f50b3590, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b8f5040500;
T_3 ;
    %pushi/vec4 1114547, 0, 32;
    %store/vec4 v000001b8f50b4e60_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 23759411, 0, 32;
    %store/vec4 v000001b8f50b4e60_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 30314291, 0, 32;
    %store/vec4 v000001b8f50b4e60_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 41474834, 0, 32;
    %store/vec4 v000001b8f50b4e60_0, 0, 32;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001b8f5040500;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "toplevel.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "toplevel_tb.v";
    "./toplevel.v";
    "./instruction_parser.v";
    "./registerFile.v";
