// SPDX-FileCopyrightText: 2023 "Everybody"
//
// SPDX-License-Identifier: MIT

package vexiiriscv.execute

import spinal.core._
import spinal.lib._
import spinal.lib.misc.pipeline._
import vexiiriscv.riscv.{CSR, Const, IMM, RD, Riscv, Rvi}
import vexiiriscv._
import decode.Decode._
import Global._
import spinal.lib.{Flow, KeepAttribute}
import vexiiriscv.decode.Decode
import vexiiriscv.fetch.{Fetch, PcPlugin}
import vexiiriscv.misc.TrapService
import vexiiriscv.prediction.Prediction.BRANCH_HISTORY_WIDTH
import vexiiriscv.prediction.{FetchWordPrediction, HistoryPlugin, HistoryUser, LearnCmd, LearnService, Prediction}
import vexiiriscv.schedule.{DispatchPlugin, ReschedulePlugin}

import scala.collection.mutable

object BranchPlugin extends AreaObject {
  val BranchCtrlEnum = new SpinalEnum(binarySequential) {
    val B, JAL, JALR = newElement()
  }
  val BRANCH_CTRL =  Payload(BranchCtrlEnum())
}

class BranchPlugin(val layer : LaneLayer,
                   var aluAt : Int = 0,
                   var jumpAt: Int = 1,
                   var wbAt: Int = 0) extends ExecutionUnitElementSimple(layer) {
  import BranchPlugin._
  lazy val wbp = host.find[WriteBackPlugin](_.laneName == layer.el.laneName)
  lazy val sp = host[ReschedulePlugin]
  lazy val pcp = host[PcPlugin]
  lazy val hp = host.get[HistoryPlugin]
  lazy val ls = host[LearnService]
  lazy val ts = host[TrapService]
  setupRetain(wbp.elaborationLock)
  setupRetain(sp.elaborationLock)
  setupRetain(pcp.elaborationLock)
  setupRetain(ts.trapLock)
  during setup(hp.foreach(_.elaborationLock.retain))

  def catchMissaligned = !Riscv.RVC

  val logic = during build new Logic{
    import SrcKeys._
    if(hp.nonEmpty) host[DispatchPlugin].hmKeys += Prediction.BRANCH_HISTORY

    add(Rvi.JAL ).decode(BRANCH_CTRL -> BranchCtrlEnum.JAL )
    add(Rvi.JALR).decode(BRANCH_CTRL -> BranchCtrlEnum.JALR).srcs(SRC1.RF)
    add(Rvi.BEQ ).decode(BRANCH_CTRL -> BranchCtrlEnum.B   ).srcs(SRC1.RF, SRC2.RF)
    add(Rvi.BNE ).decode(BRANCH_CTRL -> BranchCtrlEnum.B   ).srcs(SRC1.RF, SRC2.RF)
    add(Rvi.BLT ).decode(BRANCH_CTRL -> BranchCtrlEnum.B   ).srcs(SRC1.RF, SRC2.RF, Op.LESS  )
    add(Rvi.BGE ).decode(BRANCH_CTRL -> BranchCtrlEnum.B   ).srcs(SRC1.RF, SRC2.RF, Op.LESS  )
    add(Rvi.BLTU).decode(BRANCH_CTRL -> BranchCtrlEnum.B   ).srcs(SRC1.RF, SRC2.RF, Op.LESS_U)
    add(Rvi.BGEU).decode(BRANCH_CTRL -> BranchCtrlEnum.B   ).srcs(SRC1.RF, SRC2.RF, Op.LESS_U)

    val jList = List(Rvi.JAL, Rvi.JALR)
    val bList = List(Rvi.BEQ, Rvi.BNE, Rvi.BLT, Rvi.BGE, Rvi.BLTU, Rvi.BGEU)

    val wb = wbp.createPort(wbAt)
    for(j <- jList; spec = layer(j)) {
      wbp.addMicroOp(wb, spec)
      spec.setCompletion(Math.max(jumpAt, wbAt))
      spec.mayFlushUpTo(jumpAt)
    }
    for (j <- bList; spec = layer(j)) {
      spec.setCompletion(jumpAt)
      spec.mayFlushUpTo(jumpAt)
    }

    val age = eu.getExecuteAge(jumpAt)
    val pcPort = pcp.createJumpInterface(age, laneAgeWidth = Execute.LANE_AGE_WIDTH, aggregationPriority = 0)
    val historyPort = hp.map(_.createPort(age, Execute.LANE_AGE_WIDTH))
    val flushPort = sp.newFlushPort(eu.getExecuteAge(jumpAt), laneAgeWidth = Execute.LANE_AGE_WIDTH, withUopId = true)
    val trapPort = catchMissaligned generate ts.newTrap(layer.el.getAge(jumpAt), Execute.LANE_AGE_WIDTH)

    ts.trapLock.release()
    eu.uopLock.release()
    wbp.elaborationLock.release()
    sp.elaborationLock.release()
    srcp.elaborationLock.release()
    pcp.elaborationLock.release()
    hp.foreach(_.elaborationLock.release())

    // Without prediction, the plugin can assume that there is no correction to do if no branch is needed
    // leading to a simpler design.
    val withBtb = host.get[FetchWordPrediction].nonEmpty

    val alu = new eu.Execute(aluAt) {
      val ss = SrcStageables
      val EQ = insert(srcp.SRC1 === srcp.SRC2)

      val COND = insert(BRANCH_CTRL.mux(
        BranchCtrlEnum.JALR -> True,
        BranchCtrlEnum.JAL -> True,
        BranchCtrlEnum.B -> UOP(14 downto 12).mux[Bool](
          B"000" ->  EQ,
          B"001" -> !EQ,
          M"1-1" -> !srcp.LESS,
          default -> srcp.LESS
        )
      ))

      val imm = IMM(UOP)
      val target_a = BRANCH_CTRL.mux(
        default -> S(PC),
        BranchCtrlEnum.JALR -> srcp.SRC1.resize(PC_WIDTH)
      )

      val target_b = BRANCH_CTRL.mux(
        default -> imm.b_sext,
        BranchCtrlEnum.JAL -> imm.j_sext,
        BranchCtrlEnum.JALR -> imm.i_sext
      )

      val slices = Decode.INSTRUCTION_SLICE_COUNT +^ 1
      val sliceShift = Fetch.SLICE_RANGE_LOW.get
      val PC_TRUE = insert(U(target_a + target_b).as(PC)) //TODO overflows ?
      val PC_FALSE = insert(PC + (slices << sliceShift))

      // Without those keepattribute, Vivado will transform the logic in a way which will serialize the 32 bits of the COND comparator,
      // with the 32 bits of the TRUE/FALSE adders, ending up in a quite long combinatorial path (21 lut XD)
      KeepAttribute(this(PC_TRUE ))
      KeepAttribute(this(PC_FALSE))

      val btb = withBtb generate new Area {
        val BAD_TARGET = insert(Prediction.ALIGNED_JUMPED_PC =/= PC_TRUE)
        val REAL_TARGET = insert(COND.mux[UInt](PC_TRUE, PC_FALSE))
      }
    }

    val jumpLogic = new eu.Execute(jumpAt) {
      val wrongCond = withBtb.mux[Bool](Prediction.ALIGNED_JUMPED =/= alu.COND     , alu.COND )
      val needFix   = withBtb.mux[Bool](wrongCond || alu.COND && alu.btb.BAD_TARGET, wrongCond)
      val doIt = isValid && SEL && needFix
      val pcTarget = withBtb.mux[UInt](alu.btb.REAL_TARGET, alu.PC_TRUE)
      val pcOnLastSlice = PC; assert(!Riscv.RVC) //TODO PC + (Fetch.INSTRUCTION_SLICE_COUNT << sliceShift)

      val history = new Area{
        assert(Global.HART_COUNT.get == 1)
        val state = Reg(Prediction.BRANCH_HISTORY) init(0)
        val shifted = (state ## alu.COND).dropHigh(1)
        val next = (BRANCH_CTRL === BranchCtrlEnum.B).mux(shifted, state)
        when(down.isFiring && SEL && BRANCH_CTRL === BranchCtrlEnum.B){
          state := shifted
        }

        val fetched = CombInit(
          false /*(Fetch.SLICE_COUNT.get == 1 && host.list[BranchPlugin].size == 1)*/ match {
            case true  => state //State will always reflect what the fetch stages will use, so let's use it as that little area
            case false => apply(Prediction.BRANCH_HISTORY) //While the BRANCH_HISTORY may take some more time to wormup, it seems to have little effect in practice (coremark 9.1 miss rate vs 9.0)
          }                                            //We can't use state there, as if there multiple branch instruction on the same Fetch.WORD it won't reflect the btb branch history
        )
      }

      //TODO
      println("!!! REPLACE THE OLD IMPL WITH THE BELLOW ONE !!!")
      val historyV2 = new Area{
        val slice = PC(Fetch.SLICE_RANGE.get)
        var next = CombInit(apply(Prediction.BRANCH_HISTORY))
        for(sliceId <- 0 until Fetch.SLICE_COUNT-1){
          when(slice < sliceId && Prediction.ALIGNED_SLICES_BRANCH(sliceId)){
            next \= (next ## Prediction.ALIGNED_SLICES_TAKEN(sliceId)).dropHigh(1)
          }
        }
        next \= (next ## alu.COND).dropHigh(1)
      }

      pcPort.valid := doIt
      pcPort.pc := pcTarget
      pcPort.laneAge := Execute.LANE_AGE

      historyPort.foreach{ port =>
        port.valid := doIt
        port.history := historyV2.next
        port.age := Execute.LANE_AGE
      }

      flushPort.valid := doIt
      flushPort.hartId := Global.HART_ID
      flushPort.uopId :=  Decode.UOP_ID
      flushPort.laneAge := Execute.LANE_AGE
      flushPort.self := False

      val MISSALIGNED = insert(alu.PC_TRUE(0, Fetch.SLICE_RANGE_LOW bits) =/= 0 && alu.COND)
      if (catchMissaligned) { //Non RVC can trap on missaligned branches
        trapPort.valid := False
        trapPort.exception := True
        trapPort.code := CSR.MCAUSE_ENUM.FETCH_MISSALIGNED
        trapPort.tval := B(alu.PC_TRUE)

        when(doIt && MISSALIGNED){
          trapPort.valid := True
          bypass(TRAP) := True
        }
      }

      val IS_JAL = insert(BRANCH_CTRL === BranchCtrlEnum.JAL)
      val IS_JALR = insert(BRANCH_CTRL === BranchCtrlEnum.JALR)
      val rdLink  = List[Bits](1,5).map(UOP(Const.rdRange) === _).orR
      val rs1Link = List[Bits](1,5).map(UOP(Const.rs1Range) === _).orR
      val rdEquRs1 = UOP(Const.rdRange) === UOP(Const.rs1Range)

      ls.learnLock.await()

      val pluginsOnLane = host.list[BranchPlugin].filter(_.layer.el == layer.el)
      val lastOfLane = pluginsOnLane.sortBy(_.jumpAt).last
      val isLastOfLane = BranchPlugin.this == lastOfLane
      val learn = isLastOfLane.option(Stream(LearnCmd(ls.learnCtxElements.toSeq)))
      learn.foreach { learn =>
        learn.valid := isValid && isReady && !hasCancelRequest && pluginsOnLane.map(p => apply(p.SEL)).orR
        learn.taken := alu.COND
        learn.pcTarget := alu.PC_TRUE
        learn.pcOnLastSlice := pcOnLastSlice
        learn.isBranch := BRANCH_CTRL === BranchCtrlEnum.B
        learn.isPush := (IS_JAL || IS_JALR) && rdLink
        learn.isPop := IS_JALR && (!rdLink && rs1Link || rdLink && rs1Link && !rdEquRs1)
        learn.wasWrong := needFix
        learn.history := history.fetched
        learn.uopId := Decode.UOP_ID
        learn.hartId := Global.HART_ID
        for (e <- ls.learnCtxElements) {
          learn.ctx(e).assignFrom(apply(e))
        }
      }
    }

    val wbLogic = new eu.Execute(wbAt){
      wb.valid := SEL && Decode.rfaKeys.get(RD).ENABLE
      wb.payload := alu.PC_FALSE.asBits
    }
  }
}
