#ifndef __MrcMcRegisterTgl8xxx_h__
#define __MrcMcRegisterTgl8xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

@copyright
  Copyright (c) 2010 - 2019 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by the
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
  This file contains an 'Intel Peripheral Driver' and is uniquely
  identified as "Intel Reference Module" and is licensed for Intel
  CPUs and chipsets under the terms of your license agreement with
  Intel or your vendor. This file may be modified by the user, subject
  to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define DATA_CR_DDRDATADQRANK0LANE0_REG                                (0x00008400)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE1_REG                                (0x00008404)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE2_REG                                (0x00008408)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE3_REG                                (0x0000840C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE4_REG                                (0x00008410)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE5_REG                                (0x00008414)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE6_REG                                (0x00008418)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE7_REG                                (0x0000841C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK0LANE8_REG                                (0x00008420)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE0_REG                                (0x00008424)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE1_REG                                (0x00008428)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE2_REG                                (0x0000842C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE3_REG                                (0x00008430)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE4_REG                                (0x00008434)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE5_REG                                (0x00008438)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE6_REG                                (0x0000843C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE7_REG                                (0x00008440)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK1LANE8_REG                                (0x00008444)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE0_REG                                (0x00008448)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE1_REG                                (0x0000844C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE2_REG                                (0x00008450)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE3_REG                                (0x00008454)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE4_REG                                (0x00008458)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE5_REG                                (0x0000845C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE6_REG                                (0x00008460)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE7_REG                                (0x00008464)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK2LANE8_REG                                (0x00008468)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE0_REG                                (0x0000846C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE1_REG                                (0x00008470)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE2_REG                                (0x00008474)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE3_REG                                (0x00008478)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE4_REG                                (0x0000847C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE5_REG                                (0x00008480)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE6_REG                                (0x00008484)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE7_REG                                (0x00008488)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQRANK3LANE8_REG                                (0x0000848C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_REG

#define DATA_CR_DDRDATADQSRANK0_REG                                    (0x0000849C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_REG

#define DATA_CR_DDRDATADQSRANK1_REG                                    (0x000084A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_REG

#define DATA_CR_DDRDATADQSRANK2_REG                                    (0x000084A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_REG

#define DATA_CR_DDRDATADQSRANK3_REG                                    (0x000084A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_REG

#define DATA_CR_RXCONTROL0RANK0_REG                                    (0x000084AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_REG

#define DATA_CR_RXCONTROL0RANK1_REG                                    (0x000084B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_REG

#define DATA_CR_RXCONTROL0RANK2_REG                                    (0x000084B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_REG

#define DATA_CR_RXCONTROL0RANK3_REG                                    (0x000084B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_REG

#define DATA_CR_TXCONTROL0RANK0_REG                                    (0x000084BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_REG

#define DATA_CR_TXCONTROL0RANK1_REG                                    (0x000084C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_REG

#define DATA_CR_TXCONTROL0RANK2_REG                                    (0x000084C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_REG

#define DATA_CR_TXCONTROL0RANK3_REG                                    (0x000084C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_REG

#define DATA_CR_RCOMPDATA0_REG                                         (0x000084CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_REG

#define DATA_CR_RCOMPDATA1_REG                                         (0x000084D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_REG

#define DATA_CR_DATACOMPVTT_REG                                        (0x000084D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_REG

#define DATA_CR_DATATRAINFEEDBACK_REG                                  (0x000084DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_REG

#define DATA_CR_DDRCRDATAOFFSETCOMP_REG                                (0x000084E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_REG

#define DATA_CR_DDRCRDATAOFFSETTRAIN_REG                               (0x000084E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_REG

#define DATA_CR_DDRCRDATACONTROL0_REG                                  (0x000084E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_REG

#define DATA_CR_DDRCRDATACONTROL1_REG                                  (0x000084EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_REG

#define DATA_CR_DDRCRDATACONTROL2_REG                                  (0x000084F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_REG

#define DATA_CR_DDRCRDATACONTROL3_REG                                  (0x000084F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_REG

#define DATA_CR_DDRCRDATACONTROL4_REG                                  (0x000084F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_REG

#define DATA_CR_DDRCRDATACONTROL5_REG                                  (0x000084FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_REG

#define DATA_CR_DDRCRDATACONTROL6_REG                                  (0x00008500)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_REG

#define DATA_CR_DDRCRCMDBUSTRAIN_REG                                   (0x00008504)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_REG

#define DATA_CR_DCCFSMCONTROL_REG                                      (0x00008508)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_REG

#define DATA_CR_DCCCALCCONTROL_REG                                     (0x0000850C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_REG

#define DATA_CR_DCCFSMSTATUS_REG                                       (0x00008510)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_REG

#define DATA_CR_DCCLANESTATUS0_REG                                     (0x00008514)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_REG

#define DATA_CR_DCCLANESTATUS1_REG                                     (0x00008518)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_REG

#define DATA_CR_DCCLANESTATUS2_REG                                     (0x0000851C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_REG

#define DATA_CR_DCCLANESTATUS3_REG                                     (0x00008520)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_REG

#define DATA_CR_DCCPILUT0_REG                                          (0x00008524)
//Duplicate of DATA0CH0_CR_DCCPILUT0_REG

#define DATA_CR_DCCPILUT1_REG                                          (0x00008528)
//Duplicate of DATA0CH0_CR_DCCPILUT1_REG

#define DATA_CR_DCCPILUT2_REG                                          (0x0000852C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_REG

#define DATA_CR_DCCPILUT3_REG                                          (0x00008530)
//Duplicate of DATA0CH0_CR_DCCPILUT3_REG

#define DATA_CR_DDRCRDATATCOCONTROL0_REG                               (0x00008534)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_REG

#define DATA_CR_DDRCRDATATCOCONTROL1_REG                               (0x00008538)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_REG

#define DATA_CR_DCCPILUT4_REG                                          (0x0000853C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_REG

#define DATA_CR_DCCLANETARGET_REG                                      (0x00008540)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_REG

#define DATA_CR_DDRCRWRRETRAINSWIZZLECONTROL_REG                       (0x00008544)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_REG

#define DATA_CR_DDRCRWRRETRAINRANK3_REG                                (0x00008548)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_REG

#define DATA_CR_DDRCRWRRETRAINRANK2_REG                                (0x0000854C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_REG

#define DATA_CR_DDRCRWRRETRAINRANK1_REG                                (0x00008550)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_REG

#define DATA_CR_DDRCRWRRETRAINRANK0_REG                                (0x00008554)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_REG

#define DATA_CR_DDRCRWRRETRAINCONTROLSTATUS_REG                        (0x00008558)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_REG

#define DATA_CR_DDRCRMARGINMODECONTROL0_REG                            (0x0000855C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_REG

#define DATA_CR_DDRCRMARGINMODEDEBUGMSB0_REG                           (0x00008560)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_REG

#define DATA_CR_DDRCRMARGINMODEDEBUGLSB0_REG                           (0x00008564)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_REG

#define CCC_CR_DDRCRCACOMP_P0_REG                                      (0x00008800)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CCC_CR_DDRCRCLKCOMP_P0_REG                                     (0x00008804)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CCC_CR_DDRCRCTLCOMP_P0_REG                                     (0x00008808)
//Duplicate of CH2CCC_CR_DDRCRCTLCOMP_P0_REG

#define CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG                          (0x0000880C)
//Duplicate of CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG

#define CCC_CR_DDRCRCTLCACOMPOFFSET_P0_REG                             (0x00008810)
//Duplicate of CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_REG

#define CCC_CR_DDRCRCCCPIDIVIDER_P0_REG                                (0x00008814)
//Duplicate of CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_REG

#define CCC_CR_DDRCRCCCPICODING0_P0_REG                                (0x00008818)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING0_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG                   (0x0000881C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG

#define CCC_CR_DDRCRCCCVOLTAGEUSED_P0_REG                              (0x00008820)
//Duplicate of CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEW0_P0_REG                            (0x00008824)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEW1_P0_REG                            (0x00008828)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEW2_P0_REG                            (0x0000882C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_REG

#define CCC_CR_DDRCRPINSUSED_P0_REG                                    (0x00008830)
//Duplicate of CH2CCC_CR_DDRCRPINSUSED_P0_REG

#define CCC_CR_DDRCRCCCCLKCONTROLS_P0_REG                              (0x00008834)
//Duplicate of CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_REG

#define CCC_CR_DDRCRBSCANDATA_P0_REG                                   (0x00008838)
//Duplicate of CH2CCC_CR_DDRCRBSCANDATA_P0_REG

#define CCC_CR_DDRCRMISR_P0_REG                                        (0x0000883C)
//Duplicate of CH2CCC_CR_DDRCRMISR_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG                   (0x00008840)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG

#define CCC_CR_DCCFSMCONTROL_P0_REG                                    (0x00008844)
//Duplicate of CH2CCC_CR_DCCFSMCONTROL_P0_REG

#define CCC_CR_DCCCALCCONTROL_P0_REG                                   (0x00008848)
//Duplicate of CH2CCC_CR_DCCCALCCONTROL_P0_REG

#define CCC_CR_DCCFSMSTATUS_P0_REG                                     (0x0000884C)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define CCC_CR_DCCLANESTATUS0_P0_REG                                   (0x00008850)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define CCC_CR_DCCLANESTATUS1_P0_REG                                   (0x00008854)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define CCC_CR_DDRCRPERBITTCO0_P0_REG                                  (0x00008858)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO0_P0_REG

#define CCC_CR_DDRCRPERBITTCO1_P0_REG                                  (0x0000885C)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO1_P0_REG

#define CCC_CR_DDRCRPERBITTCO2_P0_REG                                  (0x00008860)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO2_P0_REG

#define CCC_CR_DDRCRCCCPICODING1_P0_REG                                (0x00008864)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING1_P0_REG

#define CCC_CR_DDRCRMARGINMODECONTROL_P0_REG                           (0x00008868)
//Duplicate of CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_REG

#define CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_REG                          (0x0000886C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_REG                          (0x00008870)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CCC_CR_DCCLANESTATUS2_P0_REG                                   (0x00008874)
//Duplicate of CH2CCC_CR_DCCLANESTATUS2_P0_REG

#define CH0DDR5_CR_DDRCRCACOMP_P0_REG                                  (0x00008880)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CH0DDR5_CR_DDRCRCLKCOMP_P0_REG                                 (0x00008884)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CH0DDR5_CR_DDRCRCTLCOMP_P0_REG                                 (0x00008888)
//Duplicate of CH2CCC_CR_DDRCRCTLCOMP_P0_REG

#define CH0DDR5_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG                      (0x0000888C)
//Duplicate of CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG

#define CH0DDR5_CR_DDRCRCTLCACOMPOFFSET_P0_REG                         (0x00008890)
//Duplicate of CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_REG

#define CH0DDR5_CR_DDRCRCCCPIDIVIDER_P0_REG                            (0x00008894)
//Duplicate of CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_REG

#define CH0DDR5_CR_DDRCRCCCPICODING0_P0_REG                            (0x00008898)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING0_P0_REG

#define CH0DDR5_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG               (0x0000889C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG

#define CH0DDR5_CR_DDRCRCCCVOLTAGEUSED_P0_REG                          (0x000088A0)
//Duplicate of CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_REG

#define CH0DDR5_CR_DDRCRCCCPERBITDESKEW0_P0_REG                        (0x000088A4)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_REG

#define CH0DDR5_CR_DDRCRCCCPERBITDESKEW1_P0_REG                        (0x000088A8)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_REG

#define CH0DDR5_CR_DDRCRCCCPERBITDESKEW2_P0_REG                        (0x000088AC)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_REG

#define CH0DDR5_CR_DDRCRPINSUSED_P0_REG                                (0x000088B0)
//Duplicate of CH2CCC_CR_DDRCRPINSUSED_P0_REG

#define CH0DDR5_CR_DDRCRCCCCLKCONTROLS_P0_REG                          (0x000088B4)
//Duplicate of CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_REG

#define CH0DDR5_CR_DDRCRBSCANDATA_P0_REG                               (0x000088B8)
//Duplicate of CH2CCC_CR_DDRCRBSCANDATA_P0_REG

#define CH0DDR5_CR_DDRCRMISR_P0_REG                                    (0x000088BC)
//Duplicate of CH2CCC_CR_DDRCRMISR_P0_REG

#define CH0DDR5_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG               (0x000088C0)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG

#define CH0DDR5_CR_DCCFSMCONTROL_P0_REG                                (0x000088C4)
//Duplicate of CH2CCC_CR_DCCFSMCONTROL_P0_REG

#define CH0DDR5_CR_DCCCALCCONTROL_P0_REG                               (0x000088C8)
//Duplicate of CH2CCC_CR_DCCCALCCONTROL_P0_REG

#define CH0DDR5_CR_DCCFSMSTATUS_P0_REG                                 (0x000088CC)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define CH0DDR5_CR_DCCLANESTATUS0_P0_REG                               (0x000088D0)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define CH0DDR5_CR_DCCLANESTATUS1_P0_REG                               (0x000088D4)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define CH0DDR5_CR_DDRCRPERBITTCO0_P0_REG                              (0x000088D8)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO0_P0_REG

#define CH0DDR5_CR_DDRCRPERBITTCO1_P0_REG                              (0x000088DC)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO1_P0_REG

#define CH0DDR5_CR_DDRCRPERBITTCO2_P0_REG                              (0x000088E0)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO2_P0_REG

#define CH0DDR5_CR_DDRCRCCCPICODING1_P0_REG                            (0x000088E4)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING1_P0_REG

#define CH0DDR5_CR_DDRCRMARGINMODECONTROL_P0_REG                       (0x000088E8)
//Duplicate of CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_REG

#define CH0DDR5_CR_DDRCRMARGINMODEDEBUGMSB_P0_REG                      (0x000088EC)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CH0DDR5_CR_DDRCRMARGINMODEDEBUGLSB_P0_REG                      (0x000088F0)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CH0DDR5_CR_DCCLANESTATUS2_P0_REG                               (0x000088F4)
//Duplicate of CH2CCC_CR_DCCLANESTATUS2_P0_REG

#define CH1DDR5_CR_DDRCRCACOMP_P0_REG                                  (0x00008900)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CH1DDR5_CR_DDRCRCLKCOMP_P0_REG                                 (0x00008904)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CH1DDR5_CR_DDRCRCTLCOMP_P0_REG                                 (0x00008908)
//Duplicate of CH2CCC_CR_DDRCRCTLCOMP_P0_REG

#define CH1DDR5_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG                      (0x0000890C)
//Duplicate of CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG

#define CH1DDR5_CR_DDRCRCTLCACOMPOFFSET_P0_REG                         (0x00008910)
//Duplicate of CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_REG

#define CH1DDR5_CR_DDRCRCCCPIDIVIDER_P0_REG                            (0x00008914)
//Duplicate of CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_REG

#define CH1DDR5_CR_DDRCRCCCPICODING0_P0_REG                            (0x00008918)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING0_P0_REG

#define CH1DDR5_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG               (0x0000891C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG

#define CH1DDR5_CR_DDRCRCCCVOLTAGEUSED_P0_REG                          (0x00008920)
//Duplicate of CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_REG

#define CH1DDR5_CR_DDRCRCCCPERBITDESKEW0_P0_REG                        (0x00008924)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_REG

#define CH1DDR5_CR_DDRCRCCCPERBITDESKEW1_P0_REG                        (0x00008928)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_REG

#define CH1DDR5_CR_DDRCRCCCPERBITDESKEW2_P0_REG                        (0x0000892C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_REG

#define CH1DDR5_CR_DDRCRPINSUSED_P0_REG                                (0x00008930)
//Duplicate of CH2CCC_CR_DDRCRPINSUSED_P0_REG

#define CH1DDR5_CR_DDRCRCCCCLKCONTROLS_P0_REG                          (0x00008934)
//Duplicate of CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_REG

#define CH1DDR5_CR_DDRCRBSCANDATA_P0_REG                               (0x00008938)
//Duplicate of CH2CCC_CR_DDRCRBSCANDATA_P0_REG

#define CH1DDR5_CR_DDRCRMISR_P0_REG                                    (0x0000893C)
//Duplicate of CH2CCC_CR_DDRCRMISR_P0_REG

#define CH1DDR5_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG               (0x00008940)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG

#define CH1DDR5_CR_DCCFSMCONTROL_P0_REG                                (0x00008944)
//Duplicate of CH2CCC_CR_DCCFSMCONTROL_P0_REG

#define CH1DDR5_CR_DCCCALCCONTROL_P0_REG                               (0x00008948)
//Duplicate of CH2CCC_CR_DCCCALCCONTROL_P0_REG

#define CH1DDR5_CR_DCCFSMSTATUS_P0_REG                                 (0x0000894C)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define CH1DDR5_CR_DCCLANESTATUS0_P0_REG                               (0x00008950)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define CH1DDR5_CR_DCCLANESTATUS1_P0_REG                               (0x00008954)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define CH1DDR5_CR_DDRCRPERBITTCO0_P0_REG                              (0x00008958)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO0_P0_REG

#define CH1DDR5_CR_DDRCRPERBITTCO1_P0_REG                              (0x0000895C)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO1_P0_REG

#define CH1DDR5_CR_DDRCRPERBITTCO2_P0_REG                              (0x00008960)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO2_P0_REG

#define CH1DDR5_CR_DDRCRCCCPICODING1_P0_REG                            (0x00008964)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING1_P0_REG

#define CH1DDR5_CR_DDRCRMARGINMODECONTROL_P0_REG                       (0x00008968)
//Duplicate of CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_REG

#define CH1DDR5_CR_DDRCRMARGINMODEDEBUGMSB_P0_REG                      (0x0000896C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CH1DDR5_CR_DDRCRMARGINMODEDEBUGLSB_P0_REG                      (0x00008970)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CH1DDR5_CR_DCCLANESTATUS2_P0_REG                               (0x00008974)
//Duplicate of CH2CCC_CR_DCCLANESTATUS2_P0_REG

#define CH2DDR5_CR_DDRCRCACOMP_P0_REG                                  (0x00008980)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CH2DDR5_CR_DDRCRCLKCOMP_P0_REG                                 (0x00008984)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CH2DDR5_CR_DDRCRCTLCOMP_P0_REG                                 (0x00008988)
//Duplicate of CH2CCC_CR_DDRCRCTLCOMP_P0_REG

#define CH2DDR5_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG                      (0x0000898C)
//Duplicate of CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG

#define CH2DDR5_CR_DDRCRCTLCACOMPOFFSET_P0_REG                         (0x00008990)
//Duplicate of CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_REG

#define CH2DDR5_CR_DDRCRCCCPIDIVIDER_P0_REG                            (0x00008994)
//Duplicate of CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_REG

#define CH2DDR5_CR_DDRCRCCCPICODING0_P0_REG                            (0x00008998)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING0_P0_REG

#define CH2DDR5_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG               (0x0000899C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG

#define CH2DDR5_CR_DDRCRCCCVOLTAGEUSED_P0_REG                          (0x000089A0)
//Duplicate of CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_REG

#define CH2DDR5_CR_DDRCRCCCPERBITDESKEW0_P0_REG                        (0x000089A4)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_REG

#define CH2DDR5_CR_DDRCRCCCPERBITDESKEW1_P0_REG                        (0x000089A8)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_REG

#define CH2DDR5_CR_DDRCRCCCPERBITDESKEW2_P0_REG                        (0x000089AC)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_REG

#define CH2DDR5_CR_DDRCRPINSUSED_P0_REG                                (0x000089B0)
//Duplicate of CH2CCC_CR_DDRCRPINSUSED_P0_REG

#define CH2DDR5_CR_DDRCRCCCCLKCONTROLS_P0_REG                          (0x000089B4)
//Duplicate of CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_REG

#define CH2DDR5_CR_DDRCRBSCANDATA_P0_REG                               (0x000089B8)
//Duplicate of CH2CCC_CR_DDRCRBSCANDATA_P0_REG

#define CH2DDR5_CR_DDRCRMISR_P0_REG                                    (0x000089BC)
//Duplicate of CH2CCC_CR_DDRCRMISR_P0_REG

#define CH2DDR5_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG               (0x000089C0)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG

#define CH2DDR5_CR_DCCFSMCONTROL_P0_REG                                (0x000089C4)
//Duplicate of CH2CCC_CR_DCCFSMCONTROL_P0_REG

#define CH2DDR5_CR_DCCCALCCONTROL_P0_REG                               (0x000089C8)
//Duplicate of CH2CCC_CR_DCCCALCCONTROL_P0_REG

#define CH2DDR5_CR_DCCFSMSTATUS_P0_REG                                 (0x000089CC)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define CH2DDR5_CR_DCCLANESTATUS0_P0_REG                               (0x000089D0)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define CH2DDR5_CR_DCCLANESTATUS1_P0_REG                               (0x000089D4)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define CH2DDR5_CR_DDRCRPERBITTCO0_P0_REG                              (0x000089D8)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO0_P0_REG

#define CH2DDR5_CR_DDRCRPERBITTCO1_P0_REG                              (0x000089DC)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO1_P0_REG

#define CH2DDR5_CR_DDRCRPERBITTCO2_P0_REG                              (0x000089E0)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO2_P0_REG

#define CH2DDR5_CR_DDRCRCCCPICODING1_P0_REG                            (0x000089E4)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING1_P0_REG

#define CH2DDR5_CR_DDRCRMARGINMODECONTROL_P0_REG                       (0x000089E8)
//Duplicate of CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_REG

#define CH2DDR5_CR_DDRCRMARGINMODEDEBUGMSB_P0_REG                      (0x000089EC)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CH2DDR5_CR_DDRCRMARGINMODEDEBUGLSB_P0_REG                      (0x000089F0)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CH2DDR5_CR_DCCLANESTATUS2_P0_REG                               (0x000089F4)
//Duplicate of CH2CCC_CR_DCCLANESTATUS2_P0_REG

#define CCC_CR_DDRCRCACOMP_REG                                         (0x00008A00)
//Duplicate of CH0CCC_CR_DDRCRCACOMP_REG

#define CH3DDR5_CR_DDRCRCACOMP_P0_REG                                  (0x00008A00)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CCC_CR_DDRCRCLKCOMP_REG                                        (0x00008A04)
//Duplicate of CH0CCC_CR_DDRCRCACOMP_REG

#define CH3DDR5_CR_DDRCRCLKCOMP_P0_REG                                 (0x00008A04)
//Duplicate of CH2CCC_CR_DDRCRCACOMP_P0_REG

#define CCC_CR_DDRCRCTLCOMP_REG                                        (0x00008A08)
//Duplicate of CH0CCC_CR_DDRCRCTLCOMP_REG

#define CH3DDR5_CR_DDRCRCTLCOMP_P0_REG                                 (0x00008A08)
//Duplicate of CH2CCC_CR_DDRCRCTLCOMP_P0_REG

#define CCC_CR_DDRCRVSSHICLKCOMPOFFSET_REG                             (0x00008A0C)
//Duplicate of CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_REG

#define CH3DDR5_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG                      (0x00008A0C)
//Duplicate of CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_REG

#define CCC_CR_DDRCRCTLCACOMPOFFSET_REG                                (0x00008A10)
//Duplicate of CH0CCC_CR_DDRCRCTLCACOMPOFFSET_REG

#define CH3DDR5_CR_DDRCRCTLCACOMPOFFSET_P0_REG                         (0x00008A10)
//Duplicate of CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_REG

#define CCC_CR_DDRCRCCCPIDIVIDER_REG                                   (0x00008A14)
//Duplicate of CH0CCC_CR_DDRCRCCCPIDIVIDER_REG

#define CH3DDR5_CR_DDRCRCCCPIDIVIDER_P0_REG                            (0x00008A14)
//Duplicate of CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_REG

#define CCC_CR_DDRCRCCCPICODING0_REG                                   (0x00008A18)
//Duplicate of CH0CCC_CR_DDRCRCCCPICODING0_REG

#define CH3DDR5_CR_DDRCRCCCPICODING0_P0_REG                            (0x00008A18)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING0_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_REG                      (0x00008A1C)
//Duplicate of CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_REG

#define CH3DDR5_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG               (0x00008A1C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_REG

#define CCC_CR_DDRCRCCCVOLTAGEUSED_REG                                 (0x00008A20)
//Duplicate of CH0CCC_CR_DDRCRCCCVOLTAGEUSED_REG

#define CH3DDR5_CR_DDRCRCCCVOLTAGEUSED_P0_REG                          (0x00008A20)
//Duplicate of CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEW0_REG                               (0x00008A24)
//Duplicate of CH0CCC_CR_DDRCRCCCPERBITDESKEW0_REG

#define CH3DDR5_CR_DDRCRCCCPERBITDESKEW0_P0_REG                        (0x00008A24)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEW1_REG                               (0x00008A28)
//Duplicate of CH0CCC_CR_DDRCRCCCPERBITDESKEW1_REG

#define CH3DDR5_CR_DDRCRCCCPERBITDESKEW1_P0_REG                        (0x00008A28)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEW2_REG                               (0x00008A2C)
//Duplicate of CH0CCC_CR_DDRCRCCCPERBITDESKEW2_REG

#define CH3DDR5_CR_DDRCRCCCPERBITDESKEW2_P0_REG                        (0x00008A2C)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_REG

#define CCC_CR_DDRCRPINSUSED_REG                                       (0x00008A30)
//Duplicate of CH0CCC_CR_DDRCRPINSUSED_REG

#define CH3DDR5_CR_DDRCRPINSUSED_P0_REG                                (0x00008A30)
//Duplicate of CH2CCC_CR_DDRCRPINSUSED_P0_REG

#define CCC_CR_DDRCRCCCCLKCONTROLS_REG                                 (0x00008A34)
//Duplicate of CH0CCC_CR_DDRCRCCCCLKCONTROLS_REG

#define CH3DDR5_CR_DDRCRCCCCLKCONTROLS_P0_REG                          (0x00008A34)
//Duplicate of CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_REG

#define CCC_CR_DDRCRBSCANDATA_REG                                      (0x00008A38)
//Duplicate of CH0CCC_CR_DDRCRBSCANDATA_REG

#define CH3DDR5_CR_DDRCRBSCANDATA_P0_REG                               (0x00008A38)
//Duplicate of CH2CCC_CR_DDRCRBSCANDATA_P0_REG

#define CCC_CR_DDRCRMISR_REG                                           (0x00008A3C)
//Duplicate of CH0CCC_CR_DDRCRMISR_REG

#define CH3DDR5_CR_DDRCRMISR_P0_REG                                    (0x00008A3C)
//Duplicate of CH2CCC_CR_DDRCRMISR_P0_REG

#define CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_REG                      (0x00008A40)
//Duplicate of CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_REG

#define CH3DDR5_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG               (0x00008A40)
//Duplicate of CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_REG

#define CCC_CR_DCCFSMCONTROL_REG                                       (0x00008A44)
//Duplicate of CH0CCC_CR_DCCFSMCONTROL_REG

#define CH3DDR5_CR_DCCFSMCONTROL_P0_REG                                (0x00008A44)
//Duplicate of CH2CCC_CR_DCCFSMCONTROL_P0_REG

#define CCC_CR_DCCCALCCONTROL_REG                                      (0x00008A48)
//Duplicate of CH0CCC_CR_DCCCALCCONTROL_REG

#define CH3DDR5_CR_DCCCALCCONTROL_P0_REG                               (0x00008A48)
//Duplicate of CH2CCC_CR_DCCCALCCONTROL_P0_REG

#define CCC_CR_DCCFSMSTATUS_REG                                        (0x00008A4C)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_REG

#define CH3DDR5_CR_DCCFSMSTATUS_P0_REG                                 (0x00008A4C)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define CCC_CR_DCCLANESTATUS0_REG                                      (0x00008A50)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_REG

#define CH3DDR5_CR_DCCLANESTATUS0_P0_REG                               (0x00008A50)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define CCC_CR_DCCLANESTATUS1_REG                                      (0x00008A54)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_REG

#define CH3DDR5_CR_DCCLANESTATUS1_P0_REG                               (0x00008A54)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define CCC_CR_DDRCRPERBITTCO0_REG                                     (0x00008A58)
//Duplicate of CH0CCC_CR_DDRCRPERBITTCO0_REG

#define CH3DDR5_CR_DDRCRPERBITTCO0_P0_REG                              (0x00008A58)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO0_P0_REG

#define CCC_CR_DDRCRPERBITTCO1_REG                                     (0x00008A5C)
//Duplicate of CH0CCC_CR_DDRCRPERBITTCO1_REG

#define CH3DDR5_CR_DDRCRPERBITTCO1_P0_REG                              (0x00008A5C)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO1_P0_REG

#define CCC_CR_DDRCRPERBITTCO2_REG                                     (0x00008A60)
//Duplicate of CH0CCC_CR_DDRCRPERBITTCO2_REG

#define CH3DDR5_CR_DDRCRPERBITTCO2_P0_REG                              (0x00008A60)
//Duplicate of CH2CCC_CR_DDRCRPERBITTCO2_P0_REG

#define CCC_CR_DDRCRCCCPICODING1_REG                                   (0x00008A64)
//Duplicate of CH0CCC_CR_DDRCRCCCPICODING1_REG

#define CH3DDR5_CR_DDRCRCCCPICODING1_P0_REG                            (0x00008A64)
//Duplicate of CH2CCC_CR_DDRCRCCCPICODING1_P0_REG

#define CCC_CR_DDRCRMARGINMODECONTROL_REG                              (0x00008A68)
//Duplicate of CH0CCC_CR_DDRCRMARGINMODECONTROL_REG

#define CH3DDR5_CR_DDRCRMARGINMODECONTROL_P0_REG                       (0x00008A68)
//Duplicate of CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_REG

#define CCC_CR_DDRCRMARGINMODEDEBUGMSB_REG                             (0x00008A6C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_REG

#define CH3DDR5_CR_DDRCRMARGINMODEDEBUGMSB_P0_REG                      (0x00008A6C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CCC_CR_DDRCRMARGINMODEDEBUGLSB_REG                             (0x00008A70)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_REG

#define CH3DDR5_CR_DDRCRMARGINMODEDEBUGLSB_P0_REG                      (0x00008A70)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define CCC_CR_DCCLANESTATUS2_REG                                      (0x00008A74)
//Duplicate of CH0CCC_CR_DCCLANESTATUS2_REG

#define CH3DDR5_CR_DCCLANESTATUS2_P0_REG                               (0x00008A74)
//Duplicate of CH2CCC_CR_DCCLANESTATUS2_P0_REG

#define DLLDDR_CR_MASTERDLLCFG_REG                                     (0x00008B80)
//Duplicate of DLLDDRDATA0_CR_MASTERDLLCFG_REG

#define DLLDDR_CR_CBTUNE0_REG                                          (0x00008B84)
//Duplicate of DLLDDRDATA0_CR_CBTUNE0_REG

#define DLLDDR_CR_CBTUNE1_REG                                          (0x00008B88)
//Duplicate of DLLDDRDATA0_CR_CBTUNE1_REG

#define DLLDDR_CR_ADCCFG_REG                                           (0x00008B8C)
//Duplicate of DLLDDRDATA0_CR_ADCCFG_REG

#define DLLDDR_CR_CBTUNE2_REG                                          (0x00008B90)
//Duplicate of DLLDDRDATA0_CR_CBTUNE2_REG

#define DLLDDR_CR_PIDFTDLY_REG                                         (0x00008B98)
//Duplicate of DLLDDRDATA0_CR_PIDFTDLY_REG

#define DLLDDR_CR_DLLPITESTANDADC_REG                                  (0x00008B9C)
//Duplicate of DLLDDRDATA0_CR_DLLPITESTANDADC_REG

#define DLLDDR_CR_DLLSTATUS_REG                                        (0x00008BA0)
//Duplicate of DLLDDRDATA0_CR_DLLSTATUS_REG

#define DLLDDR_CR_DLLWEAKLOCK_REG                                      (0x00008BA4)
//Duplicate of DLLDDRDATA0_CR_DLLWEAKLOCK_REG

#define DLLDDR_CR_DDRCRVCCDLLFFCONTROL_REG                             (0x00008BA8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_REG

#define DLLDDR_CR_DDRCRVCCDLLFFNBIAS_REG                               (0x00008BAC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_REG

#define DLLDDR_CR_DDRCRVCCDLLCOMPDLL_REG                               (0x00008BB0)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DLLDDR_CR_DDRCRVCCDLLCOMPDATACCC_REG                           (0x00008BB4)
//Duplicate of DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_REG

#define DLLDDR_CR_DDRCRVCCDLLCOMPOFFSET_REG                            (0x00008BB8)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_REG

#define DLLDDR_CR_DDRCRVCCDLLVSXHIFF_REG                               (0x00008BBC)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_REG

#define DLLDDR_CR_DDRCRVCCDLLCOUPLINGCAP_REG                           (0x00008BC0)
//Duplicate of DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_REG

#define DLLDDR_CR_PITUNE_REG                                           (0x00008BC4)
//Duplicate of DLLDDRDATA0_CR_PITUNE_REG

#define DDRVTT_CR_DDRCRVTTGENCONTROL_REG                               (0x00008C00)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENCONTROL_REG

#define DDRVTT_CR_DDRCRVTTGENSTATUS_REG                                (0x00008C04)
//Duplicate of DDRVTT0_CR_DDRCRVTTGENSTATUS_REG

#define DDRVTT_CR_DDRCRVTTCOMPOFFSET_REG                               (0x00008C08)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET_REG

#define DDRVTT_CR_DDRCRVTTCOMPOFFSET2_REG                              (0x00008C0C)
//Duplicate of DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_REG

#define DDRVCCDLL_CR_DDRCRVCCDLLCONTROL_REG                            (0x00008D00)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCONTROL_REG

#define DDRVCCDLL_CR_DDRCRVCCDLLCOMPDLL_REG                            (0x00008D04)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_REG

#define DDRVCCDLL_CR_DDRCRVCCDLLSAMPLER_REG                            (0x00008D08)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLSAMPLER_REG

#define DDRVCCDLL_CR_DDRCRVCCDLLVOLTAGES_REG                           (0x00008D0C)
//Duplicate of DDRVCCDLL0_CR_DDRCRVCCDLLVOLTAGES_REG
#pragma pack(pop)
#endif
