$date
	Sun Oct 23 05:58:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#714677
b11001 !
1"
#714678
b11001 &
b11001 %
1$
#714679
0"
#714682
b1001100 &
b1001100 %
#714686
b100110 &
b100110 %
#714690
b10011 &
b10011 %
#714694
b111010 &
b111010 %
#714698
b11101 &
b11101 %
#714702
b1011000 &
b1011000 %
#714706
b101100 &
b101100 %
#714710
b10110 &
b10110 %
#714714
b1011 &
b1011 %
#714718
b100010 &
b100010 %
#714722
b10001 &
b10001 %
#714726
b110100 &
b110100 %
#714730
b11010 &
b11010 %
#714734
b1101 &
b1101 %
#714738
b101000 &
b101000 %
#714742
b10100 &
b10100 %
#714746
b1010 &
b1010 %
#714750
b101 &
b101 %
#714754
b10000 &
b10000 %
#714758
b1000 &
b1000 %
#714762
b100 &
b100 %
#714766
b10 &
b10 %
#714770
b1 &
b1 %
1#
#714774
b0 &
0#
b0 %
0$
#1721280
b1001 !
1"
#1721282
b1001 &
b1001 %
1$
#1721283
0"
#1721286
b11100 &
b11100 %
#1721290
b1110 &
b1110 %
#1721294
b111 &
b111 %
#1721298
b10110 &
b10110 %
#1721302
b1011 &
b1011 %
#1721306
b100010 &
b100010 %
#1721310
b10001 &
b10001 %
#1721314
b110100 &
b110100 %
#1721318
b11010 &
b11010 %
#1721322
b1101 &
b1101 %
#1721326
b101000 &
b101000 %
#1721330
b10100 &
b10100 %
#1721334
b1010 &
b1010 %
#1721338
b101 &
b101 %
#1721342
b10000 &
b10000 %
#1721346
b1000 &
b1000 %
#1721350
b100 &
b100 %
#1721354
b10 &
b10 %
#1721358
b1 &
1#
b1 %
#1721362
b0 &
b0 %
0#
0$
#2717118
b10011 &
b10011 %
1$
b10011 !
1"
#2717119
0"
#2717122
b111010 &
b111010 %
#2717126
b11101 &
b11101 %
#2717130
b1011000 &
b1011000 %
#2717134
b101100 &
b101100 %
#2717138
b10110 &
b10110 %
#2717142
b1011 &
b1011 %
#2717146
b100010 &
b100010 %
#2717150
b10001 &
b10001 %
#2717154
b110100 &
b110100 %
#2717158
b11010 &
b11010 %
#2717162
b1101 &
b1101 %
#2717166
b101000 &
b101000 %
#2717170
b10100 &
b10100 %
#2717174
b1010 &
b1010 %
#2717178
b101 &
b101 %
#2717182
b10000 &
b10000 %
#2717186
b1000 &
b1000 %
#2717190
b100 &
b100 %
#2717194
b10 &
b10 %
#2717198
b1 &
1#
b1 %
#2717202
b0 &
b0 %
0#
0$
#4500012
