{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701637715934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701637715934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 13:08:35 2023 " "Processing started: Sun Dec 03 13:08:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701637715934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637715934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip -c chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637715934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701637716546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701637716546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/blinky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinky/synthesis/blinky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinky-rtl " "Found design unit 1: blinky-rtl" {  } { { "blinky/synthesis/blinky.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723733 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinky " "Found entity 1: blinky" {  } { { "blinky/synthesis/blinky.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "blinky/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "blinky/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_irq_mapper " "Found entity 1: blinky_irq_mapper" {  } { { "blinky/synthesis/submodules/blinky_irq_mapper.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0 " "Found entity 1: blinky_mm_interconnect_0" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_avalon_st_adapter " "Found entity 1: blinky_mm_interconnect_0_avalon_st_adapter" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_rsp_mux_001 " "Found entity 1: blinky_mm_interconnect_0_rsp_mux_001" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinky/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "blinky/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723779 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "blinky/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_rsp_mux " "Found entity 1: blinky_mm_interconnect_0_rsp_mux" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_rsp_demux " "Found entity 1: blinky_mm_interconnect_0_rsp_demux" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_cmd_mux_001 " "Found entity 1: blinky_mm_interconnect_0_cmd_mux_001" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_cmd_mux " "Found entity 1: blinky_mm_interconnect_0_cmd_mux" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_cmd_demux_001 " "Found entity 1: blinky_mm_interconnect_0_cmd_demux_001" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_cmd_demux " "Found entity 1: blinky_mm_interconnect_0_cmd_demux" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinky_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinky_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_router_003_default_decode " "Found entity 1: blinky_mm_interconnect_0_router_003_default_decode" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723827 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinky_mm_interconnect_0_router_003 " "Found entity 2: blinky_mm_interconnect_0_router_003" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinky_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinky_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_router_002_default_decode " "Found entity 1: blinky_mm_interconnect_0_router_002_default_decode" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723827 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinky_mm_interconnect_0_router_002 " "Found entity 2: blinky_mm_interconnect_0_router_002" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinky_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinky_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_router_001_default_decode " "Found entity 1: blinky_mm_interconnect_0_router_001_default_decode" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723842 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinky_mm_interconnect_0_router_001 " "Found entity 2: blinky_mm_interconnect_0_router_001" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinky_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinky_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at blinky_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701637723842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_mm_interconnect_0_router_default_decode " "Found entity 1: blinky_mm_interconnect_0_router_default_decode" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723842 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinky_mm_interconnect_0_router " "Found entity 2: blinky_mm_interconnect_0_router" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "blinky/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "blinky/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "blinky/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "blinky/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "blinky/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "blinky/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_switches " "Found entity 1: blinky_switches" {  } { { "blinky/synthesis/submodules/blinky_switches.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_start.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_start " "Found entity 1: blinky_start" {  } { { "blinky/synthesis/submodules/blinky_start.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_start.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_onchip_memory2_0 " "Found entity 1: blinky_onchip_memory2_0" {  } { { "blinky/synthesis/submodules/blinky_onchip_memory2_0.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_leds " "Found entity 1: blinky_leds" {  } { { "blinky/synthesis/submodules/blinky_leds.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_lcd " "Found entity 1: blinky_lcd" {  } { { "blinky/synthesis/submodules/blinky_lcd.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file blinky/synthesis/submodules/blinky_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_jtag_uart_sim_scfifo_w " "Found entity 1: blinky_jtag_uart_sim_scfifo_w" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723937 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinky_jtag_uart_scfifo_w " "Found entity 2: blinky_jtag_uart_scfifo_w" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723937 ""} { "Info" "ISGN_ENTITY_NAME" "3 blinky_jtag_uart_sim_scfifo_r " "Found entity 3: blinky_jtag_uart_sim_scfifo_r" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723937 ""} { "Info" "ISGN_ENTITY_NAME" "4 blinky_jtag_uart_scfifo_r " "Found entity 4: blinky_jtag_uart_scfifo_r" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723937 ""} { "Info" "ISGN_ENTITY_NAME" "5 blinky_jtag_uart " "Found entity 5: blinky_jtag_uart" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_cpu " "Found entity 1: blinky_cpu" {  } { { "blinky/synthesis/submodules/blinky_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file blinky/synthesis/submodules/blinky_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_cpu_cpu_register_bank_a_module " "Found entity 1: blinky_cpu_cpu_register_bank_a_module" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinky_cpu_cpu_register_bank_b_module " "Found entity 2: blinky_cpu_cpu_register_bank_b_module" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "3 blinky_cpu_cpu_nios2_oci_debug " "Found entity 3: blinky_cpu_cpu_nios2_oci_debug" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "4 blinky_cpu_cpu_nios2_oci_break " "Found entity 4: blinky_cpu_cpu_nios2_oci_break" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "5 blinky_cpu_cpu_nios2_oci_xbrk " "Found entity 5: blinky_cpu_cpu_nios2_oci_xbrk" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "6 blinky_cpu_cpu_nios2_oci_dbrk " "Found entity 6: blinky_cpu_cpu_nios2_oci_dbrk" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "7 blinky_cpu_cpu_nios2_oci_itrace " "Found entity 7: blinky_cpu_cpu_nios2_oci_itrace" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "8 blinky_cpu_cpu_nios2_oci_td_mode " "Found entity 8: blinky_cpu_cpu_nios2_oci_td_mode" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "9 blinky_cpu_cpu_nios2_oci_dtrace " "Found entity 9: blinky_cpu_cpu_nios2_oci_dtrace" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "10 blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "11 blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "12 blinky_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: blinky_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "13 blinky_cpu_cpu_nios2_oci_fifo " "Found entity 13: blinky_cpu_cpu_nios2_oci_fifo" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "14 blinky_cpu_cpu_nios2_oci_pib " "Found entity 14: blinky_cpu_cpu_nios2_oci_pib" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "15 blinky_cpu_cpu_nios2_oci_im " "Found entity 15: blinky_cpu_cpu_nios2_oci_im" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "16 blinky_cpu_cpu_nios2_performance_monitors " "Found entity 16: blinky_cpu_cpu_nios2_performance_monitors" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "17 blinky_cpu_cpu_nios2_avalon_reg " "Found entity 17: blinky_cpu_cpu_nios2_avalon_reg" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "18 blinky_cpu_cpu_ociram_sp_ram_module " "Found entity 18: blinky_cpu_cpu_ociram_sp_ram_module" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "19 blinky_cpu_cpu_nios2_ocimem " "Found entity 19: blinky_cpu_cpu_nios2_ocimem" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "20 blinky_cpu_cpu_nios2_oci " "Found entity 20: blinky_cpu_cpu_nios2_oci" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""} { "Info" "ISGN_ENTITY_NAME" "21 blinky_cpu_cpu " "Found entity 21: blinky_cpu_cpu" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_cpu_cpu_debug_slave_sysclk " "Found entity 1: blinky_cpu_cpu_debug_slave_sysclk" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_cpu_cpu_debug_slave_tck " "Found entity 1: blinky_cpu_cpu_debug_slave_tck" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_cpu_cpu_debug_slave_wrapper " "Found entity 1: blinky_cpu_cpu_debug_slave_wrapper" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky/synthesis/submodules/blinky_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky/synthesis/submodules/blinky_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky_cpu_cpu_test_bench " "Found entity 1: blinky_cpu_cpu_test_bench" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_test_bench.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip-rtl_and_struct " "Found design unit 1: chip-rtl_and_struct" {  } { { "chip.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/chip.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723999 ""} { "Info" "ISGN_ENTITY_NAME" "1 chip " "Found entity 1: chip" {  } { { "chip.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/chip.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637723999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637723999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip " "Elaborating entity \"chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701637724078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky blinky:u0 " "Elaborating entity \"blinky\" for hierarchy \"blinky:u0\"" {  } { { "chip.vhd" "u0" { Text "C:/Users/mmadler/Desktop/Blinky/chip.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu blinky:u0\|blinky_cpu:cpu " "Elaborating entity \"blinky_cpu\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\"" {  } { { "blinky/synthesis/blinky.vhd" "cpu" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu " "Elaborating entity \"blinky_cpu_cpu\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\"" {  } { { "blinky/synthesis/submodules/blinky_cpu.v" "cpu" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_test_bench blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_test_bench:the_blinky_cpu_cpu_test_bench " "Elaborating entity \"blinky_cpu_cpu_test_bench\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_test_bench:the_blinky_cpu_cpu_test_bench\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_test_bench" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_register_bank_a_module blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a " "Elaborating entity \"blinky_cpu_cpu_register_bank_a_module\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "blinky_cpu_cpu_register_bank_a" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724265 ""}  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637724265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637724319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637724319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_a_module:blinky_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_register_bank_b_module blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_b_module:blinky_cpu_cpu_register_bank_b " "Elaborating entity \"blinky_cpu_cpu_register_bank_b_module\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_register_bank_b_module:blinky_cpu_cpu_register_bank_b\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "blinky_cpu_cpu_register_bank_b" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci " "Elaborating entity \"blinky_cpu_cpu_nios2_oci\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_debug blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_debug\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_debug" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724407 ""}  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637724407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_break blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_break:the_blinky_cpu_cpu_nios2_oci_break " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_break\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_break:the_blinky_cpu_cpu_nios2_oci_break\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_break" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_xbrk blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_xbrk:the_blinky_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_xbrk:the_blinky_cpu_cpu_nios2_oci_xbrk\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_dbrk blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_dbrk:the_blinky_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_dbrk:the_blinky_cpu_cpu_nios2_oci_dbrk\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_itrace blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_itrace:the_blinky_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_itrace\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_itrace:the_blinky_cpu_cpu_nios2_oci_itrace\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_dtrace blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_dtrace:the_blinky_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_dtrace:the_blinky_cpu_cpu_nios2_oci_dtrace\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_td_mode blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_dtrace:the_blinky_cpu_cpu_nios2_oci_dtrace\|blinky_cpu_cpu_nios2_oci_td_mode:blinky_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_dtrace:the_blinky_cpu_cpu_nios2_oci_dtrace\|blinky_cpu_cpu_nios2_oci_td_mode:blinky_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "blinky_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_fifo blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_fifo\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\|blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\|blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\|blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\|blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_fifo_cnt_inc blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\|blinky_cpu_cpu_nios2_oci_fifo_cnt_inc:the_blinky_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_fifo:the_blinky_cpu_cpu_nios2_oci_fifo\|blinky_cpu_cpu_nios2_oci_fifo_cnt_inc:the_blinky_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_pib blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_pib:the_blinky_cpu_cpu_nios2_oci_pib " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_pib\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_pib:the_blinky_cpu_cpu_nios2_oci_pib\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_pib" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_oci_im blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_im:the_blinky_cpu_cpu_nios2_oci_im " "Elaborating entity \"blinky_cpu_cpu_nios2_oci_im\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_im:the_blinky_cpu_cpu_nios2_oci_im\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_oci_im" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_avalon_reg blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_avalon_reg:the_blinky_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"blinky_cpu_cpu_nios2_avalon_reg\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_avalon_reg:the_blinky_cpu_cpu_nios2_avalon_reg\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_nios2_ocimem blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem " "Elaborating entity \"blinky_cpu_cpu_nios2_ocimem\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_nios2_ocimem" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_ociram_sp_ram_module blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram " "Elaborating entity \"blinky_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "blinky_cpu_cpu_ociram_sp_ram" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724642 ""}  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637724689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_ocimem:the_blinky_cpu_cpu_nios2_ocimem\|blinky_cpu_cpu_ociram_sp_ram_module:blinky_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_debug_slave_wrapper blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"blinky_cpu_cpu_debug_slave_wrapper\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "the_blinky_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_debug_slave_tck blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|blinky_cpu_cpu_debug_slave_tck:the_blinky_cpu_cpu_debug_slave_tck " "Elaborating entity \"blinky_cpu_cpu_debug_slave_tck\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|blinky_cpu_cpu_debug_slave_tck:the_blinky_cpu_cpu_debug_slave_tck\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "the_blinky_cpu_cpu_debug_slave_tck" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_cpu_cpu_debug_slave_sysclk blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|blinky_cpu_cpu_debug_slave_sysclk:the_blinky_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"blinky_cpu_cpu_debug_slave_sysclk\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|blinky_cpu_cpu_debug_slave_sysclk:the_blinky_cpu_cpu_debug_slave_sysclk\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "the_blinky_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "blinky_cpu_cpu_debug_slave_phy" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\"" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637724820 ""}  } { { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637724820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724820 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637724925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_debug_slave_wrapper:the_blinky_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinky_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_jtag_uart blinky:u0\|blinky_jtag_uart:jtag_uart " "Elaborating entity \"blinky_jtag_uart\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\"" {  } { { "blinky/synthesis/blinky.vhd" "jtag_uart" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_jtag_uart_scfifo_w blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w " "Elaborating entity \"blinky_jtag_uart_scfifo_w\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\"" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "the_blinky_jtag_uart_scfifo_w" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "wfifo" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725285 ""}  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637725285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/mmadler/Desktop/Blinky/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/mmadler/Desktop/Blinky/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mmadler/Desktop/Blinky/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/mmadler/Desktop/Blinky/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_w:the_blinky_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/mmadler/Desktop/Blinky/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_jtag_uart_scfifo_r blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_r:the_blinky_jtag_uart_scfifo_r " "Elaborating entity \"blinky_jtag_uart_scfifo_r\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|blinky_jtag_uart_scfifo_r:the_blinky_jtag_uart_scfifo_r\"" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "the_blinky_jtag_uart_scfifo_r" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\"" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "blinky_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\"" {  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725787 ""}  } { { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637725787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"blinky:u0\|blinky_jtag_uart:jtag_uart\|alt_jtag_atlantic:blinky_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_lcd blinky:u0\|blinky_lcd:lcd " "Elaborating entity \"blinky_lcd\" for hierarchy \"blinky:u0\|blinky_lcd:lcd\"" {  } { { "blinky/synthesis/blinky.vhd" "lcd" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_leds blinky:u0\|blinky_leds:leds " "Elaborating entity \"blinky_leds\" for hierarchy \"blinky:u0\|blinky_leds:leds\"" {  } { { "blinky/synthesis/blinky.vhd" "leds" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_onchip_memory2_0 blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"blinky_onchip_memory2_0\" for hierarchy \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\"" {  } { { "blinky/synthesis/blinky.vhd" "onchip_memory2_0" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "blinky/synthesis/submodules/blinky_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "blinky/synthesis/submodules/blinky_onchip_memory2_0.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 98304 " "Parameter \"maximum_depth\" = \"98304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 98304 " "Parameter \"numwords_a\" = \"98304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701637725882 ""}  } { { "blinky/synthesis/submodules/blinky_onchip_memory2_0.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701637725882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fed1 " "Found entity 1: altsyncram_fed1" {  } { { "db/altsyncram_fed1.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/altsyncram_fed1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637725960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637725960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fed1 blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fed1:auto_generated " "Elaborating entity \"altsyncram_fed1\" for hierarchy \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637725960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7ua " "Found entity 1: decode_7ua" {  } { { "db/decode_7ua.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/decode_7ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637726070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637726070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7ua blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fed1:auto_generated\|decode_7ua:decode3 " "Elaborating entity \"decode_7ua\" for hierarchy \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fed1:auto_generated\|decode_7ua:decode3\"" {  } { { "db/altsyncram_fed1.tdf" "decode3" { Text "C:/Users/mmadler/Desktop/Blinky/db/altsyncram_fed1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qb " "Found entity 1: mux_4qb" {  } { { "db/mux_4qb.tdf" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/mux_4qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637726123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637726123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4qb blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fed1:auto_generated\|mux_4qb:mux2 " "Elaborating entity \"mux_4qb\" for hierarchy \"blinky:u0\|blinky_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fed1:auto_generated\|mux_4qb:mux2\"" {  } { { "db/altsyncram_fed1.tdf" "mux2" { Text "C:/Users/mmadler/Desktop/Blinky/db/altsyncram_fed1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_start blinky:u0\|blinky_start:start " "Elaborating entity \"blinky_start\" for hierarchy \"blinky:u0\|blinky_start:start\"" {  } { { "blinky/synthesis/blinky.vhd" "start" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_switches blinky:u0\|blinky_switches:switches " "Elaborating entity \"blinky_switches\" for hierarchy \"blinky:u0\|blinky_switches:switches\"" {  } { { "blinky/synthesis/blinky.vhd" "switches" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"blinky_mm_interconnect_0\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\"" {  } { { "blinky/synthesis/blinky.vhd" "mm_interconnect_0" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "switches_s1_translator" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "blinky/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router:router " "Elaborating entity \"blinky_mm_interconnect_0_router\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router:router\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "router" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_default_decode blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router:router\|blinky_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"blinky_mm_interconnect_0_router_default_decode\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router:router\|blinky_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_001 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"blinky_mm_interconnect_0_router_001\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_001:router_001\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "router_001" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_001_default_decode blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_001:router_001\|blinky_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"blinky_mm_interconnect_0_router_001_default_decode\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_001:router_001\|blinky_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_002 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"blinky_mm_interconnect_0_router_002\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_002:router_002\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "router_002" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_002_default_decode blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_002:router_002\|blinky_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"blinky_mm_interconnect_0_router_002_default_decode\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_002:router_002\|blinky_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_003 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"blinky_mm_interconnect_0_router_003\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_003:router_003\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "router_003" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_router_003_default_decode blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_003:router_003\|blinky_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"blinky_mm_interconnect_0_router_003_default_decode\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_router_003:router_003\|blinky_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_cmd_demux blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"blinky_mm_interconnect_0_cmd_demux\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_cmd_demux_001 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"blinky_mm_interconnect_0_cmd_demux_001\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_cmd_mux blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"blinky_mm_interconnect_0_cmd_mux\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_cmd_mux_001 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"blinky_mm_interconnect_0_cmd_mux_001\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "blinky/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_rsp_demux blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"blinky_mm_interconnect_0_rsp_demux\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_rsp_mux blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"blinky_mm_interconnect_0_rsp_mux\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "blinky/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_rsp_mux_001 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"blinky_mm_interconnect_0_rsp_mux_001\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_avalon_st_adapter blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"blinky_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0 blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"blinky:u0\|blinky_mm_interconnect_0:mm_interconnect_0\|blinky_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blinky_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinky_irq_mapper blinky:u0\|blinky_irq_mapper:irq_mapper " "Elaborating entity \"blinky_irq_mapper\" for hierarchy \"blinky:u0\|blinky_irq_mapper:irq_mapper\"" {  } { { "blinky/synthesis/blinky.vhd" "irq_mapper" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller blinky:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"blinky:u0\|altera_reset_controller:rst_controller\"" {  } { { "blinky/synthesis/blinky.vhd" "rst_controller" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/blinky.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blinky:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blinky:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "blinky/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blinky:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blinky:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "blinky/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637726839 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701637727607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.03.13:08:50 Progress: Loading sldabe7e87b/alt_sld_fab_wrapper_hw.tcl " "2023.12.03.13:08:50 Progress: Loading sldabe7e87b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637730447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637732203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637732344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637733793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637733872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637733966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637734060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637734076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637734076 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701637735662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabe7e87b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabe7e87b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldabe7e87b/alt_sld_fab.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637735850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637735850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637735912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637735912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637735928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637735928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637735975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637735975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637736054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637736054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637736054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/db/ip/sldabe7e87b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701637736116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637736116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701637738658 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2878 -1 0 } } { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 3878 -1 0 } } { "blinky/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 3500 -1 0 } } { "blinky/synthesis/submodules/blinky_jtag_uart.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_jtag_uart.v" 398 -1 0 } } { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "blinky/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701637738736 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701637738736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637739411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701637740455 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701637740540 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701637740540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637740656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmadler/Desktop/Blinky/output_files/chip.map.smsg " "Generated suppressed messages file C:/Users/mmadler/Desktop/Blinky/output_files/chip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637741257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701637743114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701637743114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2619 " "Implemented 2619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701637743318 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701637743318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2097 " "Implemented 2097 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701637743318 ""} { "Info" "ICUT_CUT_TM_RAMS" "496 " "Implemented 496 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701637743318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701637743318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701637743365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 13:09:03 2023 " "Processing ended: Sun Dec 03 13:09:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701637743365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701637743365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701637743365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701637743365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701637744496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701637744496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 13:09:04 2023 " "Processing started: Sun Dec 03 13:09:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701637744496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701637744496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chip -c chip " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701637744496 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701637744621 ""}
{ "Info" "0" "" "Project  = chip" {  } {  } 0 0 "Project  = chip" 0 0 "Fitter" 0 0 1701637744621 ""}
{ "Info" "0" "" "Revision = chip" {  } {  } 0 0 "Revision = chip" 0 0 "Fitter" 0 0 1701637744621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701637744715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701637744715 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chip EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"chip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701637744778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701637744809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701637744809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701637745076 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701637745374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701637745374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 13305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701637745390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 13307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701637745390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 13309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701637745390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 13311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701637745390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 13313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701637745390 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701637745390 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701637745390 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701637745641 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701637746520 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701637746520 ""}
{ "Info" "ISTA_SDC_FOUND" "blinky/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'blinky/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701637746551 ""}
{ "Info" "ISTA_SDC_FOUND" "blinky/synthesis/submodules/blinky_cpu_cpu.sdc " "Reading SDC File: 'blinky/synthesis/submodules/blinky_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701637746551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|monitor_ready clk " "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701637746570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701637746570 "|chip|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637746614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637746614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637746614 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1701637746614 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701637746614 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701637746614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701637746614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701637746614 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701637746614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701637746818 ""}  } { { "chip.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/chip.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 13290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701637746818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701637746818 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 12832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701637746818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "blinky:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node blinky:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701637746818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blinky:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node blinky:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "blinky/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701637746818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|W_rf_wren " "Destination node blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|W_rf_wren" {  } { { "blinky/synthesis/submodules/blinky_cpu_cpu.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/blinky_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 2131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701637746818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|blinky_cpu_cpu_nios2_oci:the_blinky_cpu_cpu_nios2_oci\|blinky_cpu_cpu_nios2_oci_debug:the_blinky_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701637746818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701637746818 ""}  } { { "blinky/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mmadler/Desktop/Blinky/blinky/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701637746818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701637747241 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701637747241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701637747241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701637747257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701637747257 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701637747257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701637747257 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701637747257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701637747320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701637747320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701637747320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701637747634 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701637747649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701637749265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701637749673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701637749720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701637752120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701637752120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701637752590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701637756121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701637756121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701637756560 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701637756560 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701637756560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701637756560 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701637756733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701637756764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701637757078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701637757078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701637757394 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701637758082 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "chip.vhd" "" { Text "C:/Users/mmadler/Desktop/Blinky/chip.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mmadler/Desktop/Blinky/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701637758569 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701637758569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmadler/Desktop/Blinky/output_files/chip.fit.smsg " "Generated suppressed messages file C:/Users/mmadler/Desktop/Blinky/output_files/chip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701637758710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6264 " "Peak virtual memory: 6264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701637759416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 13:09:19 2023 " "Processing ended: Sun Dec 03 13:09:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701637759416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701637759416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701637759416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701637759416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701637760342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701637760342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 13:09:20 2023 " "Processing started: Sun Dec 03 13:09:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701637760342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701637760342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chip -c chip " "Command: quartus_asm --read_settings_files=off --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701637760342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701637760672 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701637762821 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701637762900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701637763166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 13:09:23 2023 " "Processing ended: Sun Dec 03 13:09:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701637763166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701637763166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701637763166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701637763166 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701637763795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701637764298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701637764298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 13:09:23 2023 " "Processing started: Sun Dec 03 13:09:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701637764298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701637764298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chip -c chip " "Command: quartus_sta chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701637764298 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1701637764411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701637764768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701637764768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637764816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637764816 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701637765255 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1701637765255 ""}
{ "Info" "ISTA_SDC_FOUND" "blinky/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'blinky/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701637765286 ""}
{ "Info" "ISTA_SDC_FOUND" "blinky/synthesis/submodules/blinky_cpu_cpu.sdc " "Reading SDC File: 'blinky/synthesis/submodules/blinky_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701637765286 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|hbreak_enabled clk " "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701637765302 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701637765302 "|chip|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637765333 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637765333 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637765333 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701637765333 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701637765333 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701637765333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.452 " "Worst-case setup slack is 45.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.452               0.000 altera_reserved_tck  " "   45.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.907 " "Worst-case recovery slack is 47.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.907               0.000 altera_reserved_tck  " "   47.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.217 " "Worst-case removal slack is 1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 altera_reserved_tck  " "    1.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.626 " "Worst-case minimum pulse width slack is 49.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765365 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.644 ns " "Worst Case Available Settling Time: 196.644 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701637765396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701637765396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701637765428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701637765757 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|hbreak_enabled clk " "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701637765914 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701637765914 "|chip|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637765915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637765915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637765915 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701637765915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.894 " "Worst-case setup slack is 45.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.894               0.000 altera_reserved_tck  " "   45.894               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.193 " "Worst-case recovery slack is 48.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.193               0.000 altera_reserved_tck  " "   48.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.113 " "Worst-case removal slack is 1.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 altera_reserved_tck  " "    1.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.567 " "Worst-case minimum pulse width slack is 49.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637765930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637765930 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.980 ns " "Worst Case Available Settling Time: 196.980 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637765977 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701637765977 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701637765977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|hbreak_enabled clk " "Register blinky:u0\|blinky_cpu:cpu\|blinky_cpu_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701637766102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701637766102 "|chip|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637766102 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637766102 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701637766102 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701637766102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.959 " "Worst-case setup slack is 47.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.959               0.000 altera_reserved_tck  " "   47.959               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637766118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637766118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.149 " "Worst-case recovery slack is 49.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.149               0.000 altera_reserved_tck  " "   49.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637766118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.580 " "Worst-case removal slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 altera_reserved_tck  " "    0.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637766118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.474 " "Worst-case minimum pulse width slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474               0.000 altera_reserved_tck  " "   49.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701637766134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701637766134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.392 ns " "Worst Case Available Settling Time: 198.392 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701637766165 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701637766165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701637766416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701637766416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701637766494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 13:09:26 2023 " "Processing ended: Sun Dec 03 13:09:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701637766494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701637766494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701637766494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701637766494 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701637767185 ""}
