INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/mux4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/mux4_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_id
INFO: [VRFC 10-2458] undeclared symbol out_npc, assumed default net type wire [D:/PCPU/PCPU.srcs/sources_1/new/pipe_id.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/pipe_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sources_1/new/board_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PCPU/PCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
