-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:33:04 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
zK+CyGQ8weqYzhJPtaKxgvTi+C99h7uIhhs9ACKJjS6NwgLgQ4gjLYsMPKSE6P3S2sR2PVNT9WMe
Jtru1B5xtspEWuEQ4EWnYTKfjiqEcocJgU0iOnhgD39mxes8Zcj+4Fti39ymr6Lxn++TqYivR0n1
OZ8pQgmnh3oiUyyOD0euM2ZsLOQOIdsQzZD31BvIO7IclWIg89h4i50HeoHdN5TyZRhHchWT2vXo
8xMsgjKXWS115mkzCi6h/xSK+amXLEZnqFmd0iiuOF9IXnN6ROW6pFlOTNLA2DReohTY5I7OFC2a
FIXW4k4PpJpZxy+0EYSJvJ4Ll+xtSyOGxZlNjKu741VVJm9bjUUadLEt3Ws+1jZhAS9ahZDnG/5B
1h57MKQBf/mfYNUZ6WlG57MIEkzELCGQYlQcXnpQoNKGT0C77FWx7paBQtYm3K3Pwz3rtcZoJ2pr
BkPDvQDnlw8EsJu5guU+IFkDEhgjZkwTKGqoKGoByg4UrjHGjqqVxsJmf6HvXioG/yRsviC/c0YV
3CJ1876zlTr1BZYbeGW4lZPDjfk3W7ypoMf7JfNDCOiitOuYfdRYAwVMQ8Ue4LE7iGTaFlbEz/53
DEQqX3v/MlbpItxNgNQKRDflM75HAGokyJYl0nf8IodeRiGhDZ6iDmgXaVj0RFaCtv7apxAXuPRk
u4k5g6DeA3UShzG0RSo454kBquiBCqacEN5ZiO+0UzHYGC1RWewxD9qo6dOT8hRg4OHgeqRoekgw
qC564jbUM/MtYhkXSSHQuqaP2d+brZZuvqAbJ5zqAh/nVNO/+dm1kT31edzcjuKHEAMDEGGuSq+c
CZtqBJ6Ki2x0w/08gZCvKNcVebEZPPnf6600+PAeC6LBKsEU009KsRa83dXs6zi0DdY55taR8679
DkPqz3mG5U1g0A/uW9FxJ4Iot9Buz6J/vYIGpAyXnWrnIwWJS876govY99SeijPCsHSP/goIIz7K
TrbgUq4JeszIQU4UMaUzAKdH5pR0N5od4WDlGagkg/FoWwgmYJ9uAOBkp1CbgkMkpDgQZ9vgRwxV
F0/canD0yRS5Hg+sU8fwUcXMqhTczezQD3tvE60x8edg8cIf7iwD1QHYrappKlVkKkrFO1kuCJd5
QDfXHZK0aRVJ6sUJ7iHsy8l2l7JRPWk0NmHnEV7R2J5u0Ofcv4hEtSMaN6JpitlPhpaMogTOzMIp
GcbJpeZE3aDjXAlVE0yVanfKaRWLMS9iLEgP2ikUhjyHGxNus/esRkS3FREmB32nqMOvl7ejpukU
VBdDBzNg5XPrtpk5q5qULcQ0hGLs8o6MGIxl0dVOmrKwg0R13LzN+dxrdtkasnp7JUWdIXOqg5v/
9lXVLnL9BKuDdzyE5LWZhMBujyobKc2jYfNxW/J+pCdxglw7r4h5bT+B5BArQ9dw85uvIqUxxr7i
nUYKbK7RArV6yzKtM2AajfNHA275n8e/pFXujEomV56iWB1VQ0NmZX49sOuxaaDVj+xKGV8UWGxL
oV3cu1wRwNkhr71lK0VKmeOi7mgDoV/xlczkDg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
