module top_module( 
    input [7:0] in,
    output [7:0] out
);

    // Concatenate bits in reverse order: out[7] gets in[0], out[6] gets in[1], ..., out[0] gets in[7].
    assign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};

endmodule