Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 08:15:12 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.179       -0.273                      5                 1127        0.104        0.000                      0                 1127        4.500        0.000                       0                   448  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.179       -0.273                      5                 1123        0.104        0.000                      0                 1123        4.500        0.000                       0                   448  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.490        0.000                      0                    4        1.034        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.179ns,  Total Violation       -0.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 2.450ns (25.540%)  route 7.143ns (74.460%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         0.981     6.555    sm/D_states_q_reg[0]_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.673     7.351    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.804     8.280    sm/ram_reg_i_196_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.404 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.989     9.393    L_reg/M_sm_ra1[0]
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.124     9.517 r  L_reg/ram_reg_i_98/O
                         net (fo=1, routed)           0.962    10.478    L_reg/ram_reg_i_98_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  L_reg/ram_reg_i_30/O
                         net (fo=11, routed)          0.721    11.324    L_reg/DI[2]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.448 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    11.448    alum/ram_reg_i_110_2[2]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.828 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.837    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.152 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.796    12.947    alum/data1[11]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.307    13.254 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.300    13.554    sm/ram_reg_8
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.678 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.181    13.859    display/ram_reg_3
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.124    13.983 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.727    14.711    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.243ns (23.680%)  route 7.229ns (76.320%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         0.981     6.555    sm/D_states_q_reg[0]_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.673     7.351    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.804     8.280    sm/ram_reg_i_196_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.404 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.987     9.391    L_reg/M_sm_ra1[0]
    SLICE_X43Y77         LUT3 (Prop_lut3_I1_O)        0.124     9.515 r  L_reg/ram_reg_i_77/O
                         net (fo=1, routed)           0.953    10.469    L_reg/ram_reg_i_77_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.593 r  L_reg/ram_reg_i_22/O
                         net (fo=11, routed)          1.039    11.631    alum/ram_reg_i_91_0[2]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.029 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.029    alum/out_sig0_carry__1_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.251 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.575    12.826    sm/O[0]
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.299    13.125 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.154    13.279    sm/ram_reg_i_66_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    13.403 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.522    13.925    sm/D_states_q_reg[0]_12
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124    14.049 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.541    14.590    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 2.450ns (25.977%)  route 6.981ns (74.023%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         0.981     6.555    sm/D_states_q_reg[0]_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.673     7.351    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.804     8.280    sm/ram_reg_i_196_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.404 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.989     9.393    L_reg/M_sm_ra1[0]
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.124     9.517 r  L_reg/ram_reg_i_98/O
                         net (fo=1, routed)           0.962    10.478    L_reg/ram_reg_i_98_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  L_reg/ram_reg_i_30/O
                         net (fo=11, routed)          0.721    11.324    L_reg/DI[2]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.448 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    11.448    alum/ram_reg_i_110_2[2]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.828 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.837    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.152 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.796    12.947    alum/data1[11]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.307    13.254 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.300    13.554    sm/ram_reg_8
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.678 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.313    13.991    sm/D_registers_q_reg[5][11]
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.115 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.434    14.549    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.501ns (26.531%)  route 6.926ns (73.469%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 r  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.608     7.181    sm/D_states_q_reg[3]_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.305 f  sm/D_accel_timer_q[3]_i_17/O
                         net (fo=6, routed)           0.440     7.745    sm/D_accel_timer_q[3]_i_17_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.720     8.590    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  sm/D_registers_d_reg[7]_i_23/O
                         net (fo=2, routed)           0.479     9.193    sm/D_registers_d_reg[7]_i_23_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  sm/ram_reg_i_62/O
                         net (fo=13, routed)          0.912    10.229    L_reg/M_sm_ra1[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.353 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.648    11.001    sm/D_registers_q_reg[7][0]_1
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.125    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.657 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.657    alum/out_sig0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.879 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.628    12.506    alum/data0[4]
    SLICE_X45Y76         LUT3 (Prop_lut3_I2_O)        0.299    12.805 r  alum/ram_reg_i_110/O
                         net (fo=1, routed)           0.149    12.954    sm/D_registers_q_reg[7][4]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.078 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.662    13.741    sm/D_states_q_reg[0]_5
    SLICE_X46Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.865 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.679    14.544    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 2.243ns (23.808%)  route 7.178ns (76.192%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         0.981     6.555    sm/D_states_q_reg[0]_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.673     7.351    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.804     8.280    sm/ram_reg_i_196_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.404 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.987     9.391    L_reg/M_sm_ra1[0]
    SLICE_X43Y77         LUT3 (Prop_lut3_I1_O)        0.124     9.515 r  L_reg/ram_reg_i_77/O
                         net (fo=1, routed)           0.953    10.469    L_reg/ram_reg_i_77_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.593 r  L_reg/ram_reg_i_22/O
                         net (fo=11, routed)          1.039    11.631    alum/ram_reg_i_91_0[2]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.029 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.029    alum/out_sig0_carry__1_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.251 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.575    12.826    sm/O[0]
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.299    13.125 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.154    13.279    sm/ram_reg_i_66_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    13.403 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.287    13.690    display/ram_reg_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I3_O)        0.124    13.814 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.725    14.539    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.599ns (27.609%)  route 6.815ns (72.391%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 r  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.608     7.181    sm/D_states_q_reg[3]_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.305 f  sm/D_accel_timer_q[3]_i_17/O
                         net (fo=6, routed)           0.440     7.745    sm/D_accel_timer_q[3]_i_17_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.720     8.590    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  sm/D_registers_d_reg[7]_i_23/O
                         net (fo=2, routed)           0.479     9.193    sm/D_registers_d_reg[7]_i_23_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  sm/ram_reg_i_62/O
                         net (fo=13, routed)          0.912    10.229    L_reg/M_sm_ra1[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.353 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.648    11.001    sm/D_registers_q_reg[7][0]_1
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.125    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.657 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.657    alum/out_sig0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.970 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.567    12.536    alum/data0[7]
    SLICE_X45Y74         LUT3 (Prop_lut3_I2_O)        0.306    12.842 r  alum/ram_reg_i_96/O
                         net (fo=1, routed)           0.151    12.993    sm/D_registers_q_reg[7][7]
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124    13.117 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.541    13.658    display/ram_reg_11
    SLICE_X48Y74         LUT5 (Prop_lut5_I3_O)        0.124    13.782 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.748    14.531    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 2.617ns (27.807%)  route 6.794ns (72.193%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 r  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.608     7.181    sm/D_states_q_reg[3]_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.305 f  sm/D_accel_timer_q[3]_i_17/O
                         net (fo=6, routed)           0.440     7.745    sm/D_accel_timer_q[3]_i_17_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.720     8.590    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  sm/D_registers_d_reg[7]_i_23/O
                         net (fo=2, routed)           0.479     9.193    sm/D_registers_d_reg[7]_i_23_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  sm/ram_reg_i_62/O
                         net (fo=13, routed)          0.912    10.229    L_reg/M_sm_ra1[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.353 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.648    11.001    sm/D_registers_q_reg[7][0]_1
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.125    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.657 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.657    alum/out_sig0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.991 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.665    12.656    alum/data0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.303    12.959 r  alum/ram_reg_i_105/O
                         net (fo=1, routed)           0.304    13.263    sm/D_registers_q_reg[7][5]
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.124    13.387 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.304    13.691    sm/D_states_q_reg[0]_11
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.815 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.714    14.528    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.528    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 2.450ns (24.877%)  route 7.398ns (75.123%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.534     5.118    sm/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         0.981     6.555    sm/D_states_q_reg[0]_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.673     7.351    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.804     8.280    sm/ram_reg_i_196_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.404 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.989     9.393    L_reg/M_sm_ra1[0]
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.124     9.517 r  L_reg/ram_reg_i_98/O
                         net (fo=1, routed)           0.962    10.478    L_reg/ram_reg_i_98_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.602 r  L_reg/ram_reg_i_30/O
                         net (fo=11, routed)          0.721    11.324    L_reg/DI[2]
    SLICE_X46Y74         LUT2 (Prop_lut2_I0_O)        0.124    11.448 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    11.448    alum/ram_reg_i_110_2[2]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.828 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.837    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.152 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.796    12.947    alum/data1[11]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.307    13.254 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.300    13.554    sm/ram_reg_8
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.678 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.467    14.145    sm/D_registers_q_reg[5][11]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    14.269 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.697    14.966    L_reg/D[11]
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.421    14.825    L_reg/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[4][11]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)       -0.067    14.981    L_reg/D_registers_q_reg[4][11]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.966    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.360ns (25.141%)  route 7.027ns (74.859%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 r  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.608     7.181    sm/D_states_q_reg[3]_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.305 f  sm/D_accel_timer_q[3]_i_17/O
                         net (fo=6, routed)           0.440     7.745    sm/D_accel_timer_q[3]_i_17_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.720     8.590    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  sm/D_registers_d_reg[7]_i_23/O
                         net (fo=2, routed)           0.479     9.193    sm/D_registers_d_reg[7]_i_23_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  sm/ram_reg_i_62/O
                         net (fo=13, routed)          0.912    10.229    L_reg/M_sm_ra1[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.353 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.648    11.001    sm/D_registers_q_reg[7][0]_1
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.125    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.731 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.781    12.512    alum/data0[3]
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.306    12.818 r  alum/ram_reg_i_115/O
                         net (fo=1, routed)           0.154    12.972    sm/D_registers_q_reg[7][3]
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.096 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.569    13.665    sm/D_states_q_reg[0]_6
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.789 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.715    14.504    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 2.617ns (26.650%)  route 7.203ns (73.350%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 r  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.608     7.181    sm/D_states_q_reg[3]_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.305 f  sm/D_accel_timer_q[3]_i_17/O
                         net (fo=6, routed)           0.440     7.745    sm/D_accel_timer_q[3]_i_17_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  sm/D_registers_d_reg[7]_i_65/O
                         net (fo=1, routed)           0.720     8.590    sm/D_registers_d_reg[7]_i_65_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  sm/D_registers_d_reg[7]_i_23/O
                         net (fo=2, routed)           0.479     9.193    sm/D_registers_d_reg[7]_i_23_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  sm/ram_reg_i_62/O
                         net (fo=13, routed)          0.912    10.229    L_reg/M_sm_ra1[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.353 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.648    11.001    sm/D_registers_q_reg[7][0]_1
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.125    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.657 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.657    alum/out_sig0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.991 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.665    12.656    alum/data0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.303    12.959 r  alum/ram_reg_i_105/O
                         net (fo=1, routed)           0.304    13.263    sm/D_registers_q_reg[7][5]
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.124    13.387 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.522    13.909    sm/D_states_q_reg[0]_11
    SLICE_X46Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.033 r  sm/D_registers_q[7][5]_i_1/O
                         net (fo=8, routed)           0.904    14.937    L_reg/D[5]
    SLICE_X44Y75         FDRE                                         r  L_reg/D_registers_q_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.421    14.825    L_reg/clk_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  L_reg/D_registers_q_reg[5][5]/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X44Y75         FDRE (Setup_fdre_C_D)       -0.081    14.967    L_reg/D_registers_q_reg[5][5]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                  0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/D_mem_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.859%)  route 0.269ns (59.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.908    sr1/D_waddr_q_reg[0]_0[0]
    SLICE_X35Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.953 r  sr1/D_mem_q[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    sr1/D_mem_q[2][0]_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  sr1/D_mem_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.817     2.007    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_mem_q_reg[2][0]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.092     1.849    sr1/D_mem_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.945    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.999    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_7
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.560     1.504    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.701    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.828     2.018    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.075     1.579    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.730    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.858     2.048    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.075     1.608    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.945    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.010    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_5
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.582     1.526    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.732    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.850     2.039    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.075     1.601    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.945    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.035    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_4
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.945    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.035    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_6
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    aseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.784    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.945    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.984    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.038    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__6_n_7
    SLICE_X48Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.834     2.024    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.884    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/D_mem_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.670%)  route 0.321ns (63.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.321     1.960    sr1/D_waddr_q_reg[0]_0[0]
    SLICE_X35Y79         LUT5 (Prop_lut5_I2_O)        0.045     2.005 r  sr1/D_mem_q[0][1]_i_1/O
                         net (fo=1, routed)           0.000     2.005    sr1/D_mem_q[0][1]_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  sr1/D_mem_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.817     2.007    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_mem_q_reg[0][1]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.091     1.848    sr1/D_mem_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y75   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y77   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y64   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y75   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.721%)  route 2.518ns (81.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 f  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.455     7.028    sm/D_states_q_reg[3]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.152 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.063     8.215    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X38Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.705    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.721%)  route 2.518ns (81.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 f  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.455     7.028    sm/D_states_q_reg[3]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.152 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.063     8.215    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X38Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.705    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.721%)  route 2.518ns (81.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 f  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.455     7.028    sm/D_states_q_reg[3]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.152 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.063     8.215    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X38Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.705    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.721%)  route 2.518ns (81.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.533     5.117    sm/clk_IBUF_BUFG
    SLICE_X39Y75         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.456     5.573 f  sm/D_states_q_reg[3]/Q
                         net (fo=283, routed)         1.455     7.028    sm/D_states_q_reg[3]_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.152 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.063     8.215    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X38Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.705    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.209ns (20.887%)  route 0.792ns (79.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.359     2.014    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.433     2.492    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X38Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.209ns (20.887%)  route 0.792ns (79.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.359     2.014    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.433     2.492    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X38Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.209ns (20.887%)  route 0.792ns (79.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.359     2.014    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.433     2.492    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X38Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.209ns (20.887%)  route 0.792ns (79.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.359     2.014    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.433     2.492    fifo_reset_cond/AS[0]
    SLICE_X38Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X38Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.034    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.456ns  (logic 11.099ns (32.213%)  route 23.356ns (67.787%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.760    32.473    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.150    32.623 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.208    35.831    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.746    39.578 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.578    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.451ns  (logic 11.093ns (32.199%)  route 23.358ns (67.801%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.007    32.720    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I2_O)        0.153    32.873 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.963    35.836    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.573 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.573    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.246ns  (logic 10.332ns (30.169%)  route 23.915ns (69.831%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=14, routed)          2.611     8.187    L_reg/M_reg_timer[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I3_O)        0.150     8.337 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.838     9.176    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.356     9.532 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832    10.364    L_reg/L_0d395dbc_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.327    10.691 r  L_reg/L_0d395dbc_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.840    11.531    L_reg/L_0d395dbc_remainder0__0_carry_i_10__1_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.152    11.683 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.524    12.207    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    12.965 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.624    13.590    L_reg/L_0d395dbc_remainder0_3[10]
    SLICE_X50Y59         LUT5 (Prop_lut5_I4_O)        0.302    13.892 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           1.157    15.049    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.173 r  L_reg/i__carry_i_15__5/O
                         net (fo=8, routed)           0.984    16.157    L_reg/i__carry_i_15__5_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.281 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.722    17.003    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.148    17.151 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.884    18.035    L_reg/i__carry_i_18__4_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.328    18.363 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.814    19.177    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.148    19.325 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.809    20.135    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.328    20.463 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_13__4_0[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.861 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.100 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.302    22.401    L_reg/L_0d395dbc_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y59         LUT5 (Prop_lut5_I4_O)        0.302    22.703 r  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          0.874    23.577    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.701 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.601    24.301    L_reg/i__carry_i_9__4_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.425 f  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           0.976    25.401    L_reg/i__carry_i_14__4_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.525 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.965    26.490    L_reg/i__carry_i_9__4_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.124    26.614 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.514    27.128    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[2]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.513 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.513    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.752 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    28.568    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.466    29.336    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.460 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.124    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.812    31.520    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.644 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.821    32.465    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y56         LUT4 (Prop_lut4_I3_O)        0.152    32.617 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.004    35.621    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.746    39.366 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.366    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.029ns  (logic 10.872ns (31.949%)  route 23.157ns (68.051%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.749    32.462    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I2_O)        0.124    32.586 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.020    35.606    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.151 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.151    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.005ns  (logic 10.865ns (31.952%)  route 23.140ns (68.048%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.007    32.720    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I1_O)        0.124    32.844 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.745    35.589    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.127 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.127    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.962ns  (logic 11.097ns (32.676%)  route 22.865ns (67.324%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.749    32.462    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I2_O)        0.150    32.612 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.728    35.340    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    39.084 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.084    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.925ns  (logic 10.871ns (32.043%)  route 23.054ns (67.957%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=5 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.477    32.190    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.124    32.314 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.189    35.503    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.047 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.047    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.902ns  (logic 10.859ns (32.032%)  route 23.042ns (67.968%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.774     7.352    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.403     7.879    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.748     8.751    L_reg/L_0d395dbc_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.875 r  L_reg/L_0d395dbc_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.810     9.685    L_reg/L_0d395dbc_remainder0__0_carry_i_17__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.943    10.752    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.150    10.902 r  L_reg/L_0d395dbc_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.872    11.774    L_reg/L_0d395dbc_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    12.100 r  L_reg/L_0d395dbc_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.128    13.980    L_reg/L_0d395dbc_remainder0_1[4]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.323    14.303 r  L_reg/i__carry_i_21__2/O
                         net (fo=9, routed)           1.319    15.622    L_reg/i__carry_i_21__2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.332    15.954 f  L_reg/i__carry_i_24__3/O
                         net (fo=4, routed)           0.839    16.793    L_reg/i__carry_i_24__3_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.148    16.941 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.835    17.777    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.356    18.133 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.862    18.995    L_reg/i__carry_i_10__4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.352    19.347 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    20.303    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.326    20.629 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.629    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.027 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.027    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.340 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.826    22.166    bseg_driver/decimal_renderer/O[2]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.472 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          1.610    24.082    L_reg/i__carry_i_13__2_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    24.206 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           0.839    25.045    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.169 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.597    25.766    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.150    25.916 r  L_reg/i__carry_i_21__4/O
                         net (fo=1, routed)           0.824    26.739    L_reg/i__carry_i_21__4_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.326    27.065 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_1[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.598 r  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.837 f  bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    28.654    bseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.301    28.955 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.576    29.531    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.655 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.948    30.603    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124    30.727 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.862    31.589    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.124    31.713 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.760    32.473    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I3_O)        0.124    32.597 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.894    35.491    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.024 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.024    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.677ns  (logic 10.373ns (30.803%)  route 23.303ns (69.197%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=14, routed)          2.611     8.187    L_reg/M_reg_timer[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I3_O)        0.150     8.337 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.838     9.176    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.356     9.532 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832    10.364    L_reg/L_0d395dbc_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.327    10.691 r  L_reg/L_0d395dbc_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.840    11.531    L_reg/L_0d395dbc_remainder0__0_carry_i_10__1_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.152    11.683 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.524    12.207    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    12.965 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.624    13.590    L_reg/L_0d395dbc_remainder0_3[10]
    SLICE_X50Y59         LUT5 (Prop_lut5_I4_O)        0.302    13.892 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           1.157    15.049    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.173 r  L_reg/i__carry_i_15__5/O
                         net (fo=8, routed)           0.984    16.157    L_reg/i__carry_i_15__5_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.281 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.722    17.003    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.148    17.151 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.884    18.035    L_reg/i__carry_i_18__4_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.328    18.363 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.814    19.177    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.148    19.325 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.809    20.135    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.328    20.463 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_13__4_0[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.861 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.100 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.302    22.401    L_reg/L_0d395dbc_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y59         LUT5 (Prop_lut5_I4_O)        0.302    22.703 r  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          0.874    23.577    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.701 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.601    24.301    L_reg/i__carry_i_9__4_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.425 f  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           0.976    25.401    L_reg/i__carry_i_14__4_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.525 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.965    26.490    L_reg/i__carry_i_9__4_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.124    26.614 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.514    27.128    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[2]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.513 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.513    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.752 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    28.568    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.466    29.336    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.460 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.149    30.609    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I2_O)        0.152    30.761 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.267    31.028    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.332    31.360 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.154    32.514    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y56         LUT4 (Prop_lut4_I2_O)        0.124    32.638 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.579    35.217    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.797 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.797    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.619ns  (logic 10.132ns (30.138%)  route 23.487ns (69.862%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=14, routed)          2.611     8.187    L_reg/M_reg_timer[3]
    SLICE_X48Y59         LUT5 (Prop_lut5_I3_O)        0.150     8.337 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.838     9.176    L_reg/L_0d395dbc_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.356     9.532 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832    10.364    L_reg/L_0d395dbc_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.327    10.691 r  L_reg/L_0d395dbc_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.840    11.531    L_reg/L_0d395dbc_remainder0__0_carry_i_10__1_n_0
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.152    11.683 r  L_reg/L_0d395dbc_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.524    12.207    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    12.965 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.624    13.590    L_reg/L_0d395dbc_remainder0_3[10]
    SLICE_X50Y59         LUT5 (Prop_lut5_I4_O)        0.302    13.892 r  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           1.157    15.049    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.173 r  L_reg/i__carry_i_15__5/O
                         net (fo=8, routed)           0.984    16.157    L_reg/i__carry_i_15__5_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.281 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.722    17.003    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.148    17.151 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.884    18.035    L_reg/i__carry_i_18__4_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.328    18.363 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.814    19.177    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.148    19.325 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.809    20.135    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.328    20.463 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_13__4_0[2]
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.861 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.100 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.302    22.401    L_reg/L_0d395dbc_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X54Y59         LUT5 (Prop_lut5_I4_O)        0.302    22.703 r  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          0.874    23.577    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.701 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.601    24.301    L_reg/i__carry_i_9__4_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.425 f  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           0.976    25.401    L_reg/i__carry_i_14__4_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.525 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.965    26.490    L_reg/i__carry_i_9__4_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.124    26.614 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.514    27.128    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[2]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.513 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.513    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.752 r  timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    28.568    timerseg_driver/decimal_renderer/L_0d395dbc_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.466    29.336    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.460 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.124    30.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    30.708 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.812    31.520    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.644 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.821    32.465    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.124    32.589 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.575    35.165    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.739 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.739    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.428ns (80.616%)  route 0.343ns (19.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.343     2.024    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.304 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.304    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.390ns (77.526%)  route 0.403ns (22.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.403     2.100    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.325 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.325    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.386ns (76.894%)  route 0.417ns (23.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.113    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.336 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.336    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.373ns (75.299%)  route 0.450ns (24.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.450     2.126    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.358 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.358    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.425ns (76.698%)  route 0.433ns (23.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.433     2.114    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.391 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.391    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.416ns (71.304%)  route 0.570ns (28.696%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.216     1.893    cond_butt_next_play/D_ctr_q_reg[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.938 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.354     2.293    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.523 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.523    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_837533813[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.489ns (72.949%)  route 0.552ns (27.051%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.591     1.535    forLoop_idx_0_837533813[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.123     1.822    forLoop_idx_0_837533813[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X65Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.867 f  forLoop_idx_0_837533813[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.918    forLoop_idx_0_837533813[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.963 r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.378     2.341    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.575 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.575    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_837533813[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.460ns (69.730%)  route 0.634ns (30.270%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.591     1.535    forLoop_idx_0_837533813[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_837533813[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_837533813[1].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.070     1.746    forLoop_idx_0_837533813[1].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X58Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.791 f  forLoop_idx_0_837533813[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.154     1.945    forLoop_idx_0_837533813[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.990 r  forLoop_idx_0_837533813[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.409     2.400    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.629 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.629    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.369ns (57.866%)  route 0.997ns (42.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.551     1.495    display/clk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.997     2.632    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.860 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.860    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.396ns (58.168%)  route 1.004ns (41.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.549     1.493    display/clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.004     2.661    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.893 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.893    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.628ns (39.415%)  route 2.502ns (60.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.216    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.790     4.130    reset_cond/M_reset_cond_in
    SLICE_X62Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.628ns (39.415%)  route 2.502ns (60.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.216    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.790     4.130    reset_cond/M_reset_cond_in
    SLICE_X62Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.628ns (39.415%)  route 2.502ns (60.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.216    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.790     4.130    reset_cond/M_reset_cond_in
    SLICE_X62Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.628ns (39.415%)  route 2.502ns (60.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.216    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.790     4.130    reset_cond/M_reset_cond_in
    SLICE_X62Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.125ns  (logic 1.628ns (39.457%)  route 2.498ns (60.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.216    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.340 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.785     4.125    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.625ns (41.444%)  route 2.296ns (58.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.296     3.796    forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.920 r  forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.920    forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.500     4.904    forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 1.622ns (43.886%)  route 2.075ns (56.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.573    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.697 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.697    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 1.615ns (43.819%)  route 2.071ns (56.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.071     3.561    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.685    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436     4.840    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.535ns  (logic 1.617ns (45.759%)  route 1.917ns (54.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.917     3.411    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.535 r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.535    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.496     4.900    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.619ns (49.503%)  route 1.651ns (50.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.651     3.146    forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.270 r  forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.270    forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.500     4.904    forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.300ns (41.626%)  route 0.420ns (58.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.420     0.675    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.720 r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.720    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.858     2.048    forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_837533813[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.307ns (32.908%)  route 0.626ns (67.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.626     0.888    forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.933 r  forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.860     2.050    forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_837533813[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.307ns (31.932%)  route 0.655ns (68.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.655     0.918    forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.963 r  forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.963    forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.854     2.043    forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.306ns (27.997%)  route 0.787ns (72.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.787     1.048    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.093 r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.093    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.850     2.039    forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  forLoop_idx_0_1271979320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.311ns (27.254%)  route 0.831ns (72.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.097    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.142 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.142    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.304ns (26.085%)  route 0.861ns (73.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.861     1.119    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.164 r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.164    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.828     2.018    forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  forLoop_idx_0_1271979320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.313ns (25.335%)  route 0.924ns (74.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.192    forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.237 r  forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.237    forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.854     2.043    forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_1271979320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.316ns (24.132%)  route 0.995ns (75.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.695     0.967    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.012 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.299     1.311    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.052%)  route 0.999ns (75.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.695     0.967    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.012 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.304     1.315    reset_cond/M_reset_cond_in
    SLICE_X62Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.052%)  route 0.999ns (75.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.695     0.967    reset_cond/butt_reset_IBUF
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.012 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.304     1.315    reset_cond/M_reset_cond_in
    SLICE_X62Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





