<div id=vari_id style="display: none">88817,1132</div>
<table>
  <tr class="ignore">    <td align=right>IP</td>    <td align=center width=20> = </td>    <td align=left><nobr>SDGCLKDIST</nobr></td>    </tr>
  <tr class="ignore">    <td align=right>Project</td>    <td align=center width=20> = </td>    <td align=left><nobr>FoxRiverHFIStormLake2</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Variation</td>    <td align=center width=20> = </td>    <td align=left><nobr>pccdu</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Milestone</td>    <td align=center width=20> = </td>    <td align=left><nobr>RTL0P8</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Rule version</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>2.08.00</nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Applicability</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>SIP</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>Date</td>    <td align=center width=20> = </td>    <td align=left><nobr>Thu Aug 18 22:25:44 2016</nobr></td>  </tr>
  <tr class="ignore">    <td align=right>User</td>    <td align=center width=20> = </td>    <td align=left><nobr>prbhatt</nobr></td>  </tr>
</table>
<br>
<table>
  <tr class="ignore">    <td align=right><nobr>Override File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#ovrfilecontent">/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/zirconqa/inputs/refclkdist_override_2.08.00.dat</A></nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Applicability Questionnaire File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr><A HREF="#appfilecontent">tools/zirconqa/inputs/pccdu_applicability_2.08.00.dat</A></nobr></td>  </tr>
  <tr class="ignore">    <td align=right><nobr>Total of related N/A rules according to AppQuestionnaire File</nobr></td>    <td align=center width=20> = </td>    <td align=left><nobr>115</nobr></td>  </tr>
</table>
<br>
Note: N/A - Approved waiver of type N/A<br>Note: WAIVER ## - Approved waiver<br>
Note: Total Rules Run excludes the N/A approved/pending/denied waivers<br><br>
<br><table border=1>
  <tr class="summaryHeader"><th align=center colspan=10><nobr><b>Summary</b></nobr></th></tr>
  <tr class="summaryHeader"><th align=left>Category</th><th align=center>Pass</th><th align=center>Fail</th><th align=center>Approved Waivers</th><th align=center>Pending Waivers</th><th align=center>Denied Waivers</th><th align=center>Approved N/A</th><th align=center>Pending N/A</th><th align=center>Denied N/A</th><th align=center>Total Rules Run</th></tr>
  <tr class="summary"><td id='36' align=left><nobr>Build & Run</nobr></td><td align=center>7</td><td align=center>4</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>11</td></tr>
<tr class="summary"><td id='45' align=left><nobr>MCP/FP</nobr></td><td align=center>0</td><td align=center>2</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>2</td></tr>
<tr class="summary"><td id='46' align=left><nobr>RDL</nobr></td><td align=center>0</td><td align=center>2</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>2</td></tr>
<tr class="summary"><td id='47' align=left><nobr>Phys Design Enabling</nobr></td><td align=center>17</td><td align=center>4</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>21</td></tr>
<tr class="summary"><td id='50' align=left><nobr>Review</nobr></td><td align=center>1</td><td align=center>22</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>23</td></tr>
<tr class="summary"><td id='52' align=left><nobr>RTL+Lint</nobr></td><td align=center>5</td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>8</td></tr>
<tr class="summary"><td id='53' align=left><nobr>Security</nobr></td><td align=center>1</td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>4</td></tr>
<tr class="summary"><td id='54' align=left><nobr>Simulation</nobr></td><td align=center>3</td><td align=center>13</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>16</td></tr>
<tr class="summary"><td id='37' align=left><nobr>CDC</nobr></td><td align=center>1</td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>2</td></tr>
<tr class="summary"><td id='55' align=left><nobr>SV TB</nobr></td><td align=center>3</td><td align=center>25</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>28</td></tr>
<tr class="summary"><td id='56' align=left><nobr>VISA</nobr></td><td align=center>0</td><td align=center>1</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>1</td></tr>
<tr class="summary"><td id='61' align=left><nobr>Power</nobr></td><td align=center>2</td><td align=center>12</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>14</td></tr>
<tr class="summary"><td id='38' align=left><nobr>Collage</nobr></td><td align=center>4</td><td align=center>5</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>9</td></tr>
<tr class="summary"><td id='39' align=left><nobr>DFt</nobr></td><td align=center>0</td><td align=center>6</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>6</td></tr>
<tr class="summary"><td id='40' align=left><nobr>Documentation</nobr></td><td align=center>0</td><td align=center>8</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>8</td></tr>
<tr class="summary"><td id='41' align=left><nobr>Emulation/FPGA</nobr></td><td align=center>0</td><td align=center>4</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>4</td></tr>
<tr class="summary"><td id='42' align=left><nobr>FEV</nobr></td><td align=center>10</td><td align=center>3</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>13</td></tr>
<tr class="summary"><td align=left><nobr>Total</nobr></td><td align=center>54</td><td align=center>118</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>0</td><td align=center>172</td></tr>
</table>
<br>
IPDS Score= 31%
<br>
Note: AUTO RULES SUMMARY: Pass=54, Fail=38, Approved Waivers=0, Pending Waivers=0,  Denied Waivers=0, Approved N/A=0, Pending N/A=0, Denied N/A=0, Total=92<br>
Note: MANUAL RULES SUMMARY: Pass=0, Fail=80, Approved Waivers=0, Pending Waivers=0, Denied Waivers=0, Approved N/A=0, Pending N/A=0, Denied N/A=0, Total=80<br>
<br>
<table border=1>
   <tr class="summaryHeader"><th align=center colspan=4><nobr><b>Auto rules OVERRIDDEN to Manual</b></nobr></th></tr>
   <tr class="summaryHeader"><th align=left>Category</th><th align=center>Rule</th><th align=center>Name</th><th align=center>Manual Result</th></tr>
   None
</table>
<br>

<table border=1>
  <tr class="resultHeader"><th align=center colspan=5><nobr><b>Rule results</b></nobr></th></tr>
  <tr class="resultHeader"><th align=left>Rule</th><th align=center>Type</th><th align=center>Category</th><th align=left>Name</th><th align=center>Result</th></tr>
  <tr class="result" id="Item_6473"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.10.a'>1.10.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE required libraries must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6461"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.11.a'>1.11.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE UDF contents must be re-usable</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6330"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.12.a'>1.12.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE support for power aware simulation must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6372"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.14.a'>1.14.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE VCS compilation must be clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6413"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.15.a'>1.15.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>ACE Verdi compilation must be clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6411"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.16.a'>1.16.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>Integration test list containing reusable tests for SoC integration must be delivered and documented</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6478"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.19.a'>1.19.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>Shared library must not be exported in ACE</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6415"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.2.a'>1.2.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>All IPs, including subIPs, must be uniquified</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6325"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.20.a'>1.20.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>All workarounds tie-offs etc. for SoC reuse must be documented in Integration Guide</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6256"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.270.a'>1.270.a</a></nobr></td><td align=center>Manual</td><td align=center>Build & Run</td><td width=600px align=left>IP must follow POR directory structure</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6500"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=1.316.a'>1.316.a</a></nobr></td><td align=center>Auto</td><td align=center>Build & Run</td><td width=600px align=left>Verify IP is following the new ACE based CTECH methodology</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6328"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=10.104.a'>10.104.a</a></nobr></td><td align=center>Auto</td><td align=center>MCP/FP</td><td width=600px align=left>Fishtail passing ( Structural  , False Path/ Multy Cycle checks) </td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6512"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=10.333.a'>10.333.a</a></nobr></td><td align=center>Manual</td><td align=center>MCP/FP</td><td width=600px align=left>Fishtail passing waivers file provided</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6193"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=11.273.b'>11.273.b</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td width=600px align=left>All TDRs and STF regs documented in RDL</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6542"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=11.347.a'>11.347.a</a></nobr></td><td align=center>Manual</td><td align=center>RDL</td><td width=600px align=left>[TAP] Proper Specification has been provided</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6258"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.118.a'>12.118.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Exceptions among clock groups should be described in global_cross_clk_groups.tcl</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6431"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.120.a'>12.120.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Any custom synthesis flow recipes must be delivered with IP drop and documented in integration guide.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6220"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.124.a'>12.124.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Provide timing reports for review and quality checking.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6200"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.124.b'>12.124.b</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Synthesis results meet timing requirements for drop</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6262"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.275.a'>12.275.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>check_mv_design is run and free of errors.Warnings are understood and reviewed</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6484"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.275.b'>12.275.b</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Syn run with UPF enabled</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6259"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.276.a'>12.276.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>All inputs and outputs must have IO delay constraints with correct reference clock.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6403"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.277.a'>12.277.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>All constraint files follow standard KIT conventions</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6201"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.277.b'>12.277.b</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td width=600px align=left>All DFX MCOs written and implemented</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6402"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.277.c'>12.277.c</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Clock name should be a tcl variable and not hard coded in all constraint files.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6364"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.279.a'>12.279.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Only CTECH cells on clock paths are allowed.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6255"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.287.a'>12.287.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>All I/Os are flopped</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6378"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.292.a'>12.292.a</a></nobr></td><td align=center>Manual</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Top-level port and parameter changes are defined between releases</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6462"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.a'>12.293.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>The current_design command or any procedure using current_design does not exist in the constraints</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6202"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.b'>12.293.b</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>IP synthesized per drop at converged PVT/Guardband</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6203"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.c'>12.293.c</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>The block_setup.tcl file is clean	</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6204"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.d'>12.293.d</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>rtllist.tcl matches RTL and netlist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6205"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.e'>12.293.e</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Syn run free of errors</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6480"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.f'>12.293.f</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>No unclocked registers in DC Synthesis results</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6481"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.293.g'>12.293.g</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Gate count numbers provided through design_qor report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6157"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=12.6.a'>12.6.a</a></nobr></td><td align=center>Auto</td><td align=center>Phys Design Enabling</td><td width=600px align=left>Must have a RTL list file for synthesis</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6236"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.133.a'>15.133.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All functionality coded, including DFx, as defined in the appropriate IP HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6424"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.133.d'>15.133.d</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All STF IPs implemented as per HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6189"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.133.h'>15.133.h</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>DFt features in HAS coded and validated</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6190"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.133.i'>15.133.i</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All clocking requirements reviewed as per HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6282"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.148.a'>15.148.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>IP uses HSD-ES setup for tracking bugs, PCRs, etc.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6303"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.150.a'>15.150.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>NO-INIT signals/paths needed for X-prop and random corrupt modes (for RESET/POWER) are documented/reviewed</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6152"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.159.a'>15.159.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Major areas of validation RISK from IP provider validation reviewed</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6361"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.160.a'>15.160.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>New features and content changes from prior drop reviewed</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6263"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.164.a'>15.164.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Scalability modularity coded</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6237"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.266.a'>15.266.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Register IP in DSS, IRR drop uses naming convention based on DSS fields</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6233"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.a'>15.268.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>IP follows appropriate Chassis HAS requirements to be Chassis compliant</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6177"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.c'>15.268.c</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Chassis DFt HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6178"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.d'>15.268.d</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Chassis DFd HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6170"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.f'>15.268.f</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Chassis Security HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6171"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.g'>15.268.g</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Chassis Clocking HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6172"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.h'>15.268.h</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Chassis Reset HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6173"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.268.i'>15.268.i</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Chassis GPIO HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6410"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.47.a'>15.47.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Clocks and resets are defined only in interfaces</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6196"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.47.b'>15.47.b</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Resets not tied off</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6197"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.47.c'>15.47.c</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>All Clock and Reset mechanisms defined</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6308"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.77.a'>15.77.a</a></nobr></td><td align=center>Manual</td><td align=center>Review</td><td width=600px align=left>Commit dates for all IP drops established</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6166"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.8.a'>15.8.a</a></nobr></td><td align=center>Auto</td><td align=center>Review</td><td width=600px align=left>IP defined BFM and Environment versions are compared against the SoCs version</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6167"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=15.9.a'>15.9.a</a></nobr></td><td align=center>Auto</td><td align=center>Review</td><td width=600px align=left>IP defined Tool versions are compared against the SoCs versions</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6159"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.171.a'>17.171.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra reports are clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6407"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.172.a'>17.172.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver files are available in tools/lint directory</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6404"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.173.a'>17.173.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Waiver files are NOT applied to all files, but only to files in the IP</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6474"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.3.a'>17.3.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver file names are uniquified with [alias]_ prefix</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6244"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.320.a'>17.320.a</a></nobr></td><td align=center>Manual</td><td align=center>RTL+Lint</td><td width=600px align=left>IP Lintra run(s) must be reproducible on the same content IP was delivered with.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6503"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.324.a'>17.324.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra must use the converged rule set</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6486"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.342.a'>17.342.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra Open Latch check must be run and violations report should be clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6475"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=17.4.a'>17.4.a</a></nobr></td><td align=center>Auto</td><td align=center>RTL+Lint</td><td width=600px align=left>Lintra waiver ID names are uniq to the IP</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6449"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=18.295.a'>18.295.a</a></nobr></td><td align=center>Auto</td><td align=center>Security</td><td width=600px align=left>Security Risk Assessment (SRA) is completed</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6175"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=18.296.a'>18.296.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>SRA results have been added to the security section in the IPs Architecture Specification (HAS)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6442"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=18.298.a'>18.298.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>Architecture security review completed according to the SDL activities listed from the SRA for S1 and updated the security section in HAS</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6447"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=18.300.a'>18.300.a</a></nobr></td><td align=center>Manual</td><td align=center>Security</td><td width=600px align=left>Design security review completed according to the SDL activities listed from the SRA for S2 and update the Integration Guide</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6428"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.135.a'>19.135.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>All IP Providers are required to run VCS XPROP</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6458"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.180.a'>19.180.a</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>Required ACE libraries are exported</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6472"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.180.b'>19.180.b</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>RTL library should not have dependency on rtl_shared_lib</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6459"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.180.c'>19.180.c</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>ACE RTL HDL file must have power statements</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6471"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.180.d'>19.180.d</a></nobr></td><td align=center>Auto</td><td align=center>Simulation</td><td width=600px align=left>IP package does not contain local and un-accessible files</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6300"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.181.a'>19.181.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFT:  Satisfy Design for Test features verification requirements for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6375"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.181.b'>19.181.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFT:  Satisfy Design for Test features verification requirements for RTL0.8</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6307"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.182.a'>19.182.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFV: Satisfy Design for Validation features verification requirements for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6350"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.182.b'>19.182.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>DFV: Satisfy Design for Validation features verification requirements for RTL0.8</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6429"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.183.a'>19.183.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Coverage plan (including code/functional targets) defined and approved by customers</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6370"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.183.b'>19.183.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Achieve net coverage of 50%</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6188"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.183.c'>19.183.c</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>Achieve net coverage of 85%</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6489"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.187.a'>19.187.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>RESET: Satisfy IP Reset Verification requirements for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6347"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.187.b'>19.187.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>RESET: Satisfy IP Reset Verification requirements for RTL0.8</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6440"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.191.a'>19.191.a</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>VCS-NLP Power aware Simulation per Simulation Checklist for RTL0.5</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6180"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=19.191.b'>19.191.b</a></nobr></td><td align=center>Manual</td><td align=center>Simulation</td><td width=600px align=left>POWER: Satisfy Power Verification requirements for RTL0.8</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6340"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=2.309.a'>2.309.a</a></nobr></td><td align=center>Auto</td><td align=center>CDC</td><td width=600px align=left>QuestaCDC input/output collateral delivered</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6400"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=2.310.a'>2.310.a</a></nobr></td><td align=center>Auto</td><td align=center>CDC</td><td width=600px align=left>CdcLint must be run and results clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6373"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.196.a'>20.196.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Coverage coded</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6333"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.196.b'>20.196.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Coverage coded - pointer provided</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6451"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.197.a'>20.197.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must deliver verification collateral conforms to guidelines in OVM VIP Conformance Checklist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6453"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.198.a'>20.198.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Delivered verification collateral conforms to guidelines in Saola Compliance Checklist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6445"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.199.a'>20.199.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Delivered verification collateral conforms to guidelines in Test Island Compliance Checklist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6280"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.211.a'>20.211.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must provide Test list with integration power stress tests for POWER metrics</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6334"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.211.b'>20.211.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide Power Stress test(s)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6283"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.212.a'>20.212.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must provide Test list with integration tests for USE CASE testing delivered</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6336"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.212.b'>20.212.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide USE CASE test(s)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6339"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.213.a'>20.213.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must provide Test list with integration tests for use in PERFORMANCE analysis </td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6376"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.213.b'>20.213.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide Performance test(s)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6335"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.214.a'>20.214.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>IP-level test coded</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6354"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.214.b'>20.214.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide IP Level test(s)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6185"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.214.c'>20.214.c</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Pre-Si Software (PSS)  features mst be coded and tests passing</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6186"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.214.d'>20.214.d</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Must provide Stand alone Pre-Si Software (PSS) tests</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6435"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.215.a'>20.215.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>IP-level tests passing</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6344"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.215.b'>20.215.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Must provide IP level tests passing</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6301"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.217.a'>20.217.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>RAL adaptor sequences exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6455"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.221.a'>20.221.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island and re-usable verification collateral must not contain # delays</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6332"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.226.a'>20.226.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>Stand alone integration test (data flow, connectivity)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6346"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.226.b'>20.226.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Directory or file for reference of stand alone integration test</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6498"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.227.a'>20.227.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island does not have hard coded paths</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6271"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.228.a'>20.228.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Test island does not use hard code hierarchical refs</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6311"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.231.a'>20.231.a</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>End-to-end scoreboard that is independent of the other VC components must exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6422"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.232.a'>20.232.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>VIP scoreboards, assertions must be delivered and documented</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6299"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.267.a'>20.267.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>All the error waivers and disable calls are in one place</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6338"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.267.b'>20.267.b</a></nobr></td><td align=center>Auto</td><td align=center>SV TB</td><td width=600px align=left>Directory or single file for error waivers and disable calls</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6487"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=20.343.a'>20.343.a</a></nobr></td><td align=center>Manual</td><td align=center>SV TB</td><td width=600px align=left>1) IP must run Saola Generic attribute RAL sequence for Functional Register testing.  2) IP must run Saola Generic attribute RAL sequence for Register Security (SAI) testing.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6488"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=21.341.a'>21.341.a</a></nobr></td><td align=center>Manual</td><td align=center>VISA</td><td width=600px align=left>VISA source clocks cannot be faster than the VISA common clock of the CLM (a.k.a. North Peak clock). Faster clocks need to be routed through ULMs with clock step-down enabled, with appropriate step-down factor.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6466"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.130.a'>24.130.a</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>UPF including sub blocks using load_upf</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6492"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.131.a'>24.131.a</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>Spyglass LP waiver files must exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6456"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.131.b'>24.131.b</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>Spyglass LP report files must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6468"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.131.c'>24.131.c</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>Spyglass LP waiver files must exist and are uniquified with [ip]_ prefix</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6464"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.131.d'>24.131.d</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>Spyglass LP report files must exist and are clean</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6230"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.302.a'>24.302.a</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>Power Enable and acknoledgement port names defined</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6235"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.306.a'>24.306.a</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>Early UPF requirements met: Power State Table, Power Domain, and Strategies</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6206"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.306.b'>24.306.b</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>UPF file(s) are appropriate for SoC</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6207"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.306.c'>24.306.c</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>inspectUPF run and is clean</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6528"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.306.d'>24.306.d</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>UPF requirements met</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6342"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.312.a'>24.312.a</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>All Power intent Collateral Exists</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6510"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.330.a'>24.330.a</a></nobr></td><td align=center>Manual</td><td align=center>Power</td><td width=600px align=left>Power estimation generation must be done using PowerArtist for SIP and Primetime-PX for HIP with reporting following converged SIP/HIP power templates. For Core and GT it is based on converged template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6532"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.351.a'>24.351.a</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>[Power Rollup] IP data drop meets HAS power milestone target</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6544"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=24.352.a'>24.352.a</a></nobr></td><td align=center>Auto</td><td align=center>Power</td><td width=600px align=left>Deliver power template with per-rail state-based IP power numbers</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6507"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.327.a'>3.327.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>Define IP Clock Pins along with their properties in the IP build script</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6508"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.328.a'>3.328.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>Define Interface to clock association in the IP build script on IOSF Primary/Sideband Power and Clock REQ/ACK Interfaces</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6381"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.44.a'>3.44.a</a></nobr></td><td align=center>Manual</td><td align=center>Collage</td><td width=600px align=left>coreKit must be checked against the RTLto match all pin names and directions</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6165"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.45.a'>3.45.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>IP coreKit must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6224"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.48.a'>3.48.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>IPmust provide Collage Builder script</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6467"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.49.a'>3.49.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>Must provide collage summary report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6463"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.50.a'>3.50.a</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>Must provide collage warning report</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6387"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.51.e'>3.51.e</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>ISM interface pins must be mapped to Collage IOSF ISM standard interface in CoreKit</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6418"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=3.51.h'>3.51.h</a></nobr></td><td align=center>Auto</td><td align=center>Collage</td><td width=600px align=left>DFXSECUREPLUGIN interface pins must be mapped to Collage IOSF DFXSECUREPLUGIN standard interface in CoreKit</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6319"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=4.167.a'>4.167.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td width=600px align=left>[SCAN] All internally generated clocks must be pulled to the top level pins</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6505"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=4.325.a'>4.325.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td width=600px align=left>[Array] BIST_WRAPPER (CO-LOCATION_WRAPPER) must contain all required Array DFx Chassis input/output signals and interface must be connected all the way to IP TOP</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6324"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=4.62.a'>4.62.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td width=600px align=left>DFT BSDL files for boundary scan</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6386"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=4.63.a'>4.63.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td width=600px align=left>Sample Trigger SEQUENCE(s)/TEST(s) delivered (for IPs connected to CTBs)</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6284"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=4.66.a'>4.66.a</a></nobr></td><td align=center>Auto</td><td align=center>DFt</td><td width=600px align=left>[SECURITY] Secure plugin instantiated as part of the IP deliverable</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6327"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=4.90.a'>4.90.a</a></nobr></td><td align=center>Manual</td><td align=center>DFt</td><td width=600px align=left>Provide array details for IP</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6160"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.81.a'>5.81.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>HAS delivered, follows template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6154"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.83.a'>5.83.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Integration guide delivered, follows template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6260"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.86.a'>5.86.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Must use the required documentation process</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6355"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.88.a'>5.88.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Product Brief delivered, and must follow template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6261"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.91.a'>5.91.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Release notes exist</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6273"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.93.a'>5.93.a</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Top level port list complete</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6158"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.94.a'>5.94.a</a></nobr></td><td align=center>Auto</td><td align=center>Documentation</td><td width=600px align=left>Verification References delivered, follows template</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6199"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=5.94.b'>5.94.b</a></nobr></td><td align=center>Manual</td><td align=center>Documentation</td><td width=600px align=left>Support for PSS features documented in test plan</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6530"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=6.314.a'>6.314.a</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL, UPF and related collaterals must pass FPGA checks</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6531"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=6.321.a'>6.321.a</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL, UPF and related collaterals must pass Veloce Emulation Checks.</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6529"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=6.95.a'>6.95.a</a></nobr></td><td align=center>Auto</td><td align=center>Emulation/FPGA</td><td width=600px align=left>RTL, UPF and related collaterals must pass Zebu Emulation Checks, </td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6209"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=6.97.a'>6.97.a</a></nobr></td><td align=center>Manual</td><td align=center>Emulation/FPGA</td><td width=600px align=left>Ensure that Emulation-FPGA specific FW (applicable to IP with microcontrollers) version is validated and in sync with released RTL</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6380"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.100.a'>7.100.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>LEC scripts and constraints must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6360"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.100.b'>7.100.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>FEV LEC log run results and do file consistent</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6470"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.101.a'>7.101.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>Make sure set undriven to constant is not in the FEV do file.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6469"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.101.b'>7.101.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>FEV LEC run not using set undriven to constant.</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6374"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.102.a'>7.102.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>A report on undriven pins/nets is provided</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6452"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.274.a'>7.274.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>Verify .do files do not have -define DC in read_library and read_design calls</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6353"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.274.b'>7.274.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>Synth and Sythesis not defined for FEV</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6362"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.308.a'>7.308.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>FEV must be run with UPF</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6543"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.348.a'>7.348.a</a></nobr></td><td align=center>Manual</td><td align=center>FEV</td><td width=600px align=left>Golden side compilation should use functiondefault Z during read design command</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6272"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.98.a'>7.98.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>LEC reports must exist</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6229"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.98.b'>7.98.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>FEV lec.log file must exists</td><td align=center><font color=blue>PASS</td></tr>
  <tr class="result" id="Item_6151"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.99.a'>7.99.a</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>LEC must be clean at the level of synthesis</td><td align=center><font color=red>FAIL</font></td></tr>
  <tr class="result" id="Item_6377"><td align=left><nobr><a href='http://zircon.fm.intel.com/zircon/zircon/autodocs.php?Ver_id=25&rule=7.99.b'>7.99.b</a></nobr></td><td align=center>Auto</td><td align=center>FEV</td><td width=600px align=left>LEC must run at the level of synthesis</td><td align=center><font color=blue>PASS</td></tr>
</table>
<div id=results style="display: none">6473:0,6461:0,6330:0,6372:0,6413:1,6411:1,6478:0,6415:0,6325:1,6256:1,6500:0,6328:1,6512:1,6193:1,6542:1,6258:0,6431:0,6220:0,6200:0,6262:0,6484:0,6259:0,6403:0,6201:1,6402:0,6364:1,6255:1,6378:1,6462:0,6202:0,6203:0,6204:0,6205:0,6480:0,6481:0,6157:0,6236:1,6424:1,6189:1,6190:1,6282:1,6303:1,6152:1,6361:1,6263:1,6237:1,6233:1,6177:1,6178:1,6170:1,6171:1,6172:1,6173:1,6410:1,6196:1,6197:1,6308:1,6166:0,6167:1,6159:0,6407:0,6404:0,6474:0,6244:1,6503:1,6486:1,6475:0,6449:0,6175:1,6442:1,6447:1,6428:1,6458:0,6472:1,6459:0,6471:0,6300:1,6375:1,6307:1,6350:1,6429:1,6370:1,6188:1,6489:1,6347:1,6440:1,6180:1,6340:0,6400:1,6373:1,6333:1,6451:1,6453:1,6445:1,6280:1,6334:1,6283:1,6336:1,6339:1,6376:1,6335:1,6354:1,6185:1,6186:1,6435:1,6344:1,6301:1,6455:0,6332:1,6346:1,6498:0,6271:0,6311:1,6422:1,6299:1,6338:1,6487:1,6488:1,6466:1,6492:1,6456:0,6468:1,6464:0,6230:1,6235:1,6206:1,6207:1,6528:1,6342:1,6510:1,6532:1,6544:1,6507:1,6508:1,6381:1,6165:0,6224:0,6467:0,6463:0,6387:1,6418:1,6319:1,6505:1,6324:1,6386:1,6284:1,6327:1,6160:1,6154:1,6260:1,6355:1,6261:1,6273:1,6158:1,6199:1,6530:1,6531:1,6529:1,6209:1,6380:0,6360:0,6470:0,6469:0,6374:0,6452:0,6353:0,6362:1,6543:1,6272:0,6229:0,6151:1,6377:0</div>
<br/><A NAME="ovrfilecontent"><table border=1>
<tr class="ignore">    <td align=center bgcolor="#518BCB"><nobr><b><font color="white">Override File Contents</font></b></nobr></td>  </tr>
<tr class="ignore"><td align=left><nobr>;&nbsp;Legacy&nbsp;file&nbsp;created&nbsp;by&nbsp;preZirconQA</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acedir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cfg</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceudffiles&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^globalclk_hdl\.udf$&nbsp;^globalclk_local_ivars\.udf$&nbsp;^globalclk\.udf$</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceudfmodel&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;refclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>aceverdilogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;globalclk.bman.globalclk.verdi.vericom_gclk_refclkdist_rtl_lib.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acevcslogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;globalclk.bman.globalclk.verdi.vericom_gclk_refclkdist_rtl_lib.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acetoprtllib&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_refclkdist_rtl_lib</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acertlexplibs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^gclk_refclkdist_rtl_lib$</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>notusingsubip&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>subipexcfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_map</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagedir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/collage/ip_kits</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagebldscrdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/collage/build</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagebldscrfile&nbsp;&nbsp;&nbsp;&nbsp;builder.refclkdist.tcl</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagesumrptfile&nbsp;&nbsp;&nbsp;&nbsp;refclkdist.build.summary</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>collagewarnrptfile&nbsp;&nbsp;&nbsp;refclkdist.build.warning</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>topcorekit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_refclkdist.coreKit</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtltopfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;src/rtl/clkdist/gclk_refclkdist.sv</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrawaiverprefix&nbsp;&nbsp;&nbsp;refclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrawaiverfileprefix&nbsp;refclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintradir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/lintra/waivers/refclkdist</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintraxmlfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/lint/gclk_refclkdist/gclk_refclkdist_violations.xml</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lintrarptfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/lint/gclk_refclkdist/gclk_refclkdist.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>leccmprptfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/fev/LEC.cfm/reports/summary.1.txt</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtlrptdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>verdirptdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>iptoolfilepath&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;scripts/toolfile.dat</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>soctoolfilepath&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>subipexprs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;^gclk</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>emuldir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/emu/refclkdist/emul/</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>emullog&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;emul_build_soc_status.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>spyglasslpoutputdir&nbsp;target/globalclk/SG/sglp/refclkdist/gclk_refclkdist/consolidated_reports/gclk_refclkdist_power_verif_noninstr/</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>synreportsdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/syn/reports</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>synreportfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_refclkdist.syn_final.design_qor</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>synscriptsdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/syn/gclk_refclkdist/scripts</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtllistdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/collateral/rtl</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rdtsynsummaryfile&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/syn/reports/gclk_refclkdist.syn_final.ipds.summary</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>syninputsdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tools/syn/gclk_refclkdist/inputs</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>synscriptsexc&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;syn_setup&nbsp;additional_upf_setup</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lecdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/fev</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lecundrptfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/fev/reports/gclk_refclkdist.undriven.golden.rpt.gz</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>lecrptfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target/globalclk/aceroot/results/DC/gclk_refclkdist/fev/reports/gclk_refclkdist.summary.rpt.gz</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>synrtllistfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rtl_list.tcl</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtltbdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;verif/testbench</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>rtltifilename&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;gclk_refclkdist_tb_top.sv</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>acevcslogfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;elab_refclkdist.log</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>cdcdir&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regression/globalclk/refclkdist/level0_qcdc.list/gclk_refclkdist/</nobr></td></tr>
<tr class="ignore"><td align=left><nobr>cdctopfile&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cdc_hier_ctrl_gclk_refclkdist.v</nobr></td></tr>
</table><br/>


