Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/parth/Documents/GitHub/SYS-NG/ENEL 453 Labs/ENEL-453-Labs/Lab4_2019/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
