#compdef x86_64-w64-mingw32-as

# Autogenerated from man page /usr/share/man/man1/x86_64-w64-mingw32-as.1.gz

local arguments

arguments=(
    '--ELR[X Item "-EB | -EL" Select either big-endian (-EB) or little-endian (-EL) outp…]'
    {--mapcs-26,--mapcs-float,--mapcs-reentrantR}'[X Item "-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant" Select which…]'
    {--x32,--64R}'[X Item "--32 | --x32 | --64" Select the word size, either 32 bits or 64 bits.]'
    {-O,--O1,--O2,--OsR}'[X Item "-O0 | -O | -O1 | -O2 | -Os" Optimize instruction encoding with smalle…]'
    '--WpR[X Item "--warn-explicit-parallel-conflicts or --Wp" Produce warning messages …]'
    '--WnpR[X Item "--no-warn-explicit-parallel-conflicts or --Wnp" Do not produce warnin…]'
    {--m68008,--m68010,--m68020,--m68030R}'[X Item "-m68000 | -m68008 | -m68010 | -m68020 | -m68030".]'
    {--m68040,--m68060,--m68302,--m68331,--m68332R}'[X Item "| -m68040 | -m68060 | -m68302 | -m68331 | -m68332".]'
    {--m68333,--m68340,--mcpu32,--m5200R}'[X Item "| -m68333 | -m68340 | -mcpu32 | -m5200" .]'
    {--m68882,--mno-68881,--mno-68882R}'[X Item "-m68881 | -m68882 | -mno-68881 | -mno-68882" The target machine does …]'
    '--mno-68851R[X Item "-m68851 | -mno-68851" The target machine does (or does not) have a me…]'
    '--mcpu[el.]:4'
    '--mfpu[el.]:4'
    '--Os[el.]:4'
    '--EL[el.]:4'
    '--EB[el.]:4'
    '--mpic[el.]:4'
    '--mno-fp-as-gp-relax[el.]:4'
    '--mb2bb-relax[el.]:4'
    '--mno-all-relax[el.]:4'
    '--march[el.]'
    '--mbaseline[el.]:4'
    '--mfpu-freg[el.]:4'
    '--mabi[el.]:4'
    '--mmac[el.]:4'
    '--mdiv[el.]:4'
    '--m16bit-ext[el.]:4'
    '--mdx-regs[el.]:4'
    '--mperf-ext[el.]:4'
    '--mperf2-ext[el.]:4'
    '--mstring-ext[el.]:4'
    '--mreduced-regs[el.]:4'
    '--maudio-isa-ext[el.]:4'
    '--mfpu-sp-ext[el.]:4'
    '--mfpu-dp-ext[el.]:4'
    '--mfpu-fma[el.]:4'
    '--mall-ext[el.]:4'
    '--mpwr2R[X Item "-mpwrx | -mpwr2" Generate code for POWER/2 (RIOS2).]'
    {--mppc32,--m603,--m604R}'[X Item "-mppc, -mppc32, -m603, -m604" Generate code for PowerPC 603/604.]'
    '--m405R[X Item "-m403, -m405" Generate code for PowerPC 403/405.]:4'
    {--m7410,--m7450,--m7455R}'[X Item "-m7400, -m7410, -m7450, -m7455" Generate code for PowerPC 7400/7410/7…]'
    {--mgekko,--mbroadwayR}'[X Item "-m750cl, -mgekko, -mbroadway" Generate code for PowerPC 750CL/Gekko/B…]'
    {--m850,--m860R}'[X Item "-m821, -m850, -m860" Generate code for PowerPC 821/850/860.]'
    '--m620R[X Item "-mppc64, -m620" Generate code for PowerPC 620/625/630.]:4'
    '--me200z4R[X Item "-me200z2, -me200z4" Generate code for e200 variants, e200z2 with LSP,…]:4'
    '--me500x2R[X Item "-me500, -me500x2" Generate code for Motorola e500 core complex.]:4'
    '--mpwr4R[X Item "-mpower4, -mpwr4" Generate code for Power4 architecture.]:4'
    {--mpwr5,--mpwr5xR}'[X Item "-mpower5, -mpwr5, -mpwr5x" Generate code for Power5 architecture.]'
    '--mpwr6R[X Item "-mpower6, -mpwr6" Generate code for Power6 architecture.]:4'
    '--mpwr7R[X Item "-mpower7, -mpwr7" Generate code for Power7 architecture.]:4'
    '--mpwr8R[X Item "-mpower8, -mpwr8" Generate code for Power8 architecture.]:4'
    '--mpwr9R[X Item "-mpower9, -mpwr9" Generate code for Power9 architecture.]:4'
    '--mpwr10R[X Item "-mpower10, -mpwr10" Generate code for Power10 architecture.]:4'
    '--mpwr11R[X Item "-mpower11, -mpwr11" Generate code for Power11 architecture.]:4'
    {--mlittle-endian,--leR}'[X Item "-mlittle, -mlittle-endian, -le" Generate code for a little endian mac…]'
    {--mbig-endian,--beR}'[X Item "-mbig, -mbig-endian, -be" Generate code for a big endian machine.]'
    '--m64R[X Item "-m32 | -m64" Select the word size, either 32 bits or 64 bits.]'
    '--no-text-section-literalsR[X Item "--text-section-literals | --no-text-section-literals" Control the tre…]'
    '--no-auto-litpoolsR[X Item "--auto-litpools | --no-auto-litpools" Control the treatment of litera…]'
    '--no-absolute-literalsR[X Item "--absolute-literals | --no-absolute-literals" Indicate to the assembl…]'
    '--no-target-alignR[X Item "--target-align | --no-target-align" Enable or disable automatic align…]'
    '--no-longcallsR[X Item "--longcalls | --no-longcalls" Enable or disable transformation of cal…]'
    '--no-transformR[X Item "--transform | --no-transform" Enable or disable all assembler transfo…]'
    '--no-trampolinesR[X Item "--trampolines | --no-trampolines" Enable or disable transformation of…]'
    '--abi-call0R[X Item "--abi-windowed | --abi-call0" Choose ABI tag written to the (CW\\*(C`.]'
    '-a[.]:4'
    '--ac[.]:4'
    '--ad[.]:4'
    '--ag[.]:4'
    '--ah[.]:4'
    '--al[.]:4'
    '--ali[.]:4'
    '--am[.]:4'
    '--an[.]:4'
    '--as[.]:4'
    '--alternate[.]:4'
    '--compress-debug-sections[.]:4'
    '--nocompress-debug-sections[.]'
    '-D[.]:4'
    '--debug-prefix-map[.]'
    '--defsym[.]'
    '--dump-config[.]:4'
    '--elf-stt-common[.]:4'
    '--emulation[.]:4'
    '-f[.]:4'
    '-g[.]:4'
    '--gen-debug[Generate debugging information for each assembler source line using whichever…]:4'
    '--gstabs[.]:4'
    '--gstabs+[.]:4'
    '--gdwarf-2[.]:4'
    '--gdwarf-3[.]:4'
    '--gdwarf-4[.]:4'
    '--gdwarf-5[.]:4'
    '--gdwarf-sections[.]:4'
    '--gdwarf-cie-version[.]:4'
    '--generate-missing-build-notes[.]:4'
    '--gsframe[.]:4'
    '--hash-size[.]:4'
    '--help[.]:4'
    '--target-help[.]:4'
    '-I[.]:4'
    '-J[.]:4'
    '-K[.]:4'
    '-L[.]:4'
    '--keep-locals[Keep (in the symbol table) local symbols.]:4'
    '--listing-lhs-width[.]:4'
    '--listing-lhs-width2[.]:4'
    '--listing-rhs-width[.]:4'
    '--listing-cont-lines[.]:4'
    '--multibyte-handling[.]:4'
    '--no-pad-sections[.]:4'
    '-o[.]:4'
    '-R[.]:4'
    '--reduce-memory-overheads[.]:4'
    '--scfi[.]:4'
    '--sectname-subst[.]:4'
    '--size-check[.]:4'
    '--statistics[.]:4'
    '--strip-local-absolute[.]:4'
    '-v[.]:4'
    '--version[Print the as version.]:4'
    '--version[.]:4'
    '-W[.]:4'
    '--no-warn[Suppress warning messages.]:4'
    '--fatal-warnings[.]:4'
    '--warn[.]:4'
    '-w[.]:4'
    '-x[.]:4'
    '-Z[.]:4'
    '--mverbose-error[.]:4'
    '--mno-verbose-error[.]:4'
    '--mdebug[.]:4'
    '--no-mdebug[Enables or disables the generation of .]:4'
    '--relax[.]:4'
    '--replace[.]:4'
    '--noreplace[Enables or disables the optimization of procedure calls, both at assemblage a…]:4'
    '--Gsize[.]:4'
    '-F[.]:4'
    '--32addr[These options are ignored for backward compatibility.]:4'
    '--mcode-density[.]:4'
    '--mfloat-abi[.]:4'
    '--mthumb[.]:4'
    {--mapcs-32,--mapcs-reentrant}'[.]'
    '--mthumb-interwork[.]:4'
    '--mccs[.]:4'
    '-k[.]:4'
    '--mfdpic[.]:4'
    '--mno-fdpic[.]:4'
    '--mnopic[Disable -mfdpic.]:4'
    '--mdialect[.]:4'
    '--misa-spec[.]:4'
    '--mno-relax[.]:4'
    '--fpic[.]:4'
    '--pic[Generate position-independent code.]:4'
    '--mljump[.]:4'
    '--mno-ljump[Enable/disable transformation of the short branch instructions jbf\\fR, jbt\\fR…]:4'
    '--mbranch-stub[.]:4'
    '--mno-branch-stub[Pass through R_CKCORE_PCREL_IMM26BY2\\fR relocations for bsr\\fR instructions t…]:4'
    '--force2bsr[.]:4'
    '--mforce2bsr[.]:4'
    '--no-force2bsr[.]:4'
    '--mno-force2bsr[Enable/disable transformation of jbsr\\fR instructions to bsr\\fR.]:4'
    '--jsri2bsr[.]:4'
    '--mjsri2bsr[.]:4'
    '--no-jsri2bsr[.]:4'
    '--mno-jsri2bsr[Enable/disable transformation of jsri\\fR instructions to bsr\\fR.]:4'
    '--mnolrw[.]:4'
    '--mno-lrw[Enable/disable transformation of lrw\\fR instructions into a movih\\fR/ori\\fR p…]:4'
    '--melrw[.]:4'
    '--mno-elrw[Enable/disable extended lrw\\fR instructions.]:4'
    '--mlaf[.]:4'
    '--mliterals-after-func[.]:4'
    '--mno-laf[.]:4'
    '--mno-literals-after-func[Enable/disable placement of literal pools after each function.]:4'
    '--mlabr[.]:4'
    '--mliterals-after-br[.]:4'
    '--mno-labr[.]:4'
    '--mnoliterals-after-br[Enable/disable placement of literal pools after unconditional branches.]:4'
    '--mistack[.]:4'
    '--mno-istack[Enable/disable interrupt stack instructions.]:4'
    '--mhard-float[.]:4'
    '--mmp[.]:4'
    '--mcp[.]:4'
    '--mcache[.]:4'
    '--msecurity[.]:4'
    '--mtrust[.]:4'
    '--mdsp[.]:4'
    '--medsp[.]:4'
    '--mvdsp[.]:4'
    '--mepiphany[.]:4'
    '--mepiphany16[.]:4'
    '--h-tick-hex[.]:4'
    '--mach[.]:4'
    {--32,--64}'[.]'
    '-n[.]:4'
    '--divide[.]:4'
    '--mtune[.]:4'
    '--moperand-check[.]:4'
    '--msse2avx[.]:4'
    '--muse-unaligned-vector-move[.]:4'
    '--msse-check[.]:4'
    '--mavxscalar[.]:4'
    '--mvexwig[.]:4'
    '--mevexlig[.]:4'
    '--mevexwig[.]:4'
    '--mmnemonic[.]:4'
    '--msyntax[.]:4'
    '--mnaked-reg[.]:4'
    '--madd-bnd-prefix[.]:4'
    '--mno-shared[.]:4'
    '--mbig-obj[.]:4'
    '--momit-lock-prefix[.]:4'
    '--mfence-as-lock-add[.]:4'
    '--mrelax-relocations[.]:4'
    '--enable-x86-relax-relocations[.]'
    '--malign-branch-boundary[.]:4'
    '--malign-branch[.]:4'
    '--malign-branch-prefix-size[.]:4'
    '--mbranches-within-32B-boundaries[.]:4'
    '--mlfence-after-load[.]:4'
    '--mlfence-before-indirect-branch[.]:4'
    '--mlfence-before-ret[.]:4'
    '--mx86-used-note[.]:4'
    '--enable-x86-used-note[.]:option.'
    '--mevexrcig[.]:4'
    '--mamd64[.]:4'
    '--mintel64[This option specifies that the assembler should accept only AMD64 or Intel64 …]:4'
    '--O0[.]'
    '--mip2022ext[.]:4'
    '--mip2022[.]:4'
    '--m32c[.]:4'
    '--m16c[.]:4'
    '--m32rx[.]:4'
    {--warn-explicit-parallel-conflicts,--Wp}'[.]'
    {--no-warn-explicit-parallel-conflicts,--Wnp}'[.]'
    '-l[.]:4'
    {--m68000,--m68030}'[| -m68040 | -m68060 | -m68302 | -m68331 | -m68332 4.]'
    {--m68881,--mno-68882}'[.]'
    {--m68851,--mno-68851}'[.]'
    '--relax-section[.]:4'
    '--relax-all[.]:4'
    '--no-relax[.]:4'
    '--mlink-relax[.]:4'
    '--mno-link-relax[.]:4'
    '--mno-warn-regname-label[.]:4'
    '-G[.]:4'
    '--mips1[.]:4'
    '--mips2[.]:4'
    '--mips3[.]:4'
    '--mips4[.]:4'
    '--mips5[.]:4'
    '--mips32[.]:4'
    '--mips32r2[.]:4'
    '--mips32r3[.]:4'
    '--mips32r5[.]:4'
    '--mips32r6[.]:4'
    '--mips64[.]:4'
    '--mips64r2[.]:4'
    '--mips64r3[.]:4'
    '--mips64r5[.]:4'
    '--mips64r6[Generate code for a particular MIPS Instruction Set Architecture level.]:4'
    '--mfix7000[.]:4'
    '--mno-fix7000[Cause nops to be inserted if the read of the destination register of an mfhi …]:4'
    '--mfix-rm7000[.]:4'
    '--mno-fix-rm7000[Cause nops to be inserted if a dmult or dmultu instruction is followed by a l…]:4'
    '--mfix-r5900[.]:4'
    '--mno-fix-r5900[Do not attempt to schedule the preceding instruction into the delay slot of a…]:4'
    '--mpdr[.]:4'
    '--mno-pdr[Control generation of . pdr\\fR sections.]:4'
    '--mgp32[.]:4'
    '--mfp32[The register sizes are normally inferred from the ISA and ABI, but these flag…]:4'
    '--mgp64[.]:4'
    '--mfp64[The register sizes are normally inferred from the ISA and ABI, but these flag…]:4'
    '--mfpxx[.]:4'
    '--modd-spreg[.]:4'
    '--mno-odd-spreg[Enable use of floating-point operations on odd-numbered single-precision regi…]:4'
    '--mips16[.]:4'
    '--no-mips16[Generate code for the MIPS 16 processor. This is equivalent to putting .]:4'
    '--mmips16e2[.]:4'
    '--mno-mips16e2[Enable the use of MIPS16e2 instructions in MIPS16 mode.]:4'
    '--mmicromips[.]:4'
    '--mno-micromips[Generate code for the microMIPS processor. This is equivalent to putting .]:4'
    '--msmartmips[.]:4'
    '--mno-smartmips[Enables the SmartMIPS extension to the MIPS32 instruction set.]:4'
    '--mips3d[.]:4'
    '--no-mips3d[Generate code for the MIPS-3D Application Specific Extension.]:4'
    '--mdmx[.]:4'
    '--no-mdmx[Generate code for the MDMX Application Specific Extension.]:4'
    '--mno-dsp[Generate code for the DSP Release 1 Application Specific Extension.]:4'
    '--mdspr2[.]:4'
    '--mno-dspr2[Generate code for the DSP Release 2 Application Specific Extension.]:4'
    '--mdspr3[.]:4'
    '--mno-dspr3[Generate code for the DSP Release 3 Application Specific Extension.]:4'
    '--mmsa[.]:4'
    '--mno-msa[Generate code for the MIPS SIMD Architecture Extension.]:4'
    '--mxpa[.]:4'
    '--mno-xpa[Generate code for the MIPS eXtended Physical Address (XPA) Extension.]:4'
    '--mmt[.]:4'
    '--mno-mt[Generate code for the MT Application Specific Extension.]:4'
    '--mmcu[.]:4'
    '--mno-mcu[Generate code for the MCU Application Specific Extension.]:4'
    '--mcrc[.]:4'
    '--mno-crc[Generate code for the MIPS cyclic redundancy check (CRC) Application Specific…]:4'
    '--mginv[.]:4'
    '--mno-ginv[Generate code for the Global INValidate (GINV) Application Specific Extension.]:4'
    '--mloongson-mmi[.]:4'
    '--mno-loongson-mmi[Generate code for the Loongson MultiMedia extensions Instructions (MMI) Appli…]:4'
    '--mloongson-cam[.]:4'
    '--mno-loongson-cam[Generate code for the Loongson Content Address Memory (CAM) instructions.]:4'
    '--mloongson-ext[.]:4'
    '--mno-loongson-ext[Generate code for the Loongson EXTensions (EXT) instructions.]:4'
    '--mloongson-ext2[.]:4'
    '--mno-loongson-ext2[Generate code for the Loongson EXTensions R2 (EXT2) instructions.]:4'
    '--minsn32[.]:4'
    '--mno-insn32[Only use 32-bit instruction encodings when generating code for the microMIPS …]:4'
    '--construct-floats[.]:4'
    '--no-construct-floats[The --no-construct-floats option disables the construction of double width fl…]:4'
    '--relax-branch[.]:4'
    '--no-relax-branch[The --relax-branch option enables the relaxation of out-of-range branches.]:4'
    '--mignore-branch-isa[.]:4'
    '--mno-ignore-branch-isa[Ignore branch checks for invalid transitions between ISA modes.]:4'
    '--mnan[.]:4'
    '--nocpp[.]:4'
    '--trap[.]:4'
    '--no-trap[.]:4'
    '--break[.]:4'
    '--no-break[Control how to deal with multiplication overflow and division by zero.]:4'
    '--fPIC[Generate position-independent code.]:4'
    '--fno-pic[.]:4'
    '--a32[.]:4'
    '--a64[.]:4'
    {--mpwrx,--mpwr2}'[.]'
    '--mpwr[.]:4'
    '--m601[.]:4'
    {--mppc,--m604}'[.]'
    {--m403,--m405}'[.]':4
    '--m440[.]:4'
    '--m464[.]:4'
    '--m476[.]:4'
    {--m7400,--m7455}'[.]'
    {--m750cl,--mbroadway}'[.]'
    {--m821,--m860}'[.]'
    {--mppc64,--m620}'[.]':4
    {--me200z2,--me200z4}'[.]':4
    '--me300[.]:4'
    {--me500,--me500x2}'[.]':4
    '--me500mc[.]:4'
    '--me500mc64[.]:4'
    '--me5500[.]:4'
    '--me6500[.]:4'
    '--mlsp[.]:4'
    '--mspe[.]:4'
    '--mspe2[.]:4'
    '--mtitan[.]:4'
    '--mppc64bridge[.]:4'
    '--mbooke[.]:4'
    '--ma2[.]:4'
    '--maltivec[.]:4'
    '--mvle[.]:4'
    '--mvsx[.]:4'
    '--mhtm[.]:4'
    {--mpower4,--mpwr4}'[.]':4
    {--mpower5,--mpwr5x}'[.]'
    {--mpower6,--mpwr6}'[.]':4
    {--mpower7,--mpwr7}'[.]':4
    {--mpower8,--mpwr8}'[.]':4
    {--mpower9,--mpwr9}'[.]':4
    {--mpower10,--mpwr10}'[.]':4
    {--mpower11,--mpwr11}'[.]':4
    '--mfuture[.]:4'
    '--mcell[.]:4'
    '--mcom[.]:4'
    '--many[.]:4'
    '--mregnames[.]:4'
    '--mno-regnames[.]:4'
    '--mrelocatable[.]:4'
    '--mrelocatable-lib[.]:4'
    '--memb[.]:4'
    {--mlittle,--le}'[.]'
    {--mbig,--be}'[.]'
    '--msolaris[.]:4'
    '--mno-solaris[.]:4'
    '--nops[.]:4'
    '--mpriv-spec[.]:4'
    '--with-priv-spec[.]:PRIVspec.'
    '--mrelax[.]:4'
    '--march-attr[.]:4'
    '--mno-arch-attr[.]:4'
    '--mcsr-check[.]:4'
    '--mno-csr-check[.]:4'
    '--m31[.]:4'
    '--m64[Select the word size, either 31/32 bits or 64 bits.]:4'
    '--mesa[.]:4'
    '--mzarch[Select the architecture mode, either the Enterprise System Architecture (esa)…]:4'
    '--mwarn-areg-zero[.]:4'
    '--mwarn-regtype-mismatch[.]:4'
    '--mno-warn-regtype-mismatch[Controls whether the assembler performs register name type checks and generat…]:4'
    '--mdsbt[.]:4'
    '--mno-dsbt[The -mdsbt option causes the assembler to generate the Tag_ABI_DSBT\\fR attrib…]:4'
    '--mpid[.]:4'
    '--mno-pic[The -mpic option causes the assembler to generate the Tag_ABI_PIC\\fR attribut…]:4'
    '--m32[.]'
    {--text-section-literals,--no-text-section-literals}'[.]'
    {--auto-litpools,--no-auto-litpools}'[.]'
    {--absolute-literals,--no-absolute-literals}'[.]'
    {--target-align,--no-target-align}'[.]'
    {--longcalls,--no-longcalls}'[.]'
    {--transform,--no-transform}'[.]'
    '--transform;[rare cases when the instructions must be exactly as specified in the assembly…]'
    '--rename-section[.]'
    {--trampolines,--no-trampolines}'[.]'
    {--abi-windowed,--abi-call0}'[.]'
    '--local-prefix[.]:4'
    '--colonless[.]:4'
    '--sdcc[.]:4'
    '--fp-s[.]:4'
    '--fp-d[.]:4'
    '*:filename:_files'
)
_arguments -s $arguments
