{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668360374205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668360374205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 00:26:14 2022 " "Processing started: Mon Nov 14 00:26:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668360374205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360374205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360374206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668360374466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668360374466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_and_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_and_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_and_subtractor-data_flow " "Found design unit 1: adder_and_subtractor-data_flow" {  } { { "adder_and_subtractor.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/adder_and_subtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380952 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_and_subtractor " "Found entity 1: adder_and_subtractor" {  } { { "adder_and_subtractor.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/adder_and_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-data_flow " "Found design unit 1: Full_Adder-data_flow" {  } { { "Full_Adder.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Full_Adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380953 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segmen-data_process " "Found design unit 1: BCD_to_7_segmen-data_process" {  } { { "BCD_to_7_segmen.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_to_7_segmen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380954 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segmen " "Found entity 1: BCD_to_7_segmen" {  } { { "BCD_to_7_segmen.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_to_7_segmen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_2_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_2_digit_7_seg_display-Behavioral" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380955 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_2_digit_7_seg_display " "Found entity 1: BCD_2_digit_7_seg_display" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-data_flow " "Found design unit 1: division-data_flow" {  } { { "division.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/division.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380955 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/division.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-struct " "Found design unit 1: calculator-struct" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380957 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Behave " "Found design unit 1: Multiplication-Behave" {  } { { "Multiplication.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Multiplication.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "Multiplication.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668360380957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668360380983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder_and_subtractor adder_and_subtractor:add A:data_flow " "Elaborating entity \"adder_and_subtractor\" using architecture \"A:data_flow\" for hierarchy \"adder_and_subtractor:add\"" {  } { { "calculator.vhd" "add" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668360380984 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sum\[9..5\] adder_and_subtractor.vhd(11) " "Using initial value X (don't care) for net \"sum\[9..5\]\" at adder_and_subtractor.vhd(11)" {  } { { "adder_and_subtractor.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/adder_and_subtractor.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360380985 "|calculator|adder_and_subtractor:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplication Multiplication:multiplication A:behave " "Elaborating entity \"Multiplication\" using architecture \"A:behave\" for hierarchy \"Multiplication:multiplication\"" {  } { { "calculator.vhd" "multiplication" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668360380989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:division A:data_flow " "Elaborating entity \"division\" using architecture \"A:data_flow\" for hierarchy \"division:division\"" {  } { { "calculator.vhd" "division" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668360380990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_2_digit_7_seg_display BCD_2_digit_7_seg_display:BCD_2_digit_7_seg_display A:behavioral " "Elaborating entity \"BCD_2_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_2_digit_7_seg_display:BCD_2_digit_7_seg_display\"" {  } { { "calculator.vhd" "BCD_2_digit_7_seg_display" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668360380992 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 BCD_2_digit_7_seg_display.vhd(68) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(68): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668360380993 "|calculator|BCD_2_digit_7_seg_display:BCD_2_digit_7_seg_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 BCD_2_digit_7_seg_display.vhd(69) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(69): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668360380993 "|calculator|BCD_2_digit_7_seg_display:BCD_2_digit_7_seg_display"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668360381492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668360381727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668360381727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668360381769 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668360381769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668360381769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668360381769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668360381779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 00:26:21 2022 " "Processing ended: Mon Nov 14 00:26:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668360381779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668360381779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668360381779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668360381779 ""}
