

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Sep 14 01:53:14 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.62|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  100105|    1|  100105|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- compute_epoch  |  100102|  100102|        72|          1|          1|  100032|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     346|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     26|    4206|    3648|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     180|
|Register         |        0|      -|    1597|     416|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     26|    5803|    4590|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U25  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U26  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U27  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U32          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U28   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U29   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U30   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U31   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U33         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U21  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U22  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U23  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U24  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_mux_164_32_1_U34                  |gradient_kernel_mux_164_32_1                  |        0|      0|  278|   65|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                             |                                              |        0|     26| 4206| 3648|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |epoch_1_fu_768_p2        |     +    |      0|  0|  24|          17|           1|
    |tmp_1_fu_840_p2          |     +    |      0|  0|  39|          32|           1|
    |tmp_4_fu_794_p2          |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_806_p2          |     +    |      0|  0|  39|          32|          12|
    |tmp_7_fu_812_p2          |     +    |      0|  0|  39|          32|           1|
    |exitcond3_fu_762_p2      |   icmp   |      0|  0|  18|          17|          16|
    |tmp_5_fu_800_p2          |   icmp   |      0|  0|  18|          32|          11|
    |tmp_8_fu_834_p2          |   icmp   |      0|  0|  18|          32|          11|
    |i_base_1_fu_818_p3       |  select  |      0|  0|  32|           1|          32|
    |j_base_1_fu_826_p3       |  select  |      0|  0|  32|           1|          32|
    |p_tmp_s_fu_846_p3        |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 346|         231|         123|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |FF_0_o                    |   9|          2|   32|         64|
    |FF_1_o                    |   9|          2|   32|         64|
    |FIFO_ptrs_1_reg_675       |   9|          2|   32|         64|
    |FIFO_ptrs_phi_fu_637_p4   |   9|          2|   32|         64|
    |FIFO_ptrs_reg_634         |   9|          2|   32|         64|
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter71  |   9|          2|    1|          2|
    |ap_return_0               |   9|          2|   32|         64|
    |ap_return_1               |   9|          2|   32|         64|
    |ap_return_2               |   9|          2|   32|         64|
    |epoch_reg_664             |   9|          2|   17|         34|
    |i_base_2_reg_685          |   9|          2|   32|         64|
    |i_base_phi_fu_647_p4      |   9|          2|   32|         64|
    |i_base_reg_644            |   9|          2|   32|         64|
    |j_base_2_reg_695          |   9|          2|   32|         64|
    |j_base_phi_fu_657_p4      |   9|          2|   32|         64|
    |j_base_reg_654            |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 180|         39|  468|        939|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |FF_1_read_reg_1011                         |  32|   0|   32|          0|
    |FIFO_1999_0_0_reg_996                      |  32|   0|   32|          0|
    |FIFO_1999_0_1_reg_1001                     |  32|   0|   32|          0|
    |FIFO_1999_0_addr_reg_969                   |  11|   0|   11|          0|
    |FIFO_1999_1_addr_reg_975                   |  11|   0|   11|          0|
    |FIFO_ptrs_1_reg_675                        |  32|   0|   32|          0|
    |FIFO_ptrs_reg_634                          |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_FIFO_1999_0_addr_reg_969  |  11|   0|   11|          0|
    |ap_return_0_preg                           |  32|   0|   32|          0|
    |ap_return_1_preg                           |  32|   0|   32|          0|
    |ap_return_2_preg                           |  32|   0|   32|          0|
    |assign_10_reg_1179                         |  32|   0|   32|          0|
    |assign_11_reg_1184                         |  32|   0|   32|          0|
    |assign_12_reg_1189                         |  32|   0|   32|          0|
    |assign_1_reg_1131                          |  32|   0|   32|          0|
    |assign_2_reg_1147                          |  32|   0|   32|          0|
    |assign_3_reg_1153                          |  32|   0|   32|          0|
    |assign_4_reg_1137                          |  32|   0|   32|          0|
    |assign_5_reg_1142                          |  32|   0|   32|          0|
    |assign_6_reg_1159                          |  32|   0|   32|          0|
    |assign_7_reg_1164                          |  32|   0|   32|          0|
    |assign_8_reg_1169                          |  32|   0|   32|          0|
    |assign_9_reg_1174                          |  32|   0|   32|          0|
    |assign_s_reg_1125                          |  32|   0|   32|          0|
    |epoch_reg_664                              |  17|   0|   17|          0|
    |exitcond3_reg_950                          |   1|   0|    1|          0|
    |i_base_1_reg_981                           |  32|   0|   32|          0|
    |i_base_2_reg_685                           |  32|   0|   32|          0|
    |i_base_reg_644                             |  32|   0|   32|          0|
    |j_base_1_reg_986                           |  32|   0|   32|          0|
    |j_base_2_reg_695                           |  32|   0|   32|          0|
    |j_base_reg_654                             |  32|   0|   32|          0|
    |newIndex1_reg_1019                         |  13|   0|   64|         51|
    |newIndex_reg_964                           |  13|   0|   13|          0|
    |p_tmp_s_reg_991                            |  32|   0|   32|          0|
    |tmp_10_reg_959                             |   4|   0|    4|          0|
    |tmp_9_reg_1119                             |  32|   0|   32|          0|
    |FF_1_read_reg_1011                         |  64|  32|   32|          0|
    |FIFO_1999_0_1_reg_1001                     |  64|  32|   32|          0|
    |FIFO_1999_1_addr_reg_975                   |  64|  32|   11|          0|
    |assign_3_reg_1153                          |  64|  32|   32|          0|
    |exitcond3_reg_950                          |  64|  96|    1|          0|
    |newIndex1_reg_1019                         |  64|  64|   64|         51|
    |newIndex_reg_964                           |  64|  32|   13|          0|
    |tmp_10_reg_959                             |  64|  96|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1597| 416| 1325|        102|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_done               | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_return_0           | out |   32| ap_ctrl_hs |     compute    | return value |
|ap_return_1           | out |   32| ap_ctrl_hs |     compute    | return value |
|ap_return_2           | out |   32| ap_ctrl_hs |     compute    | return value |
|compute_flag          |  in |    1|   ap_none  |  compute_flag  |    scalar    |
|output_0_address0     | out |   13|  ap_memory |    output_0    |     array    |
|output_0_ce0          | out |    1|  ap_memory |    output_0    |     array    |
|output_0_we0          | out |    1|  ap_memory |    output_0    |     array    |
|output_0_d0           | out |   32|  ap_memory |    output_0    |     array    |
|output_1_address0     | out |   13|  ap_memory |    output_1    |     array    |
|output_1_ce0          | out |    1|  ap_memory |    output_1    |     array    |
|output_1_we0          | out |    1|  ap_memory |    output_1    |     array    |
|output_1_d0           | out |   32|  ap_memory |    output_1    |     array    |
|output_2_address0     | out |   13|  ap_memory |    output_2    |     array    |
|output_2_ce0          | out |    1|  ap_memory |    output_2    |     array    |
|output_2_we0          | out |    1|  ap_memory |    output_2    |     array    |
|output_2_d0           | out |   32|  ap_memory |    output_2    |     array    |
|output_3_address0     | out |   13|  ap_memory |    output_3    |     array    |
|output_3_ce0          | out |    1|  ap_memory |    output_3    |     array    |
|output_3_we0          | out |    1|  ap_memory |    output_3    |     array    |
|output_3_d0           | out |   32|  ap_memory |    output_3    |     array    |
|output_4_address0     | out |   13|  ap_memory |    output_4    |     array    |
|output_4_ce0          | out |    1|  ap_memory |    output_4    |     array    |
|output_4_we0          | out |    1|  ap_memory |    output_4    |     array    |
|output_4_d0           | out |   32|  ap_memory |    output_4    |     array    |
|output_5_address0     | out |   13|  ap_memory |    output_5    |     array    |
|output_5_ce0          | out |    1|  ap_memory |    output_5    |     array    |
|output_5_we0          | out |    1|  ap_memory |    output_5    |     array    |
|output_5_d0           | out |   32|  ap_memory |    output_5    |     array    |
|output_6_address0     | out |   13|  ap_memory |    output_6    |     array    |
|output_6_ce0          | out |    1|  ap_memory |    output_6    |     array    |
|output_6_we0          | out |    1|  ap_memory |    output_6    |     array    |
|output_6_d0           | out |   32|  ap_memory |    output_6    |     array    |
|output_7_address0     | out |   13|  ap_memory |    output_7    |     array    |
|output_7_ce0          | out |    1|  ap_memory |    output_7    |     array    |
|output_7_we0          | out |    1|  ap_memory |    output_7    |     array    |
|output_7_d0           | out |   32|  ap_memory |    output_7    |     array    |
|output_8_address0     | out |   13|  ap_memory |    output_8    |     array    |
|output_8_ce0          | out |    1|  ap_memory |    output_8    |     array    |
|output_8_we0          | out |    1|  ap_memory |    output_8    |     array    |
|output_8_d0           | out |   32|  ap_memory |    output_8    |     array    |
|output_9_address0     | out |   13|  ap_memory |    output_9    |     array    |
|output_9_ce0          | out |    1|  ap_memory |    output_9    |     array    |
|output_9_we0          | out |    1|  ap_memory |    output_9    |     array    |
|output_9_d0           | out |   32|  ap_memory |    output_9    |     array    |
|output_10_address0    | out |   13|  ap_memory |    output_10   |     array    |
|output_10_ce0         | out |    1|  ap_memory |    output_10   |     array    |
|output_10_we0         | out |    1|  ap_memory |    output_10   |     array    |
|output_10_d0          | out |   32|  ap_memory |    output_10   |     array    |
|output_11_address0    | out |   13|  ap_memory |    output_11   |     array    |
|output_11_ce0         | out |    1|  ap_memory |    output_11   |     array    |
|output_11_we0         | out |    1|  ap_memory |    output_11   |     array    |
|output_11_d0          | out |   32|  ap_memory |    output_11   |     array    |
|output_12_address0    | out |   13|  ap_memory |    output_12   |     array    |
|output_12_ce0         | out |    1|  ap_memory |    output_12   |     array    |
|output_12_we0         | out |    1|  ap_memory |    output_12   |     array    |
|output_12_d0          | out |   32|  ap_memory |    output_12   |     array    |
|output_13_address0    | out |   13|  ap_memory |    output_13   |     array    |
|output_13_ce0         | out |    1|  ap_memory |    output_13   |     array    |
|output_13_we0         | out |    1|  ap_memory |    output_13   |     array    |
|output_13_d0          | out |   32|  ap_memory |    output_13   |     array    |
|output_14_address0    | out |   13|  ap_memory |    output_14   |     array    |
|output_14_ce0         | out |    1|  ap_memory |    output_14   |     array    |
|output_14_we0         | out |    1|  ap_memory |    output_14   |     array    |
|output_14_d0          | out |   32|  ap_memory |    output_14   |     array    |
|output_15_address0    | out |   13|  ap_memory |    output_15   |     array    |
|output_15_ce0         | out |    1|  ap_memory |    output_15   |     array    |
|output_15_we0         | out |    1|  ap_memory |    output_15   |     array    |
|output_15_d0          | out |   32|  ap_memory |    output_15   |     array    |
|input_0_address0      | out |   13|  ap_memory |     input_0    |     array    |
|input_0_ce0           | out |    1|  ap_memory |     input_0    |     array    |
|input_0_q0            |  in |   32|  ap_memory |     input_0    |     array    |
|input_1_address0      | out |   13|  ap_memory |     input_1    |     array    |
|input_1_ce0           | out |    1|  ap_memory |     input_1    |     array    |
|input_1_q0            |  in |   32|  ap_memory |     input_1    |     array    |
|input_2_address0      | out |   13|  ap_memory |     input_2    |     array    |
|input_2_ce0           | out |    1|  ap_memory |     input_2    |     array    |
|input_2_q0            |  in |   32|  ap_memory |     input_2    |     array    |
|input_3_address0      | out |   13|  ap_memory |     input_3    |     array    |
|input_3_ce0           | out |    1|  ap_memory |     input_3    |     array    |
|input_3_q0            |  in |   32|  ap_memory |     input_3    |     array    |
|input_4_address0      | out |   13|  ap_memory |     input_4    |     array    |
|input_4_ce0           | out |    1|  ap_memory |     input_4    |     array    |
|input_4_q0            |  in |   32|  ap_memory |     input_4    |     array    |
|input_5_address0      | out |   13|  ap_memory |     input_5    |     array    |
|input_5_ce0           | out |    1|  ap_memory |     input_5    |     array    |
|input_5_q0            |  in |   32|  ap_memory |     input_5    |     array    |
|input_6_address0      | out |   13|  ap_memory |     input_6    |     array    |
|input_6_ce0           | out |    1|  ap_memory |     input_6    |     array    |
|input_6_q0            |  in |   32|  ap_memory |     input_6    |     array    |
|input_7_address0      | out |   13|  ap_memory |     input_7    |     array    |
|input_7_ce0           | out |    1|  ap_memory |     input_7    |     array    |
|input_7_q0            |  in |   32|  ap_memory |     input_7    |     array    |
|input_8_address0      | out |   13|  ap_memory |     input_8    |     array    |
|input_8_ce0           | out |    1|  ap_memory |     input_8    |     array    |
|input_8_q0            |  in |   32|  ap_memory |     input_8    |     array    |
|input_9_address0      | out |   13|  ap_memory |     input_9    |     array    |
|input_9_ce0           | out |    1|  ap_memory |     input_9    |     array    |
|input_9_q0            |  in |   32|  ap_memory |     input_9    |     array    |
|input_10_address0     | out |   13|  ap_memory |    input_10    |     array    |
|input_10_ce0          | out |    1|  ap_memory |    input_10    |     array    |
|input_10_q0           |  in |   32|  ap_memory |    input_10    |     array    |
|input_11_address0     | out |   13|  ap_memory |    input_11    |     array    |
|input_11_ce0          | out |    1|  ap_memory |    input_11    |     array    |
|input_11_q0           |  in |   32|  ap_memory |    input_11    |     array    |
|input_12_address0     | out |   13|  ap_memory |    input_12    |     array    |
|input_12_ce0          | out |    1|  ap_memory |    input_12    |     array    |
|input_12_q0           |  in |   32|  ap_memory |    input_12    |     array    |
|input_13_address0     | out |   13|  ap_memory |    input_13    |     array    |
|input_13_ce0          | out |    1|  ap_memory |    input_13    |     array    |
|input_13_q0           |  in |   32|  ap_memory |    input_13    |     array    |
|input_14_address0     | out |   13|  ap_memory |    input_14    |     array    |
|input_14_ce0          | out |    1|  ap_memory |    input_14    |     array    |
|input_14_q0           |  in |   32|  ap_memory |    input_14    |     array    |
|input_15_address0     | out |   13|  ap_memory |    input_15    |     array    |
|input_15_ce0          | out |    1|  ap_memory |    input_15    |     array    |
|input_15_q0           |  in |   32|  ap_memory |    input_15    |     array    |
|FF_0_i                |  in |   32|   ap_ovld  |      FF_0      |    pointer   |
|FF_0_o                | out |   32|   ap_ovld  |      FF_0      |    pointer   |
|FF_0_o_ap_vld         | out |    1|   ap_ovld  |      FF_0      |    pointer   |
|FF_1_i                |  in |   32|   ap_ovld  |      FF_1      |    pointer   |
|FF_1_o                | out |   32|   ap_ovld  |      FF_1      |    pointer   |
|FF_1_o_ap_vld         | out |    1|   ap_ovld  |      FF_1      |    pointer   |
|FIFO_1999_0_address0  | out |   11|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_0_ce0       | out |    1|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_0_q0        |  in |   32|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_0_address1  | out |   11|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_0_ce1       | out |    1|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_0_we1       | out |    1|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_0_d1        | out |   32|  ap_memory |   FIFO_1999_0  |     array    |
|FIFO_1999_1_address0  | out |   11|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_1999_1_ce0       | out |    1|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_1999_1_q0        |  in |   32|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_1999_1_address1  | out |   11|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_1999_1_ce1       | out |    1|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_1999_1_we1       | out |    1|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_1999_1_d1        | out |   32|  ap_memory |   FIFO_1999_1  |     array    |
|FIFO_ptrs_read        |  in |   32|   ap_none  | FIFO_ptrs_read |    scalar    |
|i_base_read           |  in |   32|   ap_none  |   i_base_read  |    scalar    |
|j_base_read           |  in |   32|   ap_none  |   j_base_read  |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

