using System.IO;
using System.Linq;
using DLS.Description;
using DLS.Game;
using DLS.RHDL;
using DLS.Simulation;
using NUnit.Framework;
using UnityEngine;

namespace DLS.Tests
{
	// Compiles the curated examples from Examples/RHDL and simulates them on the real engine,
	// so both the RHDL frontend and the documented example behaviour stay covered.
	public class RhdlExampleTests
	{
		static string ExamplesRoot => Path.GetFullPath(Path.Combine(Application.dataPath, "..", "Examples", "RHDL"));

		ChipLibrary library;

		[SetUp]
		public void SetUp() => library = TestLibrary.Create();

		[TearDown]
		public void TearDown() => RewiredEngine.Reset();

		ChipDescription Build(string relativePath)
		{
			string source = File.ReadAllText(Path.Combine(ExamplesRoot, relativePath));
			RhdlCompileResult result = RhdlCompiler.Compile(source, library);
			Assert.IsTrue(result.Success, $"{relativePath} failed to compile:\n" + string.Join("\n", result.Diagnostics.Select(d => d.ToString())));

			library.NotifyChipSaved(result.Description, false);
			return result.Description;
		}

		[Test]
		public void And2()
		{
			TestCircuit c = new(Build("Basics/00_AND.rhdl"), library);
			for (uint i = 0; i < 4; i++)
			{
				c.Set("A", i & 1);
				c.Set("B", i >> 1);
				c.Step();
				Assert.AreEqual(i == 3 ? 1u : 0u, c.Get("Y"), $"A={i & 1} B={i >> 1}");
			}
		}

		[Test]
		public void HalfAdder()
		{
			TestCircuit c = new(Build("Basics/01_HALF_ADDER.rhdl"), library);
			for (uint i = 0; i < 4; i++)
			{
				uint a = i & 1, b = i >> 1;
				c.Set("A", a);
				c.Set("B", b);
				c.Step();
				Assert.AreEqual((a + b) & 1, c.Get("SUM"), $"SUM A={a} B={b}");
				Assert.AreEqual((a + b) >> 1, c.Get("CARRY"), $"CARRY A={a} B={b}");
			}
		}

		[Test]
		public void FullAdder()
		{
			TestCircuit c = new(Build("Basics/02_FULL_ADDER.rhdl"), library);
			for (uint i = 0; i < 8; i++)
			{
				uint a = i & 1, b = (i >> 1) & 1, cin = i >> 2;
				c.Set("A", a);
				c.Set("B", b);
				c.Set("CIN", cin);
				c.Step();
				uint sum = a + b + cin;
				Assert.AreEqual(sum & 1, c.Get("SUM"), $"SUM {a}+{b}+{cin}");
				Assert.AreEqual(sum >> 1, c.Get("COUT"), $"COUT {a}+{b}+{cin}");
			}
		}

		[Test]
		public void Mux4()
		{
			TestCircuit c = new(Build("Basics/03_MUX4.rhdl"), library);
			c.Set("A", 0b1010);
			c.Set("B", 0b0101);

			c.Set("SEL", 1);
			c.Step();
			Assert.AreEqual(0b1010u, c.Get("Y"), "SEL=1 selects A");

			c.Set("SEL", 0);
			c.Step();
			Assert.AreEqual(0b0101u, c.Get("Y"), "SEL=0 selects B");
		}

		[Test]
		public void DffCapturesOnlyOnRisingEdge()
		{
			TestCircuit c = new(Build("Basics/04_DFF.rhdl"), library);

			c.Set("D", 1);
			c.Tick();
			Assert.AreEqual(1u, c.Get("Q"), "captured 1 on rising edge");
			Assert.AreEqual(0u, c.Get("NOT_Q"));

			c.Set("D", 0);
			c.Step(3);
			Assert.AreEqual(1u, c.Get("Q"), "D change while CLK high is ignored");

			c.Set("CLK", 0);
			c.Step(3);
			Assert.AreEqual(1u, c.Get("Q"), "falling edge does not capture");

			c.Set("CLK", 1);
			c.Step();
			Assert.AreEqual(0u, c.Get("Q"), "captured 0 on next rising edge");
			Assert.AreEqual(1u, c.Get("NOT_Q"));
		}

		[Test]
		public void Reg4WriteEnableAndReset()
		{
			Build("Basics/04_DFF.rhdl");
			TestCircuit c = new(Build("Basics/05_REG4.rhdl"), library);

			c.Set("RESET", 1);
			c.Tick();
			c.Set("RESET", 0);
			Assert.AreEqual(0u, c.Get("Q"), "reset clears");

			c.Set("D", 0b1011);
			c.Set("WE", 1);
			c.Tick();
			Assert.AreEqual(0b1011u, c.Get("Q"), "write");

			c.Set("D", 0b0110);
			c.Set("WE", 0);
			c.Tick();
			Assert.AreEqual(0b1011u, c.Get("Q"), "WE=0 holds value");

			c.Set("RESET", 1);
			c.Tick();
			Assert.AreEqual(0u, c.Get("Q"), "synchronous reset");
		}

		[Test]
		public void Ram4x4StoresEveryWord()
		{
			Build("Basics/04_DFF.rhdl");
			Build("Basics/05_REG4.rhdl");
			TestCircuit c = new(Build("Memory/00_RAM4x4.rhdl"), library);

			c.Set("RESET", 1);
			c.Tick();
			c.Set("RESET", 0);

			uint[] words = { 0x3, 0xA, 0x5, 0xC };
			c.Set("WE", 1);
			for (uint address = 0; address < 4; address++)
			{
				c.Set("A0", address & 1);
				c.Set("A1", address >> 1);
				c.Set("D", words[address]);
				c.Tick();
			}
			c.Set("WE", 0);

			// Reads are combinational: no clock edge between address changes.
			for (uint address = 0; address < 4; address++)
			{
				c.Set("A0", address & 1);
				c.Set("A1", address >> 1);
				c.Step();
				Assert.AreEqual(words[address], c.Get("Q"), $"word {address}");
			}
		}

		[Test]
		public void Cpu4RunsDocumentedTestProgram()
		{
			Build("Basics/04_DFF.rhdl");
			Build("Basics/05_REG4.rhdl");
			ChipDescription cpu = Build("CPU4/00_CPU4.rhdl");

			// Program from Examples/RHDL/CPU4/README.md: LDI 3, ADDI 2, OUT, HLT.
			uint[] rom = new uint[256];
			rom[0] = 0x0013;
			rom[1] = 0x0022;
			rom[2] = 0x00E0;
			rom[3] = 0x00F0;

			string romName = ChipTypeHelper.GetName(ChipType.Rom_256x16);
			int romIndex = System.Array.FindIndex(cpu.SubChips, s => ChipDescription.NameMatch(s.Name, romName));
			Assert.GreaterOrEqual(romIndex, 0, "CPU4 should contain the stock ROM");
			cpu.SubChips[romIndex].InternalData = rom;

			TestCircuit c = new(cpu, library);
			c.Set("RESET", 1);
			c.Tick();
			c.Set("RESET", 0);

			for (int i = 0; i < 12; i++) c.Tick();

			Assert.AreEqual(5u, c.Get("ACC"), "ACC");
			Assert.AreEqual(5u, c.Get("OUT_PORT"), "OUT_PORT");
			Assert.AreEqual(1u, c.Get("HALTED"), "HALTED");
			Assert.AreEqual(0u, c.Get("Z"), "Z");
		}

		// Every accumulator instruction from Examples/RHDL/CPU4/README.md, one per clock tick,
		// checking ACC after each. One program keeps this to a single CPU build.
		[Test]
		public void Cpu4ExecutesEveryAccumulatorInstruction()
		{
			Build("Basics/04_DFF.rhdl");
			Build("Basics/05_REG4.rhdl");
			ChipDescription cpu = Build("CPU4/00_CPU4.rhdl");

			(string name, uint word, uint acc)[] program =
			{
				("LDI 5", 0x15, 5),
				("ADDI 2", 0x22, 7),
				("SUBI 1", 0x31, 6),
				("ANDI 3", 0x43, 2),
				("ORI 8", 0x58, 10),
				("XORI 3", 0x63, 9),
				("NOT", 0xA0, 6),
				("INC", 0xB0, 7),
				("DEC", 0xC0, 6),
				("NOP", 0x00, 6),
				("reserved D", 0xD0, 6),
				("OUT", 0xE0, 6)
			};

			uint[] rom = new uint[256];
			for (int i = 0; i < program.Length; i++) rom[i] = program[i].word;
			rom[program.Length] = 0x00F0; // HLT
			string romName = ChipTypeHelper.GetName(ChipType.Rom_256x16);
			cpu.SubChips[System.Array.FindIndex(cpu.SubChips, s => ChipDescription.NameMatch(s.Name, romName))].InternalData = rom;

			TestCircuit c = new(cpu, library);
			c.Set("RESET", 1);
			c.Tick();
			c.Set("RESET", 0);

			foreach ((string name, uint _, uint acc) in program)
			{
				c.Tick();
				Assert.AreEqual(acc, c.Get("ACC"), $"ACC after {name}");
			}

			Assert.AreEqual(6u, c.Get("OUT_PORT"), "OUT_PORT");
		}

		// "~X" used to invert the cached bits of X in place, so every later use of X in the
		// same circuit saw ~X (CPU4's INC and DEC computed ~A + 1 and ~A - 1).
		[Test]
		public void InvertDoesNotChangeLaterUsesOfItsOperand()
		{
			RhdlCompileResult result = RhdlCompiler.Compile(@"
chip NotThenUse
    in A: 4
    out N: 4, Y: 4

    N = not A
    Y = A + 1
", library);
			Assert.IsTrue(result.Success);
			library.NotifyChipSaved(result.Description, false);

			TestCircuit c = new(result.Description, library);
			for (uint a = 0; a < 16; a++)
			{
				c.Set("A", a);
				c.Step();
				Assert.AreEqual(~a & 15, c.Get("N"), $"N for A={a}");
				Assert.AreEqual((a + 1) & 15, c.Get("Y"), $"Y for A={a}");
			}
		}

		// Component pins can be named without their spaces: "IN A" is IN_A or INA.
		[Test]
		public void ComponentPinsAcceptNamesWithoutSpaces()
		{
			RhdlCompileResult result = RhdlCompiler.Compile(@"
chip StructuralNand
    in A, B
    out Y

    Y = NAND(IN_A=A, INB=B)
", library);
			Assert.IsTrue(result.Success, string.Join("\n", result.Diagnostics.Select(d => d.ToString())));
			library.NotifyChipSaved(result.Description, false);

			TestCircuit c = new(result.Description, library);
			for (uint i = 0; i < 4; i++)
			{
				c.Set("A", i & 1);
				c.Set("B", i >> 1);
				c.Step();
				Assert.AreEqual(i == 3 ? 0u : 1u, c.Get("Y"), $"A={i & 1} B={i >> 1}");
			}
		}

		[Test]
		public void InvalidSourceReportsDiagnosticsWithLine()
		{
			const string source = "chip Broken\n    in A\n    out Y\n    # comment\n\n    Y = A and MISSING\n";
			RhdlCompileResult result = RhdlCompiler.Compile(source, library);

			Assert.IsFalse(result.Success);
			Assert.IsNotEmpty(result.Diagnostics);
			Assert.IsTrue(result.Diagnostics.Any(d => d.Line == 6), "diagnostic should point at the offending line:\n" + string.Join("\n", result.Diagnostics.Select(d => d.ToString())));
		}
	}
}
