{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561025168414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561025168414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fadc1440_top EP4CE40F23C7 " "Selected device EP4CE40F23C7 for design \"fadc1440_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561025168719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561025168768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561025168768 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] 39.0 degrees 40.5 degrees " "Can't achieve requested value 39.0 degrees for clock output clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] of parameter phase shift -- achieved value of 40.5 degrees" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1561025168815 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] 30.0 degrees 31.5 degrees " "Can't achieve requested value 30.0 degrees for clock output clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] of parameter phase shift -- achieved value of 31.5 degrees" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1561025168815 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168815 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 20 1 0 0 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168815 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168815 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 41 2813 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 41 degrees (2813 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168815 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 32 2188 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 32 degrees (2188 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168815 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1561025168815 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[0\] " "Input \"DINB\[0\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[7\] " "Input \"DINB\[7\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[6\] " "Input \"DINB\[6\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[5\] " "Input \"DINB\[5\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[4\] " "Input \"DINB\[4\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[3\] " "Input \"DINB\[3\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[2\] " "Input \"DINB\[2\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[1\] " "Input \"DINB\[1\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[0\] " "Input \"DINB\[0\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[7\] " "Input \"DINB\[7\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[6\] " "Input \"DINB\[6\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[5\] " "Input \"DINB\[5\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[4\] " "Input \"DINB\[4\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[3\] " "Input \"DINB\[3\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[2\] " "Input \"DINB\[2\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINB\[1\] " "Input \"DINB\[1\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168817 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 50 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1561025168817 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock 7 1 -90 -893 " "Implementing clock multiplication of 7, clock division of 1, and phase shift of -90 degrees (-893 ps) for fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 26392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -13 -893 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -13 degrees (-893 ps) for fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 224 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 26407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168823 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 26392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561025168823 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[0\] " "Input \"DINA\[0\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[7\] " "Input \"DINA\[7\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[6\] " "Input \"DINA\[6\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[5\] " "Input \"DINA\[5\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[4\] " "Input \"DINA\[4\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[3\] " "Input \"DINA\[3\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[2\] " "Input \"DINA\[2\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[1\] " "Input \"DINA\[1\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[0\] " "Input \"DINA\[0\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[7\] " "Input \"DINA\[7\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[6\] " "Input \"DINA\[6\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[5\] " "Input \"DINA\[5\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[4\] " "Input \"DINA\[4\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[3\] " "Input \"DINA\[3\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[2\] " "Input \"DINA\[2\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll DINA\[1\] " "Input \"DINA\[1\]\" that is fed by the compensated output clock of PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1561025168823 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "IP/desconv.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/desconv.vhd" 125 0 0 } } { "User/ADCReceiver.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/ADCReceiver.vhd" 43 0 0 } } { "User/fadccore.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/fadccore.vhd" 287 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 277 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1561025168823 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock 7 1 -90 -893 " "Implementing clock multiplication of 7, clock division of 1, and phase shift of -90 degrees (-893 ps) for fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 10573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -13 -893 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -13 degrees (-893 ps) for fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 224 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 10569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168827 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 230 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 10573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561025168827 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025168827 ""}  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561025168827 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1561025169332 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561025170109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561025170109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 97481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561025170187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 97483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561025170187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 97485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561025170187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 97487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561025170187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 97489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561025170187 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561025170187 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561025170204 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561025172106 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "36 " "Following 36 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DCOA DCOA(n) " "Pin \"DCOA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DCOA(n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DCOA } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCOA" } { 0 "DCOA(n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DCOA(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DCOB DCOB(n) " "Pin \"DCOB\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DCOB(n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DCOB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCOB" } { 0 "DCOB(n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DCOB(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ACLKA ACLKA(n) " "Pin \"ACLKA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ACLKA(n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ACLKA } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACLKA" } { 0 "ACLKA(n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ACLKA(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ACLKB ACLKB(n) " "Pin \"ACLKB\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ACLKB(n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ACLKB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACLKB" } { 0 "ACLKB(n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ACLKB(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSout\[0\] LVDSout\[0\](n) " "Pin \"LVDSout\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSout\[0\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSout\[0\]" } { 0 "LVDSout\[0\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSout\[1\] LVDSout\[1\](n) " "Pin \"LVDSout\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSout\[1\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSout\[1\]" } { 0 "LVDSout\[1\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSout\[2\] LVDSout\[2\](n) " "Pin \"LVDSout\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSout\[2\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSout\[2\]" } { 0 "LVDSout\[2\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSout\[3\] LVDSout\[3\](n) " "Pin \"LVDSout\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSout\[3\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSout\[3\]" } { 0 "LVDSout\[3\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSout[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TrigOut\[0\] TrigOut\[0\](n) " "Pin \"TrigOut\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TrigOut\[0\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigOut[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TrigOut\[0\]" } { 0 "TrigOut\[0\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigOut[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TrigOut\[1\] TrigOut\[1\](n) " "Pin \"TrigOut\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TrigOut\[1\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigOut[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TrigOut\[1\]" } { 0 "TrigOut\[1\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigOut[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TrigIn\[2\] TrigIn\[2\](n) " "Pin \"TrigIn\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TrigIn\[2\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TrigIn\[2\]" } { 0 "TrigIn\[2\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TrigIn\[3\] TrigIn\[3\](n) " "Pin \"TrigIn\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TrigIn\[3\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TrigIn\[3\]" } { 0 "TrigIn\[3\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[0\] DINB\[0\](n) " "Pin \"DINB\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[0\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[0\]" } { 0 "DINB\[0\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[7\] DINB\[7\](n) " "Pin \"DINB\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[7\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[7\]" } { 0 "DINB\[7\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[6\] DINB\[6\](n) " "Pin \"DINB\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[6\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[6\]" } { 0 "DINB\[6\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[5\] DINB\[5\](n) " "Pin \"DINB\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[5\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[5\]" } { 0 "DINB\[5\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[4\] DINB\[4\](n) " "Pin \"DINB\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[4\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[4\]" } { 0 "DINB\[4\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[3\] DINB\[3\](n) " "Pin \"DINB\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[3\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[3\]" } { 0 "DINB\[3\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[2\] DINB\[2\](n) " "Pin \"DINB\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[2\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[2\]" } { 0 "DINB\[2\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINB\[1\] DINB\[1\](n) " "Pin \"DINB\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINB\[1\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINB\[1\]" } { 0 "DINB\[1\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINB[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[0\] DINA\[0\](n) " "Pin \"DINA\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[0\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[0\]" } { 0 "DINA\[0\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[7\] DINA\[7\](n) " "Pin \"DINA\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[7\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[7\]" } { 0 "DINA\[7\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[6\] DINA\[6\](n) " "Pin \"DINA\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[6\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[6\]" } { 0 "DINA\[6\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[5\] DINA\[5\](n) " "Pin \"DINA\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[5\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[5\]" } { 0 "DINA\[5\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[4\] DINA\[4\](n) " "Pin \"DINA\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[4\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[4\]" } { 0 "DINA\[4\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[3\] DINA\[3\](n) " "Pin \"DINA\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[3\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[3\]" } { 0 "DINA\[3\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[2\] DINA\[2\](n) " "Pin \"DINA\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[2\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[2\]" } { 0 "DINA\[2\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DINA\[1\] DINA\[1\](n) " "Pin \"DINA\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DINA\[1\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINA\[1\]" } { 0 "DINA\[1\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DINA[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TrigIn\[1\] TrigIn\[1\](n) " "Pin \"TrigIn\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TrigIn\[1\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TrigIn\[1\]" } { 0 "TrigIn\[1\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FCOB FCOB(n) " "Pin \"FCOB\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FCOB(n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FCOB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FCOB" } { 0 "FCOB(n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FCOB(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FCOA FCOA(n) " "Pin \"FCOA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FCOA(n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FCOA } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FCOA" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 97505 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FCOA(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TrigIn\[0\] TrigIn\[0\](n) " "Pin \"TrigIn\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TrigIn\[0\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TrigIn\[0\]" } { 0 "TrigIn\[0\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TrigIn[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSin\[0\] LVDSin\[0\](n) " "Pin \"LVDSin\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSin\[0\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSin\[0\]" } { 0 "LVDSin\[0\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSin\[1\] LVDSin\[1\](n) " "Pin \"LVDSin\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSin\[1\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSin\[1\]" } { 0 "LVDSin\[1\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSin\[2\] LVDSin\[2\](n) " "Pin \"LVDSin\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSin\[2\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSin\[2\]" } { 0 "LVDSin\[2\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDSin\[3\] LVDSin\[3\](n) " "Pin \"LVDSin\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDSin\[3\](n)\"" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDSin\[3\]" } { 0 "LVDSin\[3\](n)" } } } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LVDSin[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561025173088 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1561025173088 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] 39.0 degrees 40.5 degrees " "Can't achieve requested value 39.0 degrees for clock output clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] of parameter phase shift -- achieved value of 40.5 degrees" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1561025174327 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] 30.0 degrees 31.5 degrees " "Can't achieve requested value 30.0 degrees for clock output clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] of parameter phase shift -- achieved value of 31.5 degrees" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1561025174327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 20 1 0 0 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 41 2813 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 41 degrees (2813 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174327 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 32 2188 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 32 degrees (2188 ps) for clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174327 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1561025174327 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174334 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174334 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561025174334 ""}  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561025174334 ""}
{ "Info" "ISTA_SDC_FOUND" "fadc1440_top.sdc " "Reading SDC File: 'fadc1440_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561025177131 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 20 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 20 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 40.50 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 40.50 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 31.50 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{CGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 31.50 -duty_cycle 50.00 -name \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{CGEN\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "create_generated_clock -source \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -phase -12.86 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "create_generated_clock -source \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -phase -12.86 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "create_generated_clock -source \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -phase -12.86 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "create_generated_clock -source \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -phase -12.86 -duty_cycle 50.00 -name \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{SGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{SGEN\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{SGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561025177321 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1561025177321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1561025177322 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177438 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDisconnectErrorOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177438 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177438 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDisconnectErrorOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|iTransmitDataEnable " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|iTransmitDataEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|iTransmitDataEnable " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|iTransmitDataEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|iTransmitDataEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[3\] " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[3\] " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPRouterControlRegister:routerControlRegister|iTimeCodeEnableRegister[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177439 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNCharacterPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverDataValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotFCTPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveFCTOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177440 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177440 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|iTransmitDataEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDisconnectErrorOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[2\] " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[2\] " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPRouterControlRegister:routerControlRegister|iTimeCodeEnableRegister[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount03\|iDataLatchEnable " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount03\|iDataLatchEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount03\|SpaceWireCODECIPSynchronizeOnePulse:synchronizeOnePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount03\|iDataLatchEnable " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount03\|SpaceWireCODECIPSynchronizeOnePulse:synchronizeOnePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount03\|iDataLatchEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPCreditCount:creditCount03|iDataLatchEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177441 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port02|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount02\|iDataLatchEnable " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount02\|iDataLatchEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount02\|SpaceWireCODECIPSynchronizeOnePulse:synchronizeOnePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount02\|iDataLatchEnable " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount02\|SpaceWireCODECIPSynchronizeOnePulse:synchronizeOnePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount02\|iDataLatchEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPCreditCount:creditCount02|iDataLatchEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|iTransmitDataEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:errorPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iDisconnectErrorOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[1\] " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[1\] " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:tickInPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPRouterControlRegister:routerControlRegister\|iTimeCodeEnableRegister\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPRouterControlRegister:routerControlRegister|iTimeCodeEnableRegister[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEEPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEEPAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitEOPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177442 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitEOPAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port01|SpaceWireCODECIP:SpaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount01\|iDataLatchEnable " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount01\|iDataLatchEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount01\|SpaceWireCODECIPSynchronizeOnePulse:synchronizeOnePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount01\|iDataLatchEnable " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount01\|SpaceWireCODECIPSynchronizeOnePulse:synchronizeOnePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPCreditCount:creditCount01\|iDataLatchEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPCreditCount:creditCount01|iDataLatchEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable " "Node: SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable " "Register SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|SpaceWireCODECIPSynchronizeOnePulse:transmitDataEnablePulse\|iLatchedAsynchronous is being clocked by SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|iTransmitDataEnable" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|SpaceWireRouterIP:RCORE|SpaceWireRouterIPSpaceWirePort:port03|SpaceWireCODECIP:SpaceWireCODEC|iTransmitDataEnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotTimeCodePulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveTimeCodeValidOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStateMachine:spaceWireStateMachine\|SpaceWireCODECIPSynchronizeOnePulse:gotNullPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiveNullOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|TMPController:comTMP\|Clk0p5 " "Node: fadccore:ACORE\|TMPController:comTMP\|Clk0p5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|TMPController:comTMP\|TMP_Ack fadccore:ACORE\|TMPController:comTMP\|Clk0p5 " "Register fadccore:ACORE\|TMPController:comTMP\|TMP_Ack is being clocked by fadccore:ACORE\|TMPController:comTMP\|Clk0p5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|fadccore:ACORE|TMPController:comTMP|Clk0p5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:transmitBytePulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iTransmitByteAsynchronous"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPSynchronizeOnePulse:transmitReadyPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPTransmitter:spaceWireTransmitter|iSendStart"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEOPPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177443 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEOPOut"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Node: fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "Register fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPStatisticalInformationCount:spaceWireStatisticalInformationCount\|SpaceWireCODECIPSynchronizeOnePulse:receiveEEPPulse\|iLatchedAsynchronous is being clocked by fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561025177444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561025177444 "|fadc1440_top|fadccore:ACORE|BusController:comBCT|RMAPTargetIP:RMAPIP|SpaceWireCODECIP:spaceWireCODEC|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver|iReceiverEEPOut"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561025177800 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561025177810 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.571 ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " "   3.571 ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " "  25.000 ACORE\|DRS\|DRSA\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.571 ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " "   3.571 ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " "  25.000 ACORE\|DRS\|DRSB\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "1000.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  25.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  25.000 CGEN\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.571         DCOA " "   3.571         DCOA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.571         DCOB " "   3.571         DCOB" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000         FCOA " "  25.000         FCOA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000         FCOB " "  25.000         FCOB" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          OSC " " 100.000          OSC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 SGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.500 SGEN\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 SGEN\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 SGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.250 SGEN\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561025177810 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561025177810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179994 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179994 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_4) " "Automatically promoted node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179994 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_4) " "Automatically promoted node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_4) " "Automatically promoted node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 404 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 10573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 404 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSA\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 10573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 404 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 26392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/desconv_lvds_rx.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/desconv_lvds_rx.v" 404 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fadccore:ACORE\|ADCReceiver:DRS\|desconv:DRSB\|altlvds_rx:ALTLVDS_RX_component\|desconv_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 26392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179995 ""}  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|TMPController:comTMP\|Clk0p5  " "Automatically promoted node fadccore:ACORE\|TMPController:comTMP\|Clk0p5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fadccore:ACORE\|TMPController:comTMP\|Clk0p5~0 " "Destination node fadccore:ACORE\|TMPController:comTMP\|Clk0p5~0" {  } { { "User/TMP_Controller.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/TMP_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 58152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561025179996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561025179996 ""}  } { { "User/TMP_Controller.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/User/TMP_Controller.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 2469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut  " "Automatically promoted node fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~1 " "Destination node fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~1" {  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 55892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561025179996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561025179996 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 4609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|receiveNCharacterOut  " "Automatically promoted node fadccore:ACORE\|BusController:comBCT\|RMAPTargetIP:RMAPIP\|SpaceWireCODECIP:spaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|receiveNCharacterOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179996 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 4615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut  " "Automatically promoted node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~2 " "Destination node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~2" {  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 43061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561025179996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561025179996 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 13803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|receiveNCharacterOut  " "Automatically promoted node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port01\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|receiveNCharacterOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179996 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 13846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut  " "Automatically promoted node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~2 " "Destination node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~2" {  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 44151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561025179996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561025179996 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 12900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|receiveNCharacterOut  " "Automatically promoted node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port02\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|receiveNCharacterOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179997 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 12943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut  " "Automatically promoted node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561025179997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~2 " "Destination node SpaceWireRouterIP:RCORE\|SpaceWireRouterIPSpaceWirePort:port03\|SpaceWireCODECIP:SpaceWireCODEC\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut~2" {  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 53476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561025179997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561025179997 ""}  } { { "SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/SpW-RMAP/SpW-master/VHDL/SpaceWireCODECIPReceiverSynchronize.vhdl" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 0 { 0 ""} 0 11997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561025179997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561025183724 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561025183768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561025183771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561025183850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561025183975 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561025184066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561025184066 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561025184108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561025186320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 Block RAM " "Packed 68 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1561025186366 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561025186366 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|pll1 clk\[3\] ACLKA~output " "PLL \"clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"ACLKA~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP/clkgen.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/clkgen.vhd" 171 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 258 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1561025186991 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1 0 " "PLL \"swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1 driven by clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"swclkgen:SGEN\|altpll:altpll_component\|swclkgen_altpll:auto_generated\|pll1\" is driven by clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node clkgen:CGEN\|altpll:altpll_component\|clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP/swclkgen.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/swclkgen.vhd" 155 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 268 0 0 } } { "db/clkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/clkgen_altpll.v" 46 -1 0 } } { "IP/clkgen.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/clkgen.vhd" 171 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 258 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1561025187004 ""}  } { { "db/swclkgen_altpll.v" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/db/swclkgen_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP/swclkgen.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/IP/swclkgen.vhd" 155 0 0 } } { "fadc1440_top.vhd" "" { Text "C:/Users/ajimura/Documents/Elec-RD/fadc1440/fadc1440_top.vhd" 268 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1561025187004 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025189203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561025189266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561025192946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025201638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561025201985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561025268786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:07 " "Fitter placement operations ending: elapsed time is 00:01:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025268787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561025273697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/ajimura/Documents/Elec-RD/fadc1440/" { { 1 { 0 "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561025291234 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561025291234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025306943 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.62 " "Total time spent on timing analysis during the Fitter is 32.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561025307926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561025308205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561025310308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561025310320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561025313406 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561025318139 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561025321251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ajimura/Documents/Elec-RD/fadc1440/output_files/fadc1440_top.fit.smsg " "Generated suppressed messages file C:/Users/ajimura/Documents/Elec-RD/fadc1440/output_files/fadc1440_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561025323440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6066 " "Peak virtual memory: 6066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561025328124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 19:08:48 2019 " "Processing ended: Thu Jun 20 19:08:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561025328124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561025328124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:03 " "Total CPU time (on all processors): 00:05:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561025328124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561025328124 ""}
