
first-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b3c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08004cdc  08004cdc  00014cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e58  08004e58  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004e58  08004e58  00014e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e60  08004e60  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e60  08004e60  00014e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e64  08004e64  00014e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004e68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000078c  20000078  08004ee0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000804  08004ee0  00020804  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000204f0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033a1  00000000  00000000  00040598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  00043940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  000449a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019992  00000000  00000000  000458f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148ae  00000000  00000000  0005f282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009236e  00000000  00000000  00073b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00105e9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c98  00000000  00000000  00105ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004cc4 	.word	0x08004cc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08004cc4 	.word	0x08004cc4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 800058c:	2006      	movs	r0, #6
 800058e:	f000 fff6 	bl	800157e <HAL_NVIC_EnableIRQ>
}
 8000592:	bf00      	nop
 8000594:	bd80      	pop	{r7, pc}

08000596 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8000596:	b580      	push	{r7, lr}
 8000598:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 800059a:	2006      	movs	r0, #6
 800059c:	f000 fffd 	bl	800159a <HAL_NVIC_DisableIRQ>
}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	4b20      	ldr	r3, [pc, #128]	; (8000634 <HCI_TL_SPI_Init+0x90>)
 80005b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b4:	4a1f      	ldr	r2, [pc, #124]	; (8000634 <HCI_TL_SPI_Init+0x90>)
 80005b6:	f043 0301 	orr.w	r3, r3, #1
 80005ba:	6313      	str	r3, [r2, #48]	; 0x30
 80005bc:	4b1d      	ldr	r3, [pc, #116]	; (8000634 <HCI_TL_SPI_Init+0x90>)
 80005be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
 80005c6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80005c8:	2301      	movs	r3, #1
 80005ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80005d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80005d6:	f107 030c 	add.w	r3, r7, #12
 80005da:	4619      	mov	r1, r3
 80005dc:	4816      	ldr	r0, [pc, #88]	; (8000638 <HCI_TL_SPI_Init+0x94>)
 80005de:	f001 f849 	bl	8001674 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80005e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e8:	2301      	movs	r3, #1
 80005ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	4619      	mov	r1, r3
 80005fa:	480f      	ldr	r0, [pc, #60]	; (8000638 <HCI_TL_SPI_Init+0x94>)
 80005fc:	f001 f83a 	bl	8001674 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000600:	2302      	movs	r3, #2
 8000602:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000604:	2301      	movs	r3, #1
 8000606:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060c:	2300      	movs	r3, #0
 800060e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	4619      	mov	r1, r3
 8000616:	4808      	ldr	r0, [pc, #32]	; (8000638 <HCI_TL_SPI_Init+0x94>)
 8000618:	f001 f82c 	bl	8001674 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800061c:	2201      	movs	r2, #1
 800061e:	2102      	movs	r1, #2
 8000620:	4805      	ldr	r0, [pc, #20]	; (8000638 <HCI_TL_SPI_Init+0x94>)
 8000622:	f001 faa7 	bl	8001b74 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000626:	f000 fa25 	bl	8000a74 <BSP_SPI1_Init>
 800062a:	4603      	mov	r3, r0
}
 800062c:	4618      	mov	r0, r3
 800062e:	3720      	adds	r7, #32
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40023800 	.word	0x40023800
 8000638:	40020000 	.word	0x40020000

0800063c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000640:	2101      	movs	r1, #1
 8000642:	4807      	ldr	r0, [pc, #28]	; (8000660 <HCI_TL_SPI_DeInit+0x24>)
 8000644:	f001 f99a 	bl	800197c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000648:	2102      	movs	r1, #2
 800064a:	4805      	ldr	r0, [pc, #20]	; (8000660 <HCI_TL_SPI_DeInit+0x24>)
 800064c:	f001 f996 	bl	800197c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000650:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000654:	4802      	ldr	r0, [pc, #8]	; (8000660 <HCI_TL_SPI_DeInit+0x24>)
 8000656:	f001 f991 	bl	800197c <HAL_GPIO_DeInit>
  return 0;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40020000 	.word	0x40020000

08000664 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	2102      	movs	r1, #2
 800066c:	480b      	ldr	r0, [pc, #44]	; (800069c <HCI_TL_SPI_Reset+0x38>)
 800066e:	f001 fa81 	bl	8001b74 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000672:	2200      	movs	r2, #0
 8000674:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000678:	4808      	ldr	r0, [pc, #32]	; (800069c <HCI_TL_SPI_Reset+0x38>)
 800067a:	f001 fa7b 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800067e:	2005      	movs	r0, #5
 8000680:	f000 fe3e 	bl	8001300 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	f44f 7180 	mov.w	r1, #256	; 0x100
 800068a:	4804      	ldr	r0, [pc, #16]	; (800069c <HCI_TL_SPI_Reset+0x38>)
 800068c:	f001 fa72 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000690:	2005      	movs	r0, #5
 8000692:	f000 fe35 	bl	8001300 <HAL_Delay>
  return 0;
 8000696:	2300      	movs	r3, #0
}
 8000698:	4618      	mov	r0, r3
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40020000 	.word	0x40020000

080006a0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 80006b0:	2300      	movs	r3, #0
 80006b2:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80006b4:	4a30      	ldr	r2, [pc, #192]	; (8000778 <HCI_TL_SPI_Receive+0xd8>)
 80006b6:	f107 0310 	add.w	r3, r7, #16
 80006ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006be:	6018      	str	r0, [r3, #0]
 80006c0:	3304      	adds	r3, #4
 80006c2:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 80006c4:	f7ff ff67 	bl	8000596 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2102      	movs	r1, #2
 80006cc:	482b      	ldr	r0, [pc, #172]	; (800077c <HCI_TL_SPI_Receive+0xdc>)
 80006ce:	f001 fa51 	bl	8001b74 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80006d2:	f107 0108 	add.w	r1, r7, #8
 80006d6:	f107 0310 	add.w	r3, r7, #16
 80006da:	2205      	movs	r2, #5
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 f9f9 	bl	8000ad4 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80006e2:	7b3b      	ldrb	r3, [r7, #12]
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	7afb      	ldrb	r3, [r7, #11]
 80006ea:	b21b      	sxth	r3, r3
 80006ec:	4313      	orrs	r3, r2
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80006f2:	8bfb      	ldrh	r3, [r7, #30]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d01e      	beq.n	8000736 <HCI_TL_SPI_Receive+0x96>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 80006f8:	8bfa      	ldrh	r2, [r7, #30]
 80006fa:	887b      	ldrh	r3, [r7, #2]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	d901      	bls.n	8000704 <HCI_TL_SPI_Receive+0x64>
    {
      byte_count = size;
 8000700:	887b      	ldrh	r3, [r7, #2]
 8000702:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 8000704:	2300      	movs	r3, #0
 8000706:	777b      	strb	r3, [r7, #29]
 8000708:	e010      	b.n	800072c <HCI_TL_SPI_Receive+0x8c>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 800070a:	f107 0116 	add.w	r1, r7, #22
 800070e:	f107 0317 	add.w	r3, r7, #23
 8000712:	2201      	movs	r2, #1
 8000714:	4618      	mov	r0, r3
 8000716:	f000 f9dd 	bl	8000ad4 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 800071a:	7f7b      	ldrb	r3, [r7, #29]
 800071c:	687a      	ldr	r2, [r7, #4]
 800071e:	4413      	add	r3, r2
 8000720:	7dba      	ldrb	r2, [r7, #22]
 8000722:	b2d2      	uxtb	r2, r2
 8000724:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8000726:	7f7b      	ldrb	r3, [r7, #29]
 8000728:	3301      	adds	r3, #1
 800072a:	777b      	strb	r3, [r7, #29]
 800072c:	7f7b      	ldrb	r3, [r7, #29]
 800072e:	b29b      	uxth	r3, r3
 8000730:	8bfa      	ldrh	r2, [r7, #30]
 8000732:	429a      	cmp	r2, r3
 8000734:	d8e9      	bhi.n	800070a <HCI_TL_SPI_Receive+0x6a>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8000736:	f000 fdd7 	bl	80012e8 <HAL_GetTick>
 800073a:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800073c:	e006      	b.n	800074c <HCI_TL_SPI_Receive+0xac>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 800073e:	2101      	movs	r1, #1
 8000740:	480e      	ldr	r0, [pc, #56]	; (800077c <HCI_TL_SPI_Receive+0xdc>)
 8000742:	f001 f9ff 	bl	8001b44 <HAL_GPIO_ReadPin>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d008      	beq.n	800075e <HCI_TL_SPI_Receive+0xbe>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 800074c:	f000 fdcc 	bl	80012e8 <HAL_GetTick>
 8000750:	4602      	mov	r2, r0
 8000752:	69bb      	ldr	r3, [r7, #24]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800075a:	d3f0      	bcc.n	800073e <HCI_TL_SPI_Receive+0x9e>
 800075c:	e000      	b.n	8000760 <HCI_TL_SPI_Receive+0xc0>
      break;
 800075e:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000760:	f7ff ff12 	bl	8000588 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000764:	2201      	movs	r2, #1
 8000766:	2102      	movs	r1, #2
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <HCI_TL_SPI_Receive+0xdc>)
 800076a:	f001 fa03 	bl	8001b74 <HAL_GPIO_WritePin>

  return len;
 800076e:	7f7b      	ldrb	r3, [r7, #29]
}
 8000770:	4618      	mov	r0, r3
 8000772:	3720      	adds	r7, #32
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	08004cdc 	.word	0x08004cdc
 800077c:	40020000 	.word	0x40020000

08000780 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	460b      	mov	r3, r1
 800078a:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800078c:	4a3f      	ldr	r2, [pc, #252]	; (800088c <HCI_TL_SPI_Send+0x10c>)
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000796:	6018      	str	r0, [r3, #0]
 8000798:	3304      	adds	r3, #4
 800079a:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 800079c:	f000 fda4 	bl	80012e8 <HAL_GetTick>
 80007a0:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 80007a2:	f7ff fef8 	bl	8000596 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 80007a6:	f000 fd9f 	bl	80012e8 <HAL_GetTick>
 80007aa:	61f8      	str	r0, [r7, #28]

    result = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2102      	movs	r1, #2
 80007b4:	4836      	ldr	r0, [pc, #216]	; (8000890 <HCI_TL_SPI_Send+0x110>)
 80007b6:	f001 f9dd 	bl	8001b74 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 80007ba:	e00a      	b.n	80007d2 <HCI_TL_SPI_Send+0x52>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 80007bc:	f000 fd94 	bl	80012e8 <HAL_GetTick>
 80007c0:	4602      	mov	r2, r0
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	1ad3      	subs	r3, r2, r3
 80007c6:	2b0f      	cmp	r3, #15
 80007c8:	d903      	bls.n	80007d2 <HCI_TL_SPI_Send+0x52>
      {
        result = -3;
 80007ca:	f06f 0302 	mvn.w	r3, #2
 80007ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80007d0:	e004      	b.n	80007dc <HCI_TL_SPI_Send+0x5c>
    while(!IsDataAvailable())
 80007d2:	f000 f861 	bl	8000898 <IsDataAvailable>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d0ef      	beq.n	80007bc <HCI_TL_SPI_Send+0x3c>
      }
    }
    if(result == -3)
 80007dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007de:	f113 0f03 	cmn.w	r3, #3
 80007e2:	d105      	bne.n	80007f0 <HCI_TL_SPI_Send+0x70>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2102      	movs	r1, #2
 80007e8:	4829      	ldr	r0, [pc, #164]	; (8000890 <HCI_TL_SPI_Send+0x110>)
 80007ea:	f001 f9c3 	bl	8001b74 <HAL_GPIO_WritePin>
      break;
 80007ee:	e030      	b.n	8000852 <HCI_TL_SPI_Send+0xd2>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80007f0:	f107 010c 	add.w	r1, r7, #12
 80007f4:	f107 0314 	add.w	r3, r7, #20
 80007f8:	2205      	movs	r2, #5
 80007fa:	4618      	mov	r0, r3
 80007fc:	f000 f96a 	bl	8000ad4 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000800:	7bbb      	ldrb	r3, [r7, #14]
 8000802:	021b      	lsls	r3, r3, #8
 8000804:	b21a      	sxth	r2, r3
 8000806:	7b7b      	ldrb	r3, [r7, #13]
 8000808:	b21b      	sxth	r3, r3
 800080a:	4313      	orrs	r3, r2
 800080c:	b21b      	sxth	r3, r3
 800080e:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 8000810:	8b7a      	ldrh	r2, [r7, #26]
 8000812:	887b      	ldrh	r3, [r7, #2]
 8000814:	429a      	cmp	r2, r3
 8000816:	d306      	bcc.n	8000826 <HCI_TL_SPI_Send+0xa6>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000818:	887b      	ldrh	r3, [r7, #2]
 800081a:	461a      	mov	r2, r3
 800081c:	491d      	ldr	r1, [pc, #116]	; (8000894 <HCI_TL_SPI_Send+0x114>)
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f000 f958 	bl	8000ad4 <BSP_SPI1_SendRecv>
 8000824:	e002      	b.n	800082c <HCI_TL_SPI_Send+0xac>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8000826:	f06f 0301 	mvn.w	r3, #1
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800082c:	2201      	movs	r2, #1
 800082e:	2102      	movs	r1, #2
 8000830:	4817      	ldr	r0, [pc, #92]	; (8000890 <HCI_TL_SPI_Send+0x110>)
 8000832:	f001 f99f 	bl	8001b74 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000836:	f000 fd57 	bl	80012e8 <HAL_GetTick>
 800083a:	4602      	mov	r2, r0
 800083c:	6a3b      	ldr	r3, [r7, #32]
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	2b0f      	cmp	r3, #15
 8000842:	d903      	bls.n	800084c <HCI_TL_SPI_Send+0xcc>
    {
      result = -3;
 8000844:	f06f 0302 	mvn.w	r3, #2
 8000848:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800084a:	e002      	b.n	8000852 <HCI_TL_SPI_Send+0xd2>
    }
  } while(result < 0);
 800084c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800084e:	2b00      	cmp	r3, #0
 8000850:	dba9      	blt.n	80007a6 <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 8000852:	f000 fd49 	bl	80012e8 <HAL_GetTick>
 8000856:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000858:	e006      	b.n	8000868 <HCI_TL_SPI_Send+0xe8>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 800085a:	2101      	movs	r1, #1
 800085c:	480c      	ldr	r0, [pc, #48]	; (8000890 <HCI_TL_SPI_Send+0x110>)
 800085e:	f001 f971 	bl	8001b44 <HAL_GPIO_ReadPin>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d008      	beq.n	800087a <HCI_TL_SPI_Send+0xfa>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000868:	f000 fd3e 	bl	80012e8 <HAL_GetTick>
 800086c:	4602      	mov	r2, r0
 800086e:	6a3b      	ldr	r3, [r7, #32]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000876:	d3f0      	bcc.n	800085a <HCI_TL_SPI_Send+0xda>
 8000878:	e000      	b.n	800087c <HCI_TL_SPI_Send+0xfc>
      break;
 800087a:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 800087c:	f7ff fe84 	bl	8000588 <HCI_TL_SPI_Enable_IRQ>

  return result;
 8000880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8000882:	4618      	mov	r0, r3
 8000884:	3728      	adds	r7, #40	; 0x28
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	08004ce4 	.word	0x08004ce4
 8000890:	40020000 	.word	0x40020000
 8000894:	20000094 	.word	0x20000094

08000898 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 800089c:	2101      	movs	r1, #1
 800089e:	4805      	ldr	r0, [pc, #20]	; (80008b4 <IsDataAvailable+0x1c>)
 80008a0:	f001 f950 	bl	8001b44 <HAL_GPIO_ReadPin>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	bf0c      	ite	eq
 80008aa:	2301      	moveq	r3, #1
 80008ac:	2300      	movne	r3, #0
 80008ae:	b2db      	uxtb	r3, r3
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40020000 	.word	0x40020000

080008b8 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b088      	sub	sp, #32
 80008bc:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80008be:	4b13      	ldr	r3, [pc, #76]	; (800090c <hci_tl_lowlevel_init+0x54>)
 80008c0:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80008c2:	4b13      	ldr	r3, [pc, #76]	; (8000910 <hci_tl_lowlevel_init+0x58>)
 80008c4:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80008c6:	4b13      	ldr	r3, [pc, #76]	; (8000914 <hci_tl_lowlevel_init+0x5c>)
 80008c8:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80008ca:	4b13      	ldr	r3, [pc, #76]	; (8000918 <hci_tl_lowlevel_init+0x60>)
 80008cc:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80008ce:	4b13      	ldr	r3, [pc, #76]	; (800091c <hci_tl_lowlevel_init+0x64>)
 80008d0:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80008d2:	4b13      	ldr	r3, [pc, #76]	; (8000920 <hci_tl_lowlevel_init+0x68>)
 80008d4:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	4618      	mov	r0, r3
 80008da:	f002 ffbf 	bl	800385c <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80008de:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 80008e2:	4810      	ldr	r0, [pc, #64]	; (8000924 <hci_tl_lowlevel_init+0x6c>)
 80008e4:	f000 fe8d 	bl	8001602 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80008e8:	4a0f      	ldr	r2, [pc, #60]	; (8000928 <hci_tl_lowlevel_init+0x70>)
 80008ea:	2100      	movs	r1, #0
 80008ec:	480d      	ldr	r0, [pc, #52]	; (8000924 <hci_tl_lowlevel_init+0x6c>)
 80008ee:	f000 fe6e 	bl	80015ce <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2100      	movs	r1, #0
 80008f6:	2006      	movs	r0, #6
 80008f8:	f000 fe25 	bl	8001546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008fc:	2006      	movs	r0, #6
 80008fe:	f000 fe3e 	bl	800157e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8000902:	bf00      	nop
 8000904:	3720      	adds	r7, #32
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	080005a5 	.word	0x080005a5
 8000910:	0800063d 	.word	0x0800063d
 8000914:	08000781 	.word	0x08000781
 8000918:	080006a1 	.word	0x080006a1
 800091c:	08000665 	.word	0x08000665
 8000920:	08000b15 	.word	0x08000b15
 8000924:	2000073c 	.word	0x2000073c
 8000928:	0800092d 	.word	0x0800092d

0800092c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8000930:	e005      	b.n	800093e <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8000932:	2000      	movs	r0, #0
 8000934:	f003 f8cc 	bl	8003ad0 <hci_notify_asynch_evt>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d105      	bne.n	800094a <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800093e:	f7ff ffab 	bl	8000898 <IsDataAvailable>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d1f4      	bne.n	8000932 <hci_tl_lowlevel_isr+0x6>
 8000948:	e000      	b.n	800094c <hci_tl_lowlevel_isr+0x20>
    {
      return;
 800094a:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <bluenrg_init>:

#define BDADDR_SIZE		6

uint8_t  SERVER_BDARR[] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06};

void bluenrg_init(void){
 8000950:	b5b0      	push	{r4, r5, r7, lr}
 8000952:	b088      	sub	sp, #32
 8000954:	af02      	add	r7, sp, #8

	tBleStatus ret;
	uint8_t bdaddr[BDADDR_SIZE];
	const char *name = "Juan";
 8000956:	4b2c      	ldr	r3, [pc, #176]	; (8000a08 <bluenrg_init+0xb8>)
 8000958:	617b      	str	r3, [r7, #20]
	uint16_t service_handle, dev_name_char_handle, appearance_char_habdle;

	BLUENRG_memcpy(bdaddr, SERVER_BDARR, sizeof(SERVER_BDARR));
 800095a:	4a2c      	ldr	r2, [pc, #176]	; (8000a0c <bluenrg_init+0xbc>)
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000964:	6018      	str	r0, [r3, #0]
 8000966:	3304      	adds	r3, #4
 8000968:	8019      	strh	r1, [r3, #0]

	// Initialize HCI
	hci_init(NULL, NULL);
 800096a:	2100      	movs	r1, #0
 800096c:	2000      	movs	r0, #0
 800096e:	f002 ff33 	bl	80037d8 <hci_init>
	//Reset HCI
	hci_reset();
 8000972:	f002 fbd5 	bl	8003120 <hci_reset>
	HAL_Delay(100);
 8000976:	2064      	movs	r0, #100	; 0x64
 8000978:	f000 fcc2 	bl	8001300 <HAL_Delay>
	//Configure device address
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 800097c:	f107 030c 	add.w	r3, r7, #12
 8000980:	461a      	mov	r2, r3
 8000982:	2106      	movs	r1, #6
 8000984:	2000      	movs	r0, #0
 8000986:	f002 fe1c 	bl	80035c2 <aci_hal_write_config_data>
 800098a:	4603      	mov	r3, r0
 800098c:	74fb      	strb	r3, [r7, #19]
	if(ret != BLE_STATUS_SUCCESS){
 800098e:	7cfb      	ldrb	r3, [r7, #19]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <bluenrg_init+0x4a>
		printf("aci_hal_write_config_data : FAILED \n\r");
 8000994:	481e      	ldr	r0, [pc, #120]	; (8000a10 <bluenrg_init+0xc0>)
 8000996:	f003 fa3f 	bl	8003e18 <iprintf>
	}
	//Initialize GATT server
	ret = aci_gatt_init();
 800099a:	f002 fd5a 	bl	8003452 <aci_gatt_init>
 800099e:	4603      	mov	r3, r0
 80009a0:	74fb      	strb	r3, [r7, #19]
	if(ret != BLE_STATUS_SUCCESS){
 80009a2:	7cfb      	ldrb	r3, [r7, #19]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d002      	beq.n	80009ae <bluenrg_init+0x5e>
		printf("aci_gatt_init : FAILED \n\r");
 80009a8:	481a      	ldr	r0, [pc, #104]	; (8000a14 <bluenrg_init+0xc4>)
 80009aa:	f003 fa35 	bl	8003e18 <iprintf>
	}
	//Initialize GAP service
	ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0, 0x07,  &service_handle, &dev_name_char_handle, &appearance_char_habdle);
 80009ae:	f107 020a 	add.w	r2, r7, #10
 80009b2:	1dbb      	adds	r3, r7, #6
 80009b4:	9301      	str	r3, [sp, #4]
 80009b6:	f107 0308 	add.w	r3, r7, #8
 80009ba:	9300      	str	r3, [sp, #0]
 80009bc:	4613      	mov	r3, r2
 80009be:	2207      	movs	r2, #7
 80009c0:	2100      	movs	r1, #0
 80009c2:	2001      	movs	r0, #1
 80009c4:	f002 fcba 	bl	800333c <aci_gap_init>
 80009c8:	4603      	mov	r3, r0
 80009ca:	74fb      	strb	r3, [r7, #19]
	if(ret != BLE_STATUS_SUCCESS){
 80009cc:	7cfb      	ldrb	r3, [r7, #19]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d002      	beq.n	80009d8 <bluenrg_init+0x88>
		printf("aci_gap_init : FAILED \n\r");
 80009d2:	4811      	ldr	r0, [pc, #68]	; (8000a18 <bluenrg_init+0xc8>)
 80009d4:	f003 fa20 	bl	8003e18 <iprintf>
	}
	//Update device name characteristic
	aci_gatt_update_char_value(&service_handle, &dev_name_char_handle, 0, strlen(name), (uint8_t*)name);
 80009d8:	f107 030a 	add.w	r3, r7, #10
 80009dc:	b29c      	uxth	r4, r3
 80009de:	f107 0308 	add.w	r3, r7, #8
 80009e2:	b29d      	uxth	r5, r3
 80009e4:	6978      	ldr	r0, [r7, #20]
 80009e6:	f7ff fbfb 	bl	80001e0 <strlen>
 80009ea:	4603      	mov	r3, r0
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	4613      	mov	r3, r2
 80009f4:	2200      	movs	r2, #0
 80009f6:	4629      	mov	r1, r5
 80009f8:	4620      	mov	r0, r4
 80009fa:	f002 fd54 	bl	80034a6 <aci_gatt_update_char_value>
}
 80009fe:	bf00      	nop
 8000a00:	3718      	adds	r7, #24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bdb0      	pop	{r4, r5, r7, pc}
 8000a06:	bf00      	nop
 8000a08:	08004cec 	.word	0x08004cec
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	08004cf4 	.word	0x08004cf4
 8000a14:	08004d1c 	.word	0x08004d1c
 8000a18:	08004d38 	.word	0x08004d38

08000a1c <bluenrg_process>:

void bluenrg_process(void){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08c      	sub	sp, #48	; 0x30
 8000a20:	af08      	add	r7, sp, #32

	tBleStatus ret;

	uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'B', 'L','E', '-', 'J', 'U', 'A', 'N'};
 8000a22:	4a12      	ldr	r2, [pc, #72]	; (8000a6c <bluenrg_process+0x50>)
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a28:	c303      	stmia	r3!, {r0, r1}
 8000a2a:	701a      	strb	r2, [r3, #0]

	//Set device in General Discoverable Mode
	ret = aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR, NO_WHITE_LIST_USE, sizeof(local_name), local_name, 0, NULL, 0, 0);
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	9306      	str	r3, [sp, #24]
 8000a30:	2300      	movs	r3, #0
 8000a32:	9305      	str	r3, [sp, #20]
 8000a34:	2300      	movs	r3, #0
 8000a36:	9304      	str	r3, [sp, #16]
 8000a38:	2300      	movs	r3, #0
 8000a3a:	9303      	str	r3, [sp, #12]
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	9302      	str	r3, [sp, #8]
 8000a40:	2309      	movs	r3, #9
 8000a42:	9301      	str	r3, [sp, #4]
 8000a44:	2300      	movs	r3, #0
 8000a46:	9300      	str	r3, [sp, #0]
 8000a48:	2300      	movs	r3, #0
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f002 fb8f 	bl	8003172 <aci_gap_set_discoverable>
 8000a54:	4603      	mov	r3, r0
 8000a56:	73fb      	strb	r3, [r7, #15]
	if(ret != BLE_STATUS_SUCCESS){
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d002      	beq.n	8000a64 <bluenrg_process+0x48>
		printf("aci_gap_set_discoverable : FAILED \n\r");
 8000a5e:	4804      	ldr	r0, [pc, #16]	; (8000a70 <bluenrg_process+0x54>)
 8000a60:	f003 f9da 	bl	8003e18 <iprintf>
	}
}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	08004d7c 	.word	0x08004d7c
 8000a70:	08004d54 	.word	0x08004d54

08000a74 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000a7e:	4b12      	ldr	r3, [pc, #72]	; (8000ac8 <BSP_SPI1_Init+0x54>)
 8000a80:	4a12      	ldr	r2, [pc, #72]	; (8000acc <BSP_SPI1_Init+0x58>)
 8000a82:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <BSP_SPI1_Init+0x5c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	1c5a      	adds	r2, r3, #1
 8000a8a:	4911      	ldr	r1, [pc, #68]	; (8000ad0 <BSP_SPI1_Init+0x5c>)
 8000a8c:	600a      	str	r2, [r1, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d114      	bne.n	8000abc <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000a92:	480d      	ldr	r0, [pc, #52]	; (8000ac8 <BSP_SPI1_Init+0x54>)
 8000a94:	f001 ff55 	bl	8002942 <HAL_SPI_GetState>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d10e      	bne.n	8000abc <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000a9e:	480a      	ldr	r0, [pc, #40]	; (8000ac8 <BSP_SPI1_Init+0x54>)
 8000aa0:	f000 f87c 	bl	8000b9c <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d108      	bne.n	8000abc <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000aaa:	4807      	ldr	r0, [pc, #28]	; (8000ac8 <BSP_SPI1_Init+0x54>)
 8000aac:	f000 f83a 	bl	8000b24 <MX_SPI1_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d002      	beq.n	8000abc <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000ab6:	f06f 0307 	mvn.w	r3, #7
 8000aba:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000abc:	687b      	ldr	r3, [r7, #4]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000744 	.word	0x20000744
 8000acc:	40013000 	.word	0x40013000
 8000ad0:	20000194 	.word	0x20000194

08000ad4 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af02      	add	r7, sp, #8
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8000ae6:	88fb      	ldrh	r3, [r7, #6]
 8000ae8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000aec:	9200      	str	r2, [sp, #0]
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	68f9      	ldr	r1, [r7, #12]
 8000af2:	4807      	ldr	r0, [pc, #28]	; (8000b10 <BSP_SPI1_SendRecv+0x3c>)
 8000af4:	f001 fd83 	bl	80025fe <HAL_SPI_TransmitReceive>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d002      	beq.n	8000b04 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8000afe:	f06f 0305 	mvn.w	r3, #5
 8000b02:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8000b04:	697b      	ldr	r3, [r7, #20]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000744 	.word	0x20000744

08000b14 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000b18:	f000 fbe6 	bl	80012e8 <HAL_GetTick>
 8000b1c:	4603      	mov	r3, r0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a19      	ldr	r2, [pc, #100]	; (8000b98 <MX_SPI1_Init+0x74>)
 8000b34:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b3c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2201      	movs	r2, #1
 8000b54:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b5c:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2228      	movs	r2, #40	; 0x28
 8000b62:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2200      	movs	r2, #0
 8000b68:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2200      	movs	r2, #0
 8000b74:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	220a      	movs	r2, #10
 8000b7a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f001 fcab 	bl	80024d8 <HAL_SPI_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40013000 	.word	0x40013000

08000b9c <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	; 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	4b2d      	ldr	r3, [pc, #180]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bac:	4a2c      	ldr	r2, [pc, #176]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000bae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bb2:	6453      	str	r3, [r2, #68]	; 0x44
 8000bb4:	4b2a      	ldr	r3, [pc, #168]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	4b26      	ldr	r3, [pc, #152]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc8:	4a25      	ldr	r2, [pc, #148]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd0:	4b23      	ldr	r3, [pc, #140]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	4b1f      	ldr	r3, [pc, #124]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be4:	4a1e      	ldr	r2, [pc, #120]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000be6:	f043 0302 	orr.w	r3, r3, #2
 8000bea:	6313      	str	r3, [r2, #48]	; 0x30
 8000bec:	4b1c      	ldr	r3, [pc, #112]	; (8000c60 <SPI1_MspInit+0xc4>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	f003 0302 	and.w	r3, r3, #2
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000bf8:	2340      	movs	r3, #64	; 0x40
 8000bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c04:	2303      	movs	r3, #3
 8000c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000c08:	2305      	movs	r3, #5
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4619      	mov	r1, r3
 8000c12:	4814      	ldr	r0, [pc, #80]	; (8000c64 <SPI1_MspInit+0xc8>)
 8000c14:	f000 fd2e 	bl	8001674 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c24:	2303      	movs	r3, #3
 8000c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000c28:	2305      	movs	r3, #5
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4619      	mov	r1, r3
 8000c32:	480c      	ldr	r0, [pc, #48]	; (8000c64 <SPI1_MspInit+0xc8>)
 8000c34:	f000 fd1e 	bl	8001674 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000c38:	2308      	movs	r3, #8
 8000c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c44:	2303      	movs	r3, #3
 8000c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000c48:	2305      	movs	r3, #5
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	4805      	ldr	r0, [pc, #20]	; (8000c68 <SPI1_MspInit+0xcc>)
 8000c54:	f000 fd0e 	bl	8001674 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	3728      	adds	r7, #40	; 0x28
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40023800 	.word	0x40023800
 8000c64:	40020000 	.word	0x40020000
 8000c68:	40020400 	.word	0x40020400

08000c6c <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 8000c74:	1d39      	adds	r1, r7, #4
 8000c76:	230a      	movs	r3, #10
 8000c78:	2201      	movs	r2, #1
 8000c7a:	4804      	ldr	r0, [pc, #16]	; (8000c8c <__io_putchar+0x20>)
 8000c7c:	f001 ff87 	bl	8002b8e <HAL_UART_Transmit>

	return ch;
 8000c80:	687b      	ldr	r3, [r7, #4]
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	2000079c 	.word	0x2000079c

08000c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c94:	f000 fac2 	bl	800121c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c98:	f000 f80e 	bl	8000cb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c9c:	f000 f89e 	bl	8000ddc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ca0:	f000 f872 	bl	8000d88 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //1 Enable BLE module
  bluenrg_init();
 8000ca4:	f7ff fe54 	bl	8000950 <bluenrg_init>
  printf("Initialization successful...\n\r");
 8000ca8:	4802      	ldr	r0, [pc, #8]	; (8000cb4 <main+0x24>)
 8000caa:	f003 f8b5 	bl	8003e18 <iprintf>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //2. Process BLE
	  bluenrg_process();
 8000cae:	f7ff feb5 	bl	8000a1c <bluenrg_process>
 8000cb2:	e7fc      	b.n	8000cae <main+0x1e>
 8000cb4:	08004d88 	.word	0x08004d88

08000cb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b094      	sub	sp, #80	; 0x50
 8000cbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cbe:	f107 0320 	add.w	r3, r7, #32
 8000cc2:	2230      	movs	r2, #48	; 0x30
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f003 f89e 	bl	8003e08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	4b27      	ldr	r3, [pc, #156]	; (8000d80 <SystemClock_Config+0xc8>)
 8000ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce4:	4a26      	ldr	r2, [pc, #152]	; (8000d80 <SystemClock_Config+0xc8>)
 8000ce6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cea:	6413      	str	r3, [r2, #64]	; 0x40
 8000cec:	4b24      	ldr	r3, [pc, #144]	; (8000d80 <SystemClock_Config+0xc8>)
 8000cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	4b21      	ldr	r3, [pc, #132]	; (8000d84 <SystemClock_Config+0xcc>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a20      	ldr	r2, [pc, #128]	; (8000d84 <SystemClock_Config+0xcc>)
 8000d02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	4b1e      	ldr	r3, [pc, #120]	; (8000d84 <SystemClock_Config+0xcc>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d10:	607b      	str	r3, [r7, #4]
 8000d12:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d14:	2302      	movs	r3, #2
 8000d16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d1c:	2310      	movs	r3, #16
 8000d1e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d20:	2302      	movs	r3, #2
 8000d22:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d24:	2300      	movs	r3, #0
 8000d26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d28:	2308      	movs	r3, #8
 8000d2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000d2c:	2340      	movs	r3, #64	; 0x40
 8000d2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d30:	2302      	movs	r3, #2
 8000d32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d34:	2304      	movs	r3, #4
 8000d36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d38:	f107 0320 	add.w	r3, r7, #32
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 ff57 	bl	8001bf0 <HAL_RCC_OscConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d48:	f000 f8d6 	bl	8000ef8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d50:	2302      	movs	r3, #2
 8000d52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d62:	f107 030c 	add.w	r3, r7, #12
 8000d66:	2102      	movs	r1, #2
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f001 f9b9 	bl	80020e0 <HAL_RCC_ClockConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d74:	f000 f8c0 	bl	8000ef8 <Error_Handler>
  }
}
 8000d78:	bf00      	nop
 8000d7a:	3750      	adds	r7, #80	; 0x50
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40023800 	.word	0x40023800
 8000d84:	40007000 	.word	0x40007000

08000d88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <MX_USART2_UART_Init+0x50>)
 8000d90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d92:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000d94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dac:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000dae:	220c      	movs	r2, #12
 8000db0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db2:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <MX_USART2_UART_Init+0x4c>)
 8000dc0:	f001 fe98 	bl	8002af4 <HAL_UART_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dca:	f000 f895 	bl	8000ef8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	2000079c 	.word	0x2000079c
 8000dd8:	40004400 	.word	0x40004400

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	; 0x28
 8000de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	4b3d      	ldr	r3, [pc, #244]	; (8000eec <MX_GPIO_Init+0x110>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a3c      	ldr	r2, [pc, #240]	; (8000eec <MX_GPIO_Init+0x110>)
 8000dfc:	f043 0304 	orr.w	r3, r3, #4
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b3a      	ldr	r3, [pc, #232]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0304 	and.w	r3, r3, #4
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b36      	ldr	r3, [pc, #216]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	4a35      	ldr	r2, [pc, #212]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e1e:	4b33      	ldr	r3, [pc, #204]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	4b2f      	ldr	r3, [pc, #188]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	4a2e      	ldr	r2, [pc, #184]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3a:	4b2c      	ldr	r3, [pc, #176]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	4b28      	ldr	r3, [pc, #160]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	4a27      	ldr	r2, [pc, #156]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e50:	f043 0302 	orr.w	r3, r3, #2
 8000e54:	6313      	str	r3, [r2, #48]	; 0x30
 8000e56:	4b25      	ldr	r3, [pc, #148]	; (8000eec <MX_GPIO_Init+0x110>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5a:	f003 0302 	and.w	r3, r3, #2
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7191 	mov.w	r1, #290	; 0x122
 8000e68:	4821      	ldr	r0, [pc, #132]	; (8000ef0 <MX_GPIO_Init+0x114>)
 8000e6a:	f000 fe83 	bl	8001b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e74:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	4619      	mov	r1, r3
 8000e84:	481b      	ldr	r0, [pc, #108]	; (8000ef4 <MX_GPIO_Init+0x118>)
 8000e86:	f000 fbf5 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e8e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4814      	ldr	r0, [pc, #80]	; (8000ef0 <MX_GPIO_Init+0x114>)
 8000ea0:	f000 fbe8 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA5 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8;
 8000ea4:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb6:	f107 0314 	add.w	r3, r7, #20
 8000eba:	4619      	mov	r1, r3
 8000ebc:	480c      	ldr	r0, [pc, #48]	; (8000ef0 <MX_GPIO_Init+0x114>)
 8000ebe:	f000 fbd9 	bl	8001674 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	2006      	movs	r0, #6
 8000ec8:	f000 fb3d 	bl	8001546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000ecc:	2006      	movs	r0, #6
 8000ece:	f000 fb56 	bl	800157e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	2028      	movs	r0, #40	; 0x28
 8000ed8:	f000 fb35 	bl	8001546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000edc:	2028      	movs	r0, #40	; 0x28
 8000ede:	f000 fb4e 	bl	800157e <HAL_NVIC_EnableIRQ>

}
 8000ee2:	bf00      	nop
 8000ee4:	3728      	adds	r7, #40	; 0x28
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40020000 	.word	0x40020000
 8000ef4:	40020800 	.word	0x40020800

08000ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000efc:	b672      	cpsid	i
}
 8000efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <Error_Handler+0x8>
	...

08000f04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <HAL_MspInit+0x4c>)
 8000f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f12:	4a0f      	ldr	r2, [pc, #60]	; (8000f50 <HAL_MspInit+0x4c>)
 8000f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f18:	6453      	str	r3, [r2, #68]	; 0x44
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <HAL_MspInit+0x4c>)
 8000f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	603b      	str	r3, [r7, #0]
 8000f2a:	4b09      	ldr	r3, [pc, #36]	; (8000f50 <HAL_MspInit+0x4c>)
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2e:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <HAL_MspInit+0x4c>)
 8000f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f34:	6413      	str	r3, [r2, #64]	; 0x40
 8000f36:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <HAL_MspInit+0x4c>)
 8000f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40023800 	.word	0x40023800

08000f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	; 0x28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a19      	ldr	r2, [pc, #100]	; (8000fd8 <HAL_UART_MspInit+0x84>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d12b      	bne.n	8000fce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	613b      	str	r3, [r7, #16]
 8000f7a:	4b18      	ldr	r3, [pc, #96]	; (8000fdc <HAL_UART_MspInit+0x88>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	4a17      	ldr	r2, [pc, #92]	; (8000fdc <HAL_UART_MspInit+0x88>)
 8000f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f84:	6413      	str	r3, [r2, #64]	; 0x40
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <HAL_UART_MspInit+0x88>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f8e:	613b      	str	r3, [r7, #16]
 8000f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <HAL_UART_MspInit+0x88>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a10      	ldr	r2, [pc, #64]	; (8000fdc <HAL_UART_MspInit+0x88>)
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	; (8000fdc <HAL_UART_MspInit+0x88>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fae:	230c      	movs	r3, #12
 8000fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fbe:	2307      	movs	r3, #7
 8000fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc2:	f107 0314 	add.w	r3, r7, #20
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4805      	ldr	r0, [pc, #20]	; (8000fe0 <HAL_UART_MspInit+0x8c>)
 8000fca:	f000 fb53 	bl	8001674 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fce:	bf00      	nop
 8000fd0:	3728      	adds	r7, #40	; 0x28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40004400 	.word	0x40004400
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	40020000 	.word	0x40020000

08000fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fe8:	e7fe      	b.n	8000fe8 <NMI_Handler+0x4>

08000fea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fea:	b480      	push	{r7}
 8000fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fee:	e7fe      	b.n	8000fee <HardFault_Handler+0x4>

08000ff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff4:	e7fe      	b.n	8000ff4 <MemManage_Handler+0x4>

08000ff6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ffa:	e7fe      	b.n	8000ffa <BusFault_Handler+0x4>

08000ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001000:	e7fe      	b.n	8001000 <UsageFault_Handler+0x4>

08001002 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800101e:	b480      	push	{r7}
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001030:	f000 f946 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}

08001038 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <EXTI0_IRQHandler+0x10>)
 800103e:	f000 faf5 	bl	800162c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000073c 	.word	0x2000073c

0800104c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001050:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001054:	f000 fda8 	bl	8001ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}

0800105c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
 800106c:	e00a      	b.n	8001084 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800106e:	f3af 8000 	nop.w
 8001072:	4601      	mov	r1, r0
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	1c5a      	adds	r2, r3, #1
 8001078:	60ba      	str	r2, [r7, #8]
 800107a:	b2ca      	uxtb	r2, r1
 800107c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3301      	adds	r3, #1
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	429a      	cmp	r2, r3
 800108a:	dbf0      	blt.n	800106e <_read+0x12>
	}

return len;
 800108c:	687b      	ldr	r3, [r7, #4]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b086      	sub	sp, #24
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
 80010a6:	e009      	b.n	80010bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	60ba      	str	r2, [r7, #8]
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fddb 	bl	8000c6c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	697a      	ldr	r2, [r7, #20]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	dbf1      	blt.n	80010a8 <_write+0x12>
	}
	return len;
 80010c4:	687b      	ldr	r3, [r7, #4]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <_close>:

int _close(int file)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
	return -1;
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010da:	4618      	mov	r0, r3
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
 80010ee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010f6:	605a      	str	r2, [r3, #4]
	return 0;
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <_isatty>:

int _isatty(int file)
{
 8001106:	b480      	push	{r7}
 8001108:	b083      	sub	sp, #12
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
	return 1;
 800110e:	2301      	movs	r3, #1
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
	return 0;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3714      	adds	r7, #20
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001140:	4a14      	ldr	r2, [pc, #80]	; (8001194 <_sbrk+0x5c>)
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <_sbrk+0x60>)
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <_sbrk+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <_sbrk+0x64>)
 8001156:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <_sbrk+0x68>)
 8001158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	429a      	cmp	r2, r3
 8001166:	d207      	bcs.n	8001178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001168:	f002 fe16 	bl	8003d98 <__errno>
 800116c:	4603      	mov	r3, r0
 800116e:	220c      	movs	r2, #12
 8001170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	e009      	b.n	800118c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001178:	4b08      	ldr	r3, [pc, #32]	; (800119c <_sbrk+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117e:	4b07      	ldr	r3, [pc, #28]	; (800119c <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	4a05      	ldr	r2, [pc, #20]	; (800119c <_sbrk+0x64>)
 8001188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118a:	68fb      	ldr	r3, [r7, #12]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20020000 	.word	0x20020000
 8001198:	00000400 	.word	0x00000400
 800119c:	20000198 	.word	0x20000198
 80011a0:	20000808 	.word	0x20000808

080011a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <SystemInit+0x20>)
 80011aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ae:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <SystemInit+0x20>)
 80011b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001200 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ce:	490e      	ldr	r1, [pc, #56]	; (8001208 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011d0:	4a0e      	ldr	r2, [pc, #56]	; (800120c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d4:	e002      	b.n	80011dc <LoopCopyDataInit>

080011d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011da:	3304      	adds	r3, #4

080011dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e0:	d3f9      	bcc.n	80011d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011e4:	4c0b      	ldr	r4, [pc, #44]	; (8001214 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e8:	e001      	b.n	80011ee <LoopFillZerobss>

080011ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ec:	3204      	adds	r2, #4

080011ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f0:	d3fb      	bcc.n	80011ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011f2:	f7ff ffd7 	bl	80011a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011f6:	f002 fdd5 	bl	8003da4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fa:	f7ff fd49 	bl	8000c90 <main>
  bx  lr    
 80011fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001200:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001208:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800120c:	08004e68 	.word	0x08004e68
  ldr r2, =_sbss
 8001210:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001214:	20000804 	.word	0x20000804

08001218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001218:	e7fe      	b.n	8001218 <ADC_IRQHandler>
	...

0800121c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001220:	4b0e      	ldr	r3, [pc, #56]	; (800125c <HAL_Init+0x40>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a0d      	ldr	r2, [pc, #52]	; (800125c <HAL_Init+0x40>)
 8001226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800122a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800122c:	4b0b      	ldr	r3, [pc, #44]	; (800125c <HAL_Init+0x40>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0a      	ldr	r2, [pc, #40]	; (800125c <HAL_Init+0x40>)
 8001232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <HAL_Init+0x40>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a07      	ldr	r2, [pc, #28]	; (800125c <HAL_Init+0x40>)
 800123e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001244:	2003      	movs	r0, #3
 8001246:	f000 f973 	bl	8001530 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800124a:	200f      	movs	r0, #15
 800124c:	f000 f808 	bl	8001260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001250:	f7ff fe58 	bl	8000f04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023c00 	.word	0x40023c00

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <HAL_InitTick+0x54>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <HAL_InitTick+0x58>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001276:	fbb3 f3f1 	udiv	r3, r3, r1
 800127a:	fbb2 f3f3 	udiv	r3, r2, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f999 	bl	80015b6 <HAL_SYSTICK_Config>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e00e      	b.n	80012ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d80a      	bhi.n	80012aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001294:	2200      	movs	r2, #0
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	f04f 30ff 	mov.w	r0, #4294967295
 800129c:	f000 f953 	bl	8001546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4a06      	ldr	r2, [pc, #24]	; (80012bc <HAL_InitTick+0x5c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000008 	.word	0x20000008
 80012b8:	20000010 	.word	0x20000010
 80012bc:	2000000c 	.word	0x2000000c

080012c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <HAL_IncTick+0x20>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HAL_IncTick+0x24>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <HAL_IncTick+0x24>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000010 	.word	0x20000010
 80012e4:	200007e0 	.word	0x200007e0

080012e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return uwTick;
 80012ec:	4b03      	ldr	r3, [pc, #12]	; (80012fc <HAL_GetTick+0x14>)
 80012ee:	681b      	ldr	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	200007e0 	.word	0x200007e0

08001300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001308:	f7ff ffee 	bl	80012e8 <HAL_GetTick>
 800130c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001318:	d005      	beq.n	8001326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <HAL_Delay+0x44>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	461a      	mov	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4413      	add	r3, r2
 8001324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001326:	bf00      	nop
 8001328:	f7ff ffde 	bl	80012e8 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	429a      	cmp	r2, r3
 8001336:	d8f7      	bhi.n	8001328 <HAL_Delay+0x28>
  {
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000010 	.word	0x20000010

08001348 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001358:	4b0c      	ldr	r3, [pc, #48]	; (800138c <__NVIC_SetPriorityGrouping+0x44>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001364:	4013      	ands	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001370:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001374:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137a:	4a04      	ldr	r2, [pc, #16]	; (800138c <__NVIC_SetPriorityGrouping+0x44>)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	60d3      	str	r3, [r2, #12]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001394:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	0a1b      	lsrs	r3, r3, #8
 800139a:	f003 0307 	and.w	r3, r3, #7
}
 800139e:	4618      	mov	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	db0b      	blt.n	80013d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	f003 021f 	and.w	r2, r3, #31
 80013c4:	4907      	ldr	r1, [pc, #28]	; (80013e4 <__NVIC_EnableIRQ+0x38>)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	095b      	lsrs	r3, r3, #5
 80013cc:	2001      	movs	r0, #1
 80013ce:	fa00 f202 	lsl.w	r2, r0, r2
 80013d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000e100 	.word	0xe000e100

080013e8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	db12      	blt.n	8001420 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	f003 021f 	and.w	r2, r3, #31
 8001400:	490a      	ldr	r1, [pc, #40]	; (800142c <__NVIC_DisableIRQ+0x44>)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	095b      	lsrs	r3, r3, #5
 8001408:	2001      	movs	r0, #1
 800140a:	fa00 f202 	lsl.w	r2, r0, r2
 800140e:	3320      	adds	r3, #32
 8001410:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001414:	f3bf 8f4f 	dsb	sy
}
 8001418:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800141a:	f3bf 8f6f 	isb	sy
}
 800141e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000e100 	.word	0xe000e100

08001430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800143c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001440:	2b00      	cmp	r3, #0
 8001442:	db0a      	blt.n	800145a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	b2da      	uxtb	r2, r3
 8001448:	490c      	ldr	r1, [pc, #48]	; (800147c <__NVIC_SetPriority+0x4c>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	0112      	lsls	r2, r2, #4
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	440b      	add	r3, r1
 8001454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001458:	e00a      	b.n	8001470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4908      	ldr	r1, [pc, #32]	; (8001480 <__NVIC_SetPriority+0x50>)
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	f003 030f 	and.w	r3, r3, #15
 8001466:	3b04      	subs	r3, #4
 8001468:	0112      	lsls	r2, r2, #4
 800146a:	b2d2      	uxtb	r2, r2
 800146c:	440b      	add	r3, r1
 800146e:	761a      	strb	r2, [r3, #24]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000e100 	.word	0xe000e100
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001484:	b480      	push	{r7}
 8001486:	b089      	sub	sp, #36	; 0x24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	f1c3 0307 	rsb	r3, r3, #7
 800149e:	2b04      	cmp	r3, #4
 80014a0:	bf28      	it	cs
 80014a2:	2304      	movcs	r3, #4
 80014a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3304      	adds	r3, #4
 80014aa:	2b06      	cmp	r3, #6
 80014ac:	d902      	bls.n	80014b4 <NVIC_EncodePriority+0x30>
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3b03      	subs	r3, #3
 80014b2:	e000      	b.n	80014b6 <NVIC_EncodePriority+0x32>
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	f04f 32ff 	mov.w	r2, #4294967295
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43da      	mvns	r2, r3
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	401a      	ands	r2, r3
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014cc:	f04f 31ff 	mov.w	r1, #4294967295
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	fa01 f303 	lsl.w	r3, r1, r3
 80014d6:	43d9      	mvns	r1, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	4313      	orrs	r3, r2
         );
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3724      	adds	r7, #36	; 0x24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
	...

080014ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014fc:	d301      	bcc.n	8001502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014fe:	2301      	movs	r3, #1
 8001500:	e00f      	b.n	8001522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001502:	4a0a      	ldr	r2, [pc, #40]	; (800152c <SysTick_Config+0x40>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3b01      	subs	r3, #1
 8001508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150a:	210f      	movs	r1, #15
 800150c:	f04f 30ff 	mov.w	r0, #4294967295
 8001510:	f7ff ff8e 	bl	8001430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <SysTick_Config+0x40>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151a:	4b04      	ldr	r3, [pc, #16]	; (800152c <SysTick_Config+0x40>)
 800151c:	2207      	movs	r2, #7
 800151e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	e000e010 	.word	0xe000e010

08001530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff05 	bl	8001348 <__NVIC_SetPriorityGrouping>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001558:	f7ff ff1a 	bl	8001390 <__NVIC_GetPriorityGrouping>
 800155c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	6978      	ldr	r0, [r7, #20]
 8001564:	f7ff ff8e 	bl	8001484 <NVIC_EncodePriority>
 8001568:	4602      	mov	r2, r0
 800156a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff5d 	bl	8001430 <__NVIC_SetPriority>
}
 8001576:	bf00      	nop
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff0d 	bl	80013ac <__NVIC_EnableIRQ>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff1d 	bl	80013e8 <__NVIC_DisableIRQ>
}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff94 	bl	80014ec <SysTick_Config>
 80015c4:	4603      	mov	r3, r0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80015ce:	b480      	push	{r7}
 80015d0:	b087      	sub	sp, #28
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	60f8      	str	r0, [r7, #12]
 80015d6:	460b      	mov	r3, r1
 80015d8:	607a      	str	r2, [r7, #4]
 80015da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d103      	bne.n	80015ee <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	605a      	str	r2, [r3, #4]
      break;
 80015ec:	e002      	b.n	80015f4 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]
      break;
 80015f2:	bf00      	nop
  }

  return status;
 80015f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	371c      	adds	r7, #28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
 800160a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e003      	b.n	800161e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800161c:	2300      	movs	r3, #0
  }
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
	...

0800162c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 031f 	and.w	r3, r3, #31
 800163c:	2201      	movs	r2, #1
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8001644:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <HAL_EXTI_IRQHandler+0x44>)
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	4013      	ands	r3, r2
 800164c:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d009      	beq.n	8001668 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8001654:	4a06      	ldr	r2, [pc, #24]	; (8001670 <HAL_EXTI_IRQHandler+0x44>)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d002      	beq.n	8001668 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	4798      	blx	r3
    }
  }
}
 8001668:	bf00      	nop
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40013c00 	.word	0x40013c00

08001674 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	; 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001686:	2300      	movs	r3, #0
 8001688:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800168a:	2300      	movs	r3, #0
 800168c:	61fb      	str	r3, [r7, #28]
 800168e:	e159      	b.n	8001944 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001690:	2201      	movs	r2, #1
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	4013      	ands	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	f040 8148 	bne.w	800193e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d005      	beq.n	80016c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d130      	bne.n	8001728 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	2203      	movs	r2, #3
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	43db      	mvns	r3, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4013      	ands	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	68da      	ldr	r2, [r3, #12]
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016fc:	2201      	movs	r2, #1
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	091b      	lsrs	r3, r3, #4
 8001712:	f003 0201 	and.w	r2, r3, #1
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4313      	orrs	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f003 0303 	and.w	r3, r3, #3
 8001730:	2b03      	cmp	r3, #3
 8001732:	d017      	beq.n	8001764 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	2203      	movs	r2, #3
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	4013      	ands	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	689a      	ldr	r2, [r3, #8]
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f003 0303 	and.w	r3, r3, #3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d123      	bne.n	80017b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	08da      	lsrs	r2, r3, #3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3208      	adds	r2, #8
 8001778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	220f      	movs	r2, #15
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	691a      	ldr	r2, [r3, #16]
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	08da      	lsrs	r2, r3, #3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	3208      	adds	r2, #8
 80017b2:	69b9      	ldr	r1, [r7, #24]
 80017b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	2203      	movs	r2, #3
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0203 	and.w	r2, r3, #3
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 80a2 	beq.w	800193e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b57      	ldr	r3, [pc, #348]	; (800195c <HAL_GPIO_Init+0x2e8>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	4a56      	ldr	r2, [pc, #344]	; (800195c <HAL_GPIO_Init+0x2e8>)
 8001804:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001808:	6453      	str	r3, [r2, #68]	; 0x44
 800180a:	4b54      	ldr	r3, [pc, #336]	; (800195c <HAL_GPIO_Init+0x2e8>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001816:	4a52      	ldr	r2, [pc, #328]	; (8001960 <HAL_GPIO_Init+0x2ec>)
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	089b      	lsrs	r3, r3, #2
 800181c:	3302      	adds	r3, #2
 800181e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001822:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f003 0303 	and.w	r3, r3, #3
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	220f      	movs	r2, #15
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	4013      	ands	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a49      	ldr	r2, [pc, #292]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d019      	beq.n	8001876 <HAL_GPIO_Init+0x202>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a48      	ldr	r2, [pc, #288]	; (8001968 <HAL_GPIO_Init+0x2f4>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d013      	beq.n	8001872 <HAL_GPIO_Init+0x1fe>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a47      	ldr	r2, [pc, #284]	; (800196c <HAL_GPIO_Init+0x2f8>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d00d      	beq.n	800186e <HAL_GPIO_Init+0x1fa>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a46      	ldr	r2, [pc, #280]	; (8001970 <HAL_GPIO_Init+0x2fc>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d007      	beq.n	800186a <HAL_GPIO_Init+0x1f6>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a45      	ldr	r2, [pc, #276]	; (8001974 <HAL_GPIO_Init+0x300>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d101      	bne.n	8001866 <HAL_GPIO_Init+0x1f2>
 8001862:	2304      	movs	r3, #4
 8001864:	e008      	b.n	8001878 <HAL_GPIO_Init+0x204>
 8001866:	2307      	movs	r3, #7
 8001868:	e006      	b.n	8001878 <HAL_GPIO_Init+0x204>
 800186a:	2303      	movs	r3, #3
 800186c:	e004      	b.n	8001878 <HAL_GPIO_Init+0x204>
 800186e:	2302      	movs	r3, #2
 8001870:	e002      	b.n	8001878 <HAL_GPIO_Init+0x204>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <HAL_GPIO_Init+0x204>
 8001876:	2300      	movs	r3, #0
 8001878:	69fa      	ldr	r2, [r7, #28]
 800187a:	f002 0203 	and.w	r2, r2, #3
 800187e:	0092      	lsls	r2, r2, #2
 8001880:	4093      	lsls	r3, r2
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	4313      	orrs	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001888:	4935      	ldr	r1, [pc, #212]	; (8001960 <HAL_GPIO_Init+0x2ec>)
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	089b      	lsrs	r3, r3, #2
 800188e:	3302      	adds	r3, #2
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001896:	4b38      	ldr	r3, [pc, #224]	; (8001978 <HAL_GPIO_Init+0x304>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	43db      	mvns	r3, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4013      	ands	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018ba:	4a2f      	ldr	r2, [pc, #188]	; (8001978 <HAL_GPIO_Init+0x304>)
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018c0:	4b2d      	ldr	r3, [pc, #180]	; (8001978 <HAL_GPIO_Init+0x304>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	43db      	mvns	r3, r3
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4013      	ands	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018e4:	4a24      	ldr	r2, [pc, #144]	; (8001978 <HAL_GPIO_Init+0x304>)
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018ea:	4b23      	ldr	r3, [pc, #140]	; (8001978 <HAL_GPIO_Init+0x304>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	43db      	mvns	r3, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	4313      	orrs	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800190e:	4a1a      	ldr	r2, [pc, #104]	; (8001978 <HAL_GPIO_Init+0x304>)
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001914:	4b18      	ldr	r3, [pc, #96]	; (8001978 <HAL_GPIO_Init+0x304>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d003      	beq.n	8001938 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001938:	4a0f      	ldr	r2, [pc, #60]	; (8001978 <HAL_GPIO_Init+0x304>)
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	3301      	adds	r3, #1
 8001942:	61fb      	str	r3, [r7, #28]
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	2b0f      	cmp	r3, #15
 8001948:	f67f aea2 	bls.w	8001690 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800194c:	bf00      	nop
 800194e:	bf00      	nop
 8001950:	3724      	adds	r7, #36	; 0x24
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	40013800 	.word	0x40013800
 8001964:	40020000 	.word	0x40020000
 8001968:	40020400 	.word	0x40020400
 800196c:	40020800 	.word	0x40020800
 8001970:	40020c00 	.word	0x40020c00
 8001974:	40021000 	.word	0x40021000
 8001978:	40013c00 	.word	0x40013c00

0800197c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800197c:	b480      	push	{r7}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800198e:	2300      	movs	r3, #0
 8001990:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	e0bb      	b.n	8001b10 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001998:	2201      	movs	r2, #1
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4013      	ands	r3, r2
 80019a8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	f040 80ab 	bne.w	8001b0a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80019b4:	4a5c      	ldr	r2, [pc, #368]	; (8001b28 <HAL_GPIO_DeInit+0x1ac>)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	3302      	adds	r3, #2
 80019bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	f003 0303 	and.w	r3, r3, #3
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	220f      	movs	r2, #15
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	68ba      	ldr	r2, [r7, #8]
 80019d2:	4013      	ands	r3, r2
 80019d4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a54      	ldr	r2, [pc, #336]	; (8001b2c <HAL_GPIO_DeInit+0x1b0>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d019      	beq.n	8001a12 <HAL_GPIO_DeInit+0x96>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a53      	ldr	r2, [pc, #332]	; (8001b30 <HAL_GPIO_DeInit+0x1b4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_GPIO_DeInit+0x92>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a52      	ldr	r2, [pc, #328]	; (8001b34 <HAL_GPIO_DeInit+0x1b8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d00d      	beq.n	8001a0a <HAL_GPIO_DeInit+0x8e>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a51      	ldr	r2, [pc, #324]	; (8001b38 <HAL_GPIO_DeInit+0x1bc>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d007      	beq.n	8001a06 <HAL_GPIO_DeInit+0x8a>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a50      	ldr	r2, [pc, #320]	; (8001b3c <HAL_GPIO_DeInit+0x1c0>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d101      	bne.n	8001a02 <HAL_GPIO_DeInit+0x86>
 80019fe:	2304      	movs	r3, #4
 8001a00:	e008      	b.n	8001a14 <HAL_GPIO_DeInit+0x98>
 8001a02:	2307      	movs	r3, #7
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_DeInit+0x98>
 8001a06:	2303      	movs	r3, #3
 8001a08:	e004      	b.n	8001a14 <HAL_GPIO_DeInit+0x98>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e002      	b.n	8001a14 <HAL_GPIO_DeInit+0x98>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_GPIO_DeInit+0x98>
 8001a12:	2300      	movs	r3, #0
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	f002 0203 	and.w	r2, r2, #3
 8001a1a:	0092      	lsls	r2, r2, #2
 8001a1c:	4093      	lsls	r3, r2
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d132      	bne.n	8001a8a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001a24:	4b46      	ldr	r3, [pc, #280]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	4944      	ldr	r1, [pc, #272]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001a32:	4b43      	ldr	r3, [pc, #268]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	4941      	ldr	r1, [pc, #260]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001a40:	4b3f      	ldr	r3, [pc, #252]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	43db      	mvns	r3, r3
 8001a48:	493d      	ldr	r1, [pc, #244]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	43db      	mvns	r3, r3
 8001a56:	493a      	ldr	r1, [pc, #232]	; (8001b40 <HAL_GPIO_DeInit+0x1c4>)
 8001a58:	4013      	ands	r3, r2
 8001a5a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	220f      	movs	r2, #15
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001a6c:	4a2e      	ldr	r2, [pc, #184]	; (8001b28 <HAL_GPIO_DeInit+0x1ac>)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	089b      	lsrs	r3, r3, #2
 8001a72:	3302      	adds	r3, #2
 8001a74:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	482a      	ldr	r0, [pc, #168]	; (8001b28 <HAL_GPIO_DeInit+0x1ac>)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	089b      	lsrs	r3, r3, #2
 8001a82:	400a      	ands	r2, r1
 8001a84:	3302      	adds	r3, #2
 8001a86:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	2103      	movs	r1, #3
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	401a      	ands	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	08da      	lsrs	r2, r3, #3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3208      	adds	r2, #8
 8001aa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	220f      	movs	r2, #15
 8001ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aba:	43db      	mvns	r3, r3
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	08d2      	lsrs	r2, r2, #3
 8001ac0:	4019      	ands	r1, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	3208      	adds	r2, #8
 8001ac6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68da      	ldr	r2, [r3, #12]
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	2103      	movs	r1, #3
 8001ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	401a      	ands	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	401a      	ands	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	2103      	movs	r1, #3
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	401a      	ands	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	2b0f      	cmp	r3, #15
 8001b14:	f67f af40 	bls.w	8001998 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	371c      	adds	r7, #28
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40013800 	.word	0x40013800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	40020400 	.word	0x40020400
 8001b34:	40020800 	.word	0x40020800
 8001b38:	40020c00 	.word	0x40020c00
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40013c00 	.word	0x40013c00

08001b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	691a      	ldr	r2, [r3, #16]
 8001b54:	887b      	ldrh	r3, [r7, #2]
 8001b56:	4013      	ands	r3, r2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d002      	beq.n	8001b62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	73fb      	strb	r3, [r7, #15]
 8001b60:	e001      	b.n	8001b66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b62:	2300      	movs	r3, #0
 8001b64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	807b      	strh	r3, [r7, #2]
 8001b80:	4613      	mov	r3, r2
 8001b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b84:	787b      	ldrb	r3, [r7, #1]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b8a:	887a      	ldrh	r2, [r7, #2]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b90:	e003      	b.n	8001b9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b92:	887b      	ldrh	r3, [r7, #2]
 8001b94:	041a      	lsls	r2, r3, #16
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	619a      	str	r2, [r3, #24]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bb4:	695a      	ldr	r2, [r3, #20]
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d006      	beq.n	8001bcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bc0:	88fb      	ldrh	r3, [r7, #6]
 8001bc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f806 	bl	8001bd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40013c00 	.word	0x40013c00

08001bd8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
	...

08001bf0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e264      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d075      	beq.n	8001cfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c0e:	4ba3      	ldr	r3, [pc, #652]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	d00c      	beq.n	8001c34 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c1a:	4ba0      	ldr	r3, [pc, #640]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d112      	bne.n	8001c4c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c26:	4b9d      	ldr	r3, [pc, #628]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c32:	d10b      	bne.n	8001c4c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	4b99      	ldr	r3, [pc, #612]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d05b      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x108>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d157      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e23f      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c54:	d106      	bne.n	8001c64 <HAL_RCC_OscConfig+0x74>
 8001c56:	4b91      	ldr	r3, [pc, #580]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a90      	ldr	r2, [pc, #576]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c60:	6013      	str	r3, [r2, #0]
 8001c62:	e01d      	b.n	8001ca0 <HAL_RCC_OscConfig+0xb0>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c6c:	d10c      	bne.n	8001c88 <HAL_RCC_OscConfig+0x98>
 8001c6e:	4b8b      	ldr	r3, [pc, #556]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a8a      	ldr	r2, [pc, #552]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	4b88      	ldr	r3, [pc, #544]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a87      	ldr	r2, [pc, #540]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	e00b      	b.n	8001ca0 <HAL_RCC_OscConfig+0xb0>
 8001c88:	4b84      	ldr	r3, [pc, #528]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a83      	ldr	r2, [pc, #524]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	4b81      	ldr	r3, [pc, #516]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a80      	ldr	r2, [pc, #512]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d013      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca8:	f7ff fb1e 	bl	80012e8 <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cb0:	f7ff fb1a 	bl	80012e8 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b64      	cmp	r3, #100	; 0x64
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e204      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc2:	4b76      	ldr	r3, [pc, #472]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0f0      	beq.n	8001cb0 <HAL_RCC_OscConfig+0xc0>
 8001cce:	e014      	b.n	8001cfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd0:	f7ff fb0a 	bl	80012e8 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cd8:	f7ff fb06 	bl	80012e8 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b64      	cmp	r3, #100	; 0x64
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e1f0      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cea:	4b6c      	ldr	r3, [pc, #432]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0xe8>
 8001cf6:	e000      	b.n	8001cfa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d063      	beq.n	8001dce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d06:	4b65      	ldr	r3, [pc, #404]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00b      	beq.n	8001d2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d12:	4b62      	ldr	r3, [pc, #392]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d11c      	bne.n	8001d58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d1e:	4b5f      	ldr	r3, [pc, #380]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d116      	bne.n	8001d58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d2a:	4b5c      	ldr	r3, [pc, #368]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d005      	beq.n	8001d42 <HAL_RCC_OscConfig+0x152>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d001      	beq.n	8001d42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e1c4      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d42:	4b56      	ldr	r3, [pc, #344]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	4952      	ldr	r1, [pc, #328]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d56:	e03a      	b.n	8001dce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d020      	beq.n	8001da2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d60:	4b4f      	ldr	r3, [pc, #316]	; (8001ea0 <HAL_RCC_OscConfig+0x2b0>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7ff fabf 	bl	80012e8 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d6e:	f7ff fabb 	bl	80012e8 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e1a5      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d80:	4b46      	ldr	r3, [pc, #280]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8c:	4b43      	ldr	r3, [pc, #268]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	4940      	ldr	r1, [pc, #256]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	600b      	str	r3, [r1, #0]
 8001da0:	e015      	b.n	8001dce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001da2:	4b3f      	ldr	r3, [pc, #252]	; (8001ea0 <HAL_RCC_OscConfig+0x2b0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da8:	f7ff fa9e 	bl	80012e8 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001db0:	f7ff fa9a 	bl	80012e8 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e184      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc2:	4b36      	ldr	r3, [pc, #216]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d030      	beq.n	8001e3c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d016      	beq.n	8001e10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001de2:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <HAL_RCC_OscConfig+0x2b4>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de8:	f7ff fa7e 	bl	80012e8 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001df0:	f7ff fa7a 	bl	80012e8 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e164      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e02:	4b26      	ldr	r3, [pc, #152]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f0      	beq.n	8001df0 <HAL_RCC_OscConfig+0x200>
 8001e0e:	e015      	b.n	8001e3c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e10:	4b24      	ldr	r3, [pc, #144]	; (8001ea4 <HAL_RCC_OscConfig+0x2b4>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e16:	f7ff fa67 	bl	80012e8 <HAL_GetTick>
 8001e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e1e:	f7ff fa63 	bl	80012e8 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e14d      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e30:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d1f0      	bne.n	8001e1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 80a0 	beq.w	8001f8a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e4e:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10f      	bne.n	8001e7a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	4a0e      	ldr	r2, [pc, #56]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e68:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e76:	2301      	movs	r3, #1
 8001e78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <HAL_RCC_OscConfig+0x2b8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d121      	bne.n	8001eca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <HAL_RCC_OscConfig+0x2b8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <HAL_RCC_OscConfig+0x2b8>)
 8001e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e92:	f7ff fa29 	bl	80012e8 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e98:	e011      	b.n	8001ebe <HAL_RCC_OscConfig+0x2ce>
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	42470000 	.word	0x42470000
 8001ea4:	42470e80 	.word	0x42470e80
 8001ea8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eac:	f7ff fa1c 	bl	80012e8 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e106      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebe:	4b85      	ldr	r3, [pc, #532]	; (80020d4 <HAL_RCC_OscConfig+0x4e4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d106      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2f0>
 8001ed2:	4b81      	ldr	r3, [pc, #516]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ed4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed6:	4a80      	ldr	r2, [pc, #512]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ede:	e01c      	b.n	8001f1a <HAL_RCC_OscConfig+0x32a>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2b05      	cmp	r3, #5
 8001ee6:	d10c      	bne.n	8001f02 <HAL_RCC_OscConfig+0x312>
 8001ee8:	4b7b      	ldr	r3, [pc, #492]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eec:	4a7a      	ldr	r2, [pc, #488]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001eee:	f043 0304 	orr.w	r3, r3, #4
 8001ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ef4:	4b78      	ldr	r3, [pc, #480]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef8:	4a77      	ldr	r2, [pc, #476]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6713      	str	r3, [r2, #112]	; 0x70
 8001f00:	e00b      	b.n	8001f1a <HAL_RCC_OscConfig+0x32a>
 8001f02:	4b75      	ldr	r3, [pc, #468]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f06:	4a74      	ldr	r2, [pc, #464]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f0e:	4b72      	ldr	r3, [pc, #456]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f12:	4a71      	ldr	r2, [pc, #452]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d015      	beq.n	8001f4e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f22:	f7ff f9e1 	bl	80012e8 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f28:	e00a      	b.n	8001f40 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7ff f9dd 	bl	80012e8 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e0c5      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f40:	4b65      	ldr	r3, [pc, #404]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0ee      	beq.n	8001f2a <HAL_RCC_OscConfig+0x33a>
 8001f4c:	e014      	b.n	8001f78 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4e:	f7ff f9cb 	bl	80012e8 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f54:	e00a      	b.n	8001f6c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f56:	f7ff f9c7 	bl	80012e8 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e0af      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f6c:	4b5a      	ldr	r3, [pc, #360]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1ee      	bne.n	8001f56 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d105      	bne.n	8001f8a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f7e:	4b56      	ldr	r3, [pc, #344]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	4a55      	ldr	r2, [pc, #340]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 809b 	beq.w	80020ca <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f94:	4b50      	ldr	r3, [pc, #320]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 030c 	and.w	r3, r3, #12
 8001f9c:	2b08      	cmp	r3, #8
 8001f9e:	d05c      	beq.n	800205a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d141      	bne.n	800202c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa8:	4b4c      	ldr	r3, [pc, #304]	; (80020dc <HAL_RCC_OscConfig+0x4ec>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7ff f99b 	bl	80012e8 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb6:	f7ff f997 	bl	80012e8 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e081      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc8:	4b43      	ldr	r3, [pc, #268]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1f0      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69da      	ldr	r2, [r3, #28]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	019b      	lsls	r3, r3, #6
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fea:	085b      	lsrs	r3, r3, #1
 8001fec:	3b01      	subs	r3, #1
 8001fee:	041b      	lsls	r3, r3, #16
 8001ff0:	431a      	orrs	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ff6:	061b      	lsls	r3, r3, #24
 8001ff8:	4937      	ldr	r1, [pc, #220]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ffe:	4b37      	ldr	r3, [pc, #220]	; (80020dc <HAL_RCC_OscConfig+0x4ec>)
 8002000:	2201      	movs	r2, #1
 8002002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002004:	f7ff f970 	bl	80012e8 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800200c:	f7ff f96c 	bl	80012e8 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e056      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800201e:	4b2e      	ldr	r3, [pc, #184]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x41c>
 800202a:	e04e      	b.n	80020ca <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <HAL_RCC_OscConfig+0x4ec>)
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002032:	f7ff f959 	bl	80012e8 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800203a:	f7ff f955 	bl	80012e8 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e03f      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204c:	4b22      	ldr	r3, [pc, #136]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1f0      	bne.n	800203a <HAL_RCC_OscConfig+0x44a>
 8002058:	e037      	b.n	80020ca <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e032      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002066:	4b1c      	ldr	r3, [pc, #112]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d028      	beq.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800207e:	429a      	cmp	r2, r3
 8002080:	d121      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208c:	429a      	cmp	r2, r3
 800208e:	d11a      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002096:	4013      	ands	r3, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800209c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800209e:	4293      	cmp	r3, r2
 80020a0:	d111      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ac:	085b      	lsrs	r3, r3, #1
 80020ae:	3b01      	subs	r3, #1
 80020b0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d001      	beq.n	80020ca <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e000      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40007000 	.word	0x40007000
 80020d8:	40023800 	.word	0x40023800
 80020dc:	42470060 	.word	0x42470060

080020e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0cc      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020f4:	4b68      	ldr	r3, [pc, #416]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d90c      	bls.n	800211c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b65      	ldr	r3, [pc, #404]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b63      	ldr	r3, [pc, #396]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e0b8      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d020      	beq.n	800216a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002134:	4b59      	ldr	r3, [pc, #356]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	4a58      	ldr	r2, [pc, #352]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800213a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800213e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800214c:	4b53      	ldr	r3, [pc, #332]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4a52      	ldr	r2, [pc, #328]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002156:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002158:	4b50      	ldr	r3, [pc, #320]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	494d      	ldr	r1, [pc, #308]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d044      	beq.n	8002200 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d107      	bne.n	800218e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217e:	4b47      	ldr	r3, [pc, #284]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d119      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e07f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d003      	beq.n	800219e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800219a:	2b03      	cmp	r3, #3
 800219c:	d107      	bne.n	80021ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219e:	4b3f      	ldr	r3, [pc, #252]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e06f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ae:	4b3b      	ldr	r3, [pc, #236]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e067      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021be:	4b37      	ldr	r3, [pc, #220]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f023 0203 	bic.w	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	4934      	ldr	r1, [pc, #208]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021d0:	f7ff f88a 	bl	80012e8 <HAL_GetTick>
 80021d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d6:	e00a      	b.n	80021ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d8:	f7ff f886 	bl	80012e8 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e04f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ee:	4b2b      	ldr	r3, [pc, #172]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 020c 	and.w	r2, r3, #12
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d1eb      	bne.n	80021d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002200:	4b25      	ldr	r3, [pc, #148]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0307 	and.w	r3, r3, #7
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d20c      	bcs.n	8002228 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002216:	4b20      	ldr	r3, [pc, #128]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d001      	beq.n	8002228 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e032      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d008      	beq.n	8002246 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4916      	ldr	r1, [pc, #88]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0308 	and.w	r3, r3, #8
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002252:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	490e      	ldr	r1, [pc, #56]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	4313      	orrs	r3, r2
 8002264:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002266:	f000 f821 	bl	80022ac <HAL_RCC_GetSysClockFreq>
 800226a:	4602      	mov	r2, r0
 800226c:	4b0b      	ldr	r3, [pc, #44]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 030f 	and.w	r3, r3, #15
 8002276:	490a      	ldr	r1, [pc, #40]	; (80022a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	5ccb      	ldrb	r3, [r1, r3]
 800227a:	fa22 f303 	lsr.w	r3, r2, r3
 800227e:	4a09      	ldr	r2, [pc, #36]	; (80022a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe ffea 	bl	8001260 <HAL_InitTick>

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023c00 	.word	0x40023c00
 800229c:	40023800 	.word	0x40023800
 80022a0:	08004da8 	.word	0x08004da8
 80022a4:	20000008 	.word	0x20000008
 80022a8:	2000000c 	.word	0x2000000c

080022ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80022b0:	b084      	sub	sp, #16
 80022b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	2300      	movs	r3, #0
 80022be:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022c4:	4b67      	ldr	r3, [pc, #412]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 030c 	and.w	r3, r3, #12
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d00d      	beq.n	80022ec <HAL_RCC_GetSysClockFreq+0x40>
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	f200 80bd 	bhi.w	8002450 <HAL_RCC_GetSysClockFreq+0x1a4>
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <HAL_RCC_GetSysClockFreq+0x34>
 80022da:	2b04      	cmp	r3, #4
 80022dc:	d003      	beq.n	80022e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80022de:	e0b7      	b.n	8002450 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022e0:	4b61      	ldr	r3, [pc, #388]	; (8002468 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80022e2:	60bb      	str	r3, [r7, #8]
       break;
 80022e4:	e0b7      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022e6:	4b61      	ldr	r3, [pc, #388]	; (800246c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80022e8:	60bb      	str	r3, [r7, #8]
      break;
 80022ea:	e0b4      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022ec:	4b5d      	ldr	r3, [pc, #372]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022f6:	4b5b      	ldr	r3, [pc, #364]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d04d      	beq.n	800239e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002302:	4b58      	ldr	r3, [pc, #352]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	099b      	lsrs	r3, r3, #6
 8002308:	461a      	mov	r2, r3
 800230a:	f04f 0300 	mov.w	r3, #0
 800230e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002312:	f04f 0100 	mov.w	r1, #0
 8002316:	ea02 0800 	and.w	r8, r2, r0
 800231a:	ea03 0901 	and.w	r9, r3, r1
 800231e:	4640      	mov	r0, r8
 8002320:	4649      	mov	r1, r9
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	014b      	lsls	r3, r1, #5
 800232c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002330:	0142      	lsls	r2, r0, #5
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	ebb0 0008 	subs.w	r0, r0, r8
 800233a:	eb61 0109 	sbc.w	r1, r1, r9
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	018b      	lsls	r3, r1, #6
 8002348:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800234c:	0182      	lsls	r2, r0, #6
 800234e:	1a12      	subs	r2, r2, r0
 8002350:	eb63 0301 	sbc.w	r3, r3, r1
 8002354:	f04f 0000 	mov.w	r0, #0
 8002358:	f04f 0100 	mov.w	r1, #0
 800235c:	00d9      	lsls	r1, r3, #3
 800235e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002362:	00d0      	lsls	r0, r2, #3
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	eb12 0208 	adds.w	r2, r2, r8
 800236c:	eb43 0309 	adc.w	r3, r3, r9
 8002370:	f04f 0000 	mov.w	r0, #0
 8002374:	f04f 0100 	mov.w	r1, #0
 8002378:	0259      	lsls	r1, r3, #9
 800237a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800237e:	0250      	lsls	r0, r2, #9
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	461a      	mov	r2, r3
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	f7fd ff7e 	bl	8000290 <__aeabi_uldivmod>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4613      	mov	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	e04a      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800239e:	4b31      	ldr	r3, [pc, #196]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	099b      	lsrs	r3, r3, #6
 80023a4:	461a      	mov	r2, r3
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80023ae:	f04f 0100 	mov.w	r1, #0
 80023b2:	ea02 0400 	and.w	r4, r2, r0
 80023b6:	ea03 0501 	and.w	r5, r3, r1
 80023ba:	4620      	mov	r0, r4
 80023bc:	4629      	mov	r1, r5
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	014b      	lsls	r3, r1, #5
 80023c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80023cc:	0142      	lsls	r2, r0, #5
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	1b00      	subs	r0, r0, r4
 80023d4:	eb61 0105 	sbc.w	r1, r1, r5
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	018b      	lsls	r3, r1, #6
 80023e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80023e6:	0182      	lsls	r2, r0, #6
 80023e8:	1a12      	subs	r2, r2, r0
 80023ea:	eb63 0301 	sbc.w	r3, r3, r1
 80023ee:	f04f 0000 	mov.w	r0, #0
 80023f2:	f04f 0100 	mov.w	r1, #0
 80023f6:	00d9      	lsls	r1, r3, #3
 80023f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023fc:	00d0      	lsls	r0, r2, #3
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	1912      	adds	r2, r2, r4
 8002404:	eb45 0303 	adc.w	r3, r5, r3
 8002408:	f04f 0000 	mov.w	r0, #0
 800240c:	f04f 0100 	mov.w	r1, #0
 8002410:	0299      	lsls	r1, r3, #10
 8002412:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002416:	0290      	lsls	r0, r2, #10
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	461a      	mov	r2, r3
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	f7fd ff32 	bl	8000290 <__aeabi_uldivmod>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4613      	mov	r3, r2
 8002432:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002434:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	0c1b      	lsrs	r3, r3, #16
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	3301      	adds	r3, #1
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	60bb      	str	r3, [r7, #8]
      break;
 800244e:	e002      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002450:	4b05      	ldr	r3, [pc, #20]	; (8002468 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002452:	60bb      	str	r3, [r7, #8]
      break;
 8002454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002456:	68bb      	ldr	r3, [r7, #8]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002462:	bf00      	nop
 8002464:	40023800 	.word	0x40023800
 8002468:	00f42400 	.word	0x00f42400
 800246c:	007a1200 	.word	0x007a1200

08002470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002474:	4b03      	ldr	r3, [pc, #12]	; (8002484 <HAL_RCC_GetHCLKFreq+0x14>)
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	4618      	mov	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	20000008 	.word	0x20000008

08002488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800248c:	f7ff fff0 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 8002490:	4602      	mov	r2, r0
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	0a9b      	lsrs	r3, r3, #10
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	4903      	ldr	r1, [pc, #12]	; (80024ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800249e:	5ccb      	ldrb	r3, [r1, r3]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800
 80024ac:	08004db8 	.word	0x08004db8

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80024b4:	f7ff ffdc 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	0b5b      	lsrs	r3, r3, #13
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	4903      	ldr	r1, [pc, #12]	; (80024d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024c6:	5ccb      	ldrb	r3, [r1, r3]
 80024c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40023800 	.word	0x40023800
 80024d4:	08004db8 	.word	0x08004db8

080024d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e07b      	b.n	80025e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d108      	bne.n	8002504 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024fa:	d009      	beq.n	8002510 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	61da      	str	r2, [r3, #28]
 8002502:	e005      	b.n	8002510 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 f85d 	bl	80025ea <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2202      	movs	r2, #2
 8002534:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002546:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002558:	431a      	orrs	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	431a      	orrs	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	431a      	orrs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002580:	431a      	orrs	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800258a:	431a      	orrs	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002594:	ea42 0103 	orr.w	r1, r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	0c1b      	lsrs	r3, r3, #16
 80025ae:	f003 0104 	and.w	r1, r3, #4
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	f003 0210 	and.w	r2, r3, #16
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	69da      	ldr	r2, [r3, #28]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b08c      	sub	sp, #48	; 0x30
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
 800260a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800260c:	2301      	movs	r3, #1
 800260e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002610:	2300      	movs	r3, #0
 8002612:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800261c:	2b01      	cmp	r3, #1
 800261e:	d101      	bne.n	8002624 <HAL_SPI_TransmitReceive+0x26>
 8002620:	2302      	movs	r3, #2
 8002622:	e18a      	b.n	800293a <HAL_SPI_TransmitReceive+0x33c>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800262c:	f7fe fe5c 	bl	80012e8 <HAL_GetTick>
 8002630:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002642:	887b      	ldrh	r3, [r7, #2]
 8002644:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002646:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800264a:	2b01      	cmp	r3, #1
 800264c:	d00f      	beq.n	800266e <HAL_SPI_TransmitReceive+0x70>
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002654:	d107      	bne.n	8002666 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d103      	bne.n	8002666 <HAL_SPI_TransmitReceive+0x68>
 800265e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002662:	2b04      	cmp	r3, #4
 8002664:	d003      	beq.n	800266e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002666:	2302      	movs	r3, #2
 8002668:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800266c:	e15b      	b.n	8002926 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d005      	beq.n	8002680 <HAL_SPI_TransmitReceive+0x82>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <HAL_SPI_TransmitReceive+0x82>
 800267a:	887b      	ldrh	r3, [r7, #2]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d103      	bne.n	8002688 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002686:	e14e      	b.n	8002926 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b04      	cmp	r3, #4
 8002692:	d003      	beq.n	800269c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2205      	movs	r2, #5
 8002698:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2200      	movs	r2, #0
 80026a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	887a      	ldrh	r2, [r7, #2]
 80026ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	887a      	ldrh	r2, [r7, #2]
 80026b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	887a      	ldrh	r2, [r7, #2]
 80026be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	887a      	ldrh	r2, [r7, #2]
 80026c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026dc:	2b40      	cmp	r3, #64	; 0x40
 80026de:	d007      	beq.n	80026f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026f8:	d178      	bne.n	80027ec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d002      	beq.n	8002708 <HAL_SPI_TransmitReceive+0x10a>
 8002702:	8b7b      	ldrh	r3, [r7, #26]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d166      	bne.n	80027d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270c:	881a      	ldrh	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002718:	1c9a      	adds	r2, r3, #2
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002722:	b29b      	uxth	r3, r3
 8002724:	3b01      	subs	r3, #1
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800272c:	e053      	b.n	80027d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b02      	cmp	r3, #2
 800273a:	d11b      	bne.n	8002774 <HAL_SPI_TransmitReceive+0x176>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002740:	b29b      	uxth	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d016      	beq.n	8002774 <HAL_SPI_TransmitReceive+0x176>
 8002746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002748:	2b01      	cmp	r3, #1
 800274a:	d113      	bne.n	8002774 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	881a      	ldrh	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275c:	1c9a      	adds	r2, r3, #2
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002766:	b29b      	uxth	r3, r3
 8002768:	3b01      	subs	r3, #1
 800276a:	b29a      	uxth	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b01      	cmp	r3, #1
 8002780:	d119      	bne.n	80027b6 <HAL_SPI_TransmitReceive+0x1b8>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002786:	b29b      	uxth	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d014      	beq.n	80027b6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68da      	ldr	r2, [r3, #12]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002796:	b292      	uxth	r2, r2
 8002798:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800279e:	1c9a      	adds	r2, r3, #2
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	3b01      	subs	r3, #1
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80027b2:	2301      	movs	r3, #1
 80027b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80027b6:	f7fe fd97 	bl	80012e8 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d807      	bhi.n	80027d6 <HAL_SPI_TransmitReceive+0x1d8>
 80027c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027cc:	d003      	beq.n	80027d6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80027d4:	e0a7      	b.n	8002926 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027da:	b29b      	uxth	r3, r3
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d1a6      	bne.n	800272e <HAL_SPI_TransmitReceive+0x130>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1a1      	bne.n	800272e <HAL_SPI_TransmitReceive+0x130>
 80027ea:	e07c      	b.n	80028e6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d002      	beq.n	80027fa <HAL_SPI_TransmitReceive+0x1fc>
 80027f4:	8b7b      	ldrh	r3, [r7, #26]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d16b      	bne.n	80028d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	330c      	adds	r3, #12
 8002804:	7812      	ldrb	r2, [r2, #0]
 8002806:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002816:	b29b      	uxth	r3, r3
 8002818:	3b01      	subs	r3, #1
 800281a:	b29a      	uxth	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002820:	e057      	b.n	80028d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b02      	cmp	r3, #2
 800282e:	d11c      	bne.n	800286a <HAL_SPI_TransmitReceive+0x26c>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002834:	b29b      	uxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d017      	beq.n	800286a <HAL_SPI_TransmitReceive+0x26c>
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283c:	2b01      	cmp	r3, #1
 800283e:	d114      	bne.n	800286a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	330c      	adds	r3, #12
 800284a:	7812      	ldrb	r2, [r2, #0]
 800284c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	1c5a      	adds	r2, r3, #1
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800285c:	b29b      	uxth	r3, r3
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b01      	cmp	r3, #1
 8002876:	d119      	bne.n	80028ac <HAL_SPI_TransmitReceive+0x2ae>
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800287c:	b29b      	uxth	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d014      	beq.n	80028ac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800289e:	b29b      	uxth	r3, r3
 80028a0:	3b01      	subs	r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80028a8:	2301      	movs	r3, #1
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80028ac:	f7fe fd1c 	bl	80012e8 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d803      	bhi.n	80028c4 <HAL_SPI_TransmitReceive+0x2c6>
 80028bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c2:	d102      	bne.n	80028ca <HAL_SPI_TransmitReceive+0x2cc>
 80028c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d103      	bne.n	80028d2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80028d0:	e029      	b.n	8002926 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1a2      	bne.n	8002822 <HAL_SPI_TransmitReceive+0x224>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d19d      	bne.n	8002822 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 f8c0 	bl	8002a70 <SPI_EndRxTxTransaction>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d006      	beq.n	8002904 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002902:	e010      	b.n	8002926 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10b      	bne.n	8002924 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	e000      	b.n	8002926 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002924:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002936:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800293a:	4618      	mov	r0, r3
 800293c:	3730      	adds	r7, #48	; 0x30
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002950:	b2db      	uxtb	r3, r3
}
 8002952:	4618      	mov	r0, r3
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
	...

08002960 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	4613      	mov	r3, r2
 800296e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002970:	f7fe fcba 	bl	80012e8 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002978:	1a9b      	subs	r3, r3, r2
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	4413      	add	r3, r2
 800297e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002980:	f7fe fcb2 	bl	80012e8 <HAL_GetTick>
 8002984:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002986:	4b39      	ldr	r3, [pc, #228]	; (8002a6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	015b      	lsls	r3, r3, #5
 800298c:	0d1b      	lsrs	r3, r3, #20
 800298e:	69fa      	ldr	r2, [r7, #28]
 8002990:	fb02 f303 	mul.w	r3, r2, r3
 8002994:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002996:	e054      	b.n	8002a42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299e:	d050      	beq.n	8002a42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029a0:	f7fe fca2 	bl	80012e8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d902      	bls.n	80029b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d13d      	bne.n	8002a32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80029c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029ce:	d111      	bne.n	80029f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029d8:	d004      	beq.n	80029e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029e2:	d107      	bne.n	80029f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029fc:	d10f      	bne.n	8002a1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e017      	b.n	8002a62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	bf0c      	ite	eq
 8002a52:	2301      	moveq	r3, #1
 8002a54:	2300      	movne	r3, #0
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	461a      	mov	r2, r3
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d19b      	bne.n	8002998 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3720      	adds	r7, #32
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000008 	.word	0x20000008

08002a70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a7c:	4b1b      	ldr	r3, [pc, #108]	; (8002aec <SPI_EndRxTxTransaction+0x7c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a1b      	ldr	r2, [pc, #108]	; (8002af0 <SPI_EndRxTxTransaction+0x80>)
 8002a82:	fba2 2303 	umull	r2, r3, r2, r3
 8002a86:	0d5b      	lsrs	r3, r3, #21
 8002a88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a8c:	fb02 f303 	mul.w	r3, r2, r3
 8002a90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a9a:	d112      	bne.n	8002ac2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2180      	movs	r1, #128	; 0x80
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f7ff ff5a 	bl	8002960 <SPI_WaitFlagStateUntilTimeout>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d016      	beq.n	8002ae0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab6:	f043 0220 	orr.w	r2, r3, #32
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e00f      	b.n	8002ae2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00a      	beq.n	8002ade <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	3b01      	subs	r3, #1
 8002acc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad8:	2b80      	cmp	r3, #128	; 0x80
 8002ada:	d0f2      	beq.n	8002ac2 <SPI_EndRxTxTransaction+0x52>
 8002adc:	e000      	b.n	8002ae0 <SPI_EndRxTxTransaction+0x70>
        break;
 8002ade:	bf00      	nop
  }

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20000008 	.word	0x20000008
 8002af0:	165e9f81 	.word	0x165e9f81

08002af4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e03f      	b.n	8002b86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d106      	bne.n	8002b20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe fa1a 	bl	8000f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2224      	movs	r2, #36	; 0x24
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f929 	bl	8002d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	691a      	ldr	r2, [r3, #16]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695a      	ldr	r2, [r3, #20]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68da      	ldr	r2, [r3, #12]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2220      	movs	r2, #32
 8002b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b08a      	sub	sp, #40	; 0x28
 8002b92:	af02      	add	r7, sp, #8
 8002b94:	60f8      	str	r0, [r7, #12]
 8002b96:	60b9      	str	r1, [r7, #8]
 8002b98:	603b      	str	r3, [r7, #0]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b20      	cmp	r3, #32
 8002bac:	d17c      	bne.n	8002ca8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_UART_Transmit+0x2c>
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e075      	b.n	8002caa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_UART_Transmit+0x3e>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e06e      	b.n	8002caa <HAL_UART_Transmit+0x11c>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2221      	movs	r2, #33	; 0x21
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002be2:	f7fe fb81 	bl	80012e8 <HAL_GetTick>
 8002be6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	88fa      	ldrh	r2, [r7, #6]
 8002bec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	88fa      	ldrh	r2, [r7, #6]
 8002bf2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bfc:	d108      	bne.n	8002c10 <HAL_UART_Transmit+0x82>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d104      	bne.n	8002c10 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	61bb      	str	r3, [r7, #24]
 8002c0e:	e003      	b.n	8002c18 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002c20:	e02a      	b.n	8002c78 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2180      	movs	r1, #128	; 0x80
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 f840 	bl	8002cb2 <UART_WaitOnFlagUntilTimeout>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e036      	b.n	8002caa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10b      	bne.n	8002c5a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	881b      	ldrh	r3, [r3, #0]
 8002c46:	461a      	mov	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	3302      	adds	r3, #2
 8002c56:	61bb      	str	r3, [r7, #24]
 8002c58:	e007      	b.n	8002c6a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	781a      	ldrb	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	3301      	adds	r3, #1
 8002c68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	3b01      	subs	r3, #1
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1cf      	bne.n	8002c22 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2140      	movs	r1, #64	; 0x40
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 f810 	bl	8002cb2 <UART_WaitOnFlagUntilTimeout>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e006      	b.n	8002caa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e000      	b.n	8002caa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002ca8:	2302      	movs	r3, #2
  }
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3720      	adds	r7, #32
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b090      	sub	sp, #64	; 0x40
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	60f8      	str	r0, [r7, #12]
 8002cba:	60b9      	str	r1, [r7, #8]
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cc2:	e050      	b.n	8002d66 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cca:	d04c      	beq.n	8002d66 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002ccc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cd2:	f7fe fb09 	bl	80012e8 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d241      	bcs.n	8002d66 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	330c      	adds	r3, #12
 8002ce8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cec:	e853 3f00 	ldrex	r3, [r3]
 8002cf0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	330c      	adds	r3, #12
 8002d00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d02:	637a      	str	r2, [r7, #52]	; 0x34
 8002d04:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d0a:	e841 2300 	strex	r3, r2, [r1]
 8002d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1e5      	bne.n	8002ce2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	3314      	adds	r3, #20
 8002d1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	e853 3f00 	ldrex	r3, [r3]
 8002d24:	613b      	str	r3, [r7, #16]
   return(result);
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	f023 0301 	bic.w	r3, r3, #1
 8002d2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	3314      	adds	r3, #20
 8002d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d36:	623a      	str	r2, [r7, #32]
 8002d38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3a:	69f9      	ldr	r1, [r7, #28]
 8002d3c:	6a3a      	ldr	r2, [r7, #32]
 8002d3e:	e841 2300 	strex	r3, r2, [r1]
 8002d42:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1e5      	bne.n	8002d16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2220      	movs	r2, #32
 8002d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2220      	movs	r2, #32
 8002d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e00f      	b.n	8002d86 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	bf0c      	ite	eq
 8002d76:	2301      	moveq	r3, #1
 8002d78:	2300      	movne	r3, #0
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d09f      	beq.n	8002cc4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3740      	adds	r7, #64	; 0x40
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d94:	b09f      	sub	sp, #124	; 0x7c
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002da4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002da6:	68d9      	ldr	r1, [r3, #12]
 8002da8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	ea40 0301 	orr.w	r3, r0, r1
 8002db0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002dd4:	f021 010c 	bic.w	r1, r1, #12
 8002dd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002dde:	430b      	orrs	r3, r1
 8002de0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	695b      	ldr	r3, [r3, #20]
 8002de8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002dec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dee:	6999      	ldr	r1, [r3, #24]
 8002df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	ea40 0301 	orr.w	r3, r0, r1
 8002df8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	4bc5      	ldr	r3, [pc, #788]	; (8003114 <UART_SetConfig+0x384>)
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d004      	beq.n	8002e0e <UART_SetConfig+0x7e>
 8002e04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4bc3      	ldr	r3, [pc, #780]	; (8003118 <UART_SetConfig+0x388>)
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d103      	bne.n	8002e16 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e0e:	f7ff fb4f 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8002e12:	6778      	str	r0, [r7, #116]	; 0x74
 8002e14:	e002      	b.n	8002e1c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e16:	f7ff fb37 	bl	8002488 <HAL_RCC_GetPCLK1Freq>
 8002e1a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e24:	f040 80b6 	bne.w	8002f94 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e2a:	461c      	mov	r4, r3
 8002e2c:	f04f 0500 	mov.w	r5, #0
 8002e30:	4622      	mov	r2, r4
 8002e32:	462b      	mov	r3, r5
 8002e34:	1891      	adds	r1, r2, r2
 8002e36:	6439      	str	r1, [r7, #64]	; 0x40
 8002e38:	415b      	adcs	r3, r3
 8002e3a:	647b      	str	r3, [r7, #68]	; 0x44
 8002e3c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e40:	1912      	adds	r2, r2, r4
 8002e42:	eb45 0303 	adc.w	r3, r5, r3
 8002e46:	f04f 0000 	mov.w	r0, #0
 8002e4a:	f04f 0100 	mov.w	r1, #0
 8002e4e:	00d9      	lsls	r1, r3, #3
 8002e50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e54:	00d0      	lsls	r0, r2, #3
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	1911      	adds	r1, r2, r4
 8002e5c:	6639      	str	r1, [r7, #96]	; 0x60
 8002e5e:	416b      	adcs	r3, r5
 8002e60:	667b      	str	r3, [r7, #100]	; 0x64
 8002e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	461a      	mov	r2, r3
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	1891      	adds	r1, r2, r2
 8002e6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e70:	415b      	adcs	r3, r3
 8002e72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002e78:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002e7c:	f7fd fa08 	bl	8000290 <__aeabi_uldivmod>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4ba5      	ldr	r3, [pc, #660]	; (800311c <UART_SetConfig+0x38c>)
 8002e86:	fba3 2302 	umull	r2, r3, r3, r2
 8002e8a:	095b      	lsrs	r3, r3, #5
 8002e8c:	011e      	lsls	r6, r3, #4
 8002e8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e90:	461c      	mov	r4, r3
 8002e92:	f04f 0500 	mov.w	r5, #0
 8002e96:	4622      	mov	r2, r4
 8002e98:	462b      	mov	r3, r5
 8002e9a:	1891      	adds	r1, r2, r2
 8002e9c:	6339      	str	r1, [r7, #48]	; 0x30
 8002e9e:	415b      	adcs	r3, r3
 8002ea0:	637b      	str	r3, [r7, #52]	; 0x34
 8002ea2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002ea6:	1912      	adds	r2, r2, r4
 8002ea8:	eb45 0303 	adc.w	r3, r5, r3
 8002eac:	f04f 0000 	mov.w	r0, #0
 8002eb0:	f04f 0100 	mov.w	r1, #0
 8002eb4:	00d9      	lsls	r1, r3, #3
 8002eb6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002eba:	00d0      	lsls	r0, r2, #3
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	1911      	adds	r1, r2, r4
 8002ec2:	65b9      	str	r1, [r7, #88]	; 0x58
 8002ec4:	416b      	adcs	r3, r5
 8002ec6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ec8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	f04f 0300 	mov.w	r3, #0
 8002ed2:	1891      	adds	r1, r2, r2
 8002ed4:	62b9      	str	r1, [r7, #40]	; 0x28
 8002ed6:	415b      	adcs	r3, r3
 8002ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ede:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002ee2:	f7fd f9d5 	bl	8000290 <__aeabi_uldivmod>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4b8c      	ldr	r3, [pc, #560]	; (800311c <UART_SetConfig+0x38c>)
 8002eec:	fba3 1302 	umull	r1, r3, r3, r2
 8002ef0:	095b      	lsrs	r3, r3, #5
 8002ef2:	2164      	movs	r1, #100	; 0x64
 8002ef4:	fb01 f303 	mul.w	r3, r1, r3
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	3332      	adds	r3, #50	; 0x32
 8002efe:	4a87      	ldr	r2, [pc, #540]	; (800311c <UART_SetConfig+0x38c>)
 8002f00:	fba2 2303 	umull	r2, r3, r2, r3
 8002f04:	095b      	lsrs	r3, r3, #5
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f0c:	441e      	add	r6, r3
 8002f0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f10:	4618      	mov	r0, r3
 8002f12:	f04f 0100 	mov.w	r1, #0
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	1894      	adds	r4, r2, r2
 8002f1c:	623c      	str	r4, [r7, #32]
 8002f1e:	415b      	adcs	r3, r3
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
 8002f22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f26:	1812      	adds	r2, r2, r0
 8002f28:	eb41 0303 	adc.w	r3, r1, r3
 8002f2c:	f04f 0400 	mov.w	r4, #0
 8002f30:	f04f 0500 	mov.w	r5, #0
 8002f34:	00dd      	lsls	r5, r3, #3
 8002f36:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002f3a:	00d4      	lsls	r4, r2, #3
 8002f3c:	4622      	mov	r2, r4
 8002f3e:	462b      	mov	r3, r5
 8002f40:	1814      	adds	r4, r2, r0
 8002f42:	653c      	str	r4, [r7, #80]	; 0x50
 8002f44:	414b      	adcs	r3, r1
 8002f46:	657b      	str	r3, [r7, #84]	; 0x54
 8002f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	1891      	adds	r1, r2, r2
 8002f54:	61b9      	str	r1, [r7, #24]
 8002f56:	415b      	adcs	r3, r3
 8002f58:	61fb      	str	r3, [r7, #28]
 8002f5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f5e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002f62:	f7fd f995 	bl	8000290 <__aeabi_uldivmod>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4b6c      	ldr	r3, [pc, #432]	; (800311c <UART_SetConfig+0x38c>)
 8002f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8002f70:	095b      	lsrs	r3, r3, #5
 8002f72:	2164      	movs	r1, #100	; 0x64
 8002f74:	fb01 f303 	mul.w	r3, r1, r3
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	3332      	adds	r3, #50	; 0x32
 8002f7e:	4a67      	ldr	r2, [pc, #412]	; (800311c <UART_SetConfig+0x38c>)
 8002f80:	fba2 2303 	umull	r2, r3, r2, r3
 8002f84:	095b      	lsrs	r3, r3, #5
 8002f86:	f003 0207 	and.w	r2, r3, #7
 8002f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4432      	add	r2, r6
 8002f90:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f92:	e0b9      	b.n	8003108 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f96:	461c      	mov	r4, r3
 8002f98:	f04f 0500 	mov.w	r5, #0
 8002f9c:	4622      	mov	r2, r4
 8002f9e:	462b      	mov	r3, r5
 8002fa0:	1891      	adds	r1, r2, r2
 8002fa2:	6139      	str	r1, [r7, #16]
 8002fa4:	415b      	adcs	r3, r3
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002fac:	1912      	adds	r2, r2, r4
 8002fae:	eb45 0303 	adc.w	r3, r5, r3
 8002fb2:	f04f 0000 	mov.w	r0, #0
 8002fb6:	f04f 0100 	mov.w	r1, #0
 8002fba:	00d9      	lsls	r1, r3, #3
 8002fbc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002fc0:	00d0      	lsls	r0, r2, #3
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	eb12 0804 	adds.w	r8, r2, r4
 8002fca:	eb43 0905 	adc.w	r9, r3, r5
 8002fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f04f 0100 	mov.w	r1, #0
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	008b      	lsls	r3, r1, #2
 8002fe2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002fe6:	0082      	lsls	r2, r0, #2
 8002fe8:	4640      	mov	r0, r8
 8002fea:	4649      	mov	r1, r9
 8002fec:	f7fd f950 	bl	8000290 <__aeabi_uldivmod>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4b49      	ldr	r3, [pc, #292]	; (800311c <UART_SetConfig+0x38c>)
 8002ff6:	fba3 2302 	umull	r2, r3, r3, r2
 8002ffa:	095b      	lsrs	r3, r3, #5
 8002ffc:	011e      	lsls	r6, r3, #4
 8002ffe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003000:	4618      	mov	r0, r3
 8003002:	f04f 0100 	mov.w	r1, #0
 8003006:	4602      	mov	r2, r0
 8003008:	460b      	mov	r3, r1
 800300a:	1894      	adds	r4, r2, r2
 800300c:	60bc      	str	r4, [r7, #8]
 800300e:	415b      	adcs	r3, r3
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003016:	1812      	adds	r2, r2, r0
 8003018:	eb41 0303 	adc.w	r3, r1, r3
 800301c:	f04f 0400 	mov.w	r4, #0
 8003020:	f04f 0500 	mov.w	r5, #0
 8003024:	00dd      	lsls	r5, r3, #3
 8003026:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800302a:	00d4      	lsls	r4, r2, #3
 800302c:	4622      	mov	r2, r4
 800302e:	462b      	mov	r3, r5
 8003030:	1814      	adds	r4, r2, r0
 8003032:	64bc      	str	r4, [r7, #72]	; 0x48
 8003034:	414b      	adcs	r3, r1
 8003036:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	4618      	mov	r0, r3
 800303e:	f04f 0100 	mov.w	r1, #0
 8003042:	f04f 0200 	mov.w	r2, #0
 8003046:	f04f 0300 	mov.w	r3, #0
 800304a:	008b      	lsls	r3, r1, #2
 800304c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003050:	0082      	lsls	r2, r0, #2
 8003052:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003056:	f7fd f91b 	bl	8000290 <__aeabi_uldivmod>
 800305a:	4602      	mov	r2, r0
 800305c:	460b      	mov	r3, r1
 800305e:	4b2f      	ldr	r3, [pc, #188]	; (800311c <UART_SetConfig+0x38c>)
 8003060:	fba3 1302 	umull	r1, r3, r3, r2
 8003064:	095b      	lsrs	r3, r3, #5
 8003066:	2164      	movs	r1, #100	; 0x64
 8003068:	fb01 f303 	mul.w	r3, r1, r3
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	3332      	adds	r3, #50	; 0x32
 8003072:	4a2a      	ldr	r2, [pc, #168]	; (800311c <UART_SetConfig+0x38c>)
 8003074:	fba2 2303 	umull	r2, r3, r2, r3
 8003078:	095b      	lsrs	r3, r3, #5
 800307a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800307e:	441e      	add	r6, r3
 8003080:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003082:	4618      	mov	r0, r3
 8003084:	f04f 0100 	mov.w	r1, #0
 8003088:	4602      	mov	r2, r0
 800308a:	460b      	mov	r3, r1
 800308c:	1894      	adds	r4, r2, r2
 800308e:	603c      	str	r4, [r7, #0]
 8003090:	415b      	adcs	r3, r3
 8003092:	607b      	str	r3, [r7, #4]
 8003094:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003098:	1812      	adds	r2, r2, r0
 800309a:	eb41 0303 	adc.w	r3, r1, r3
 800309e:	f04f 0400 	mov.w	r4, #0
 80030a2:	f04f 0500 	mov.w	r5, #0
 80030a6:	00dd      	lsls	r5, r3, #3
 80030a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80030ac:	00d4      	lsls	r4, r2, #3
 80030ae:	4622      	mov	r2, r4
 80030b0:	462b      	mov	r3, r5
 80030b2:	eb12 0a00 	adds.w	sl, r2, r0
 80030b6:	eb43 0b01 	adc.w	fp, r3, r1
 80030ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4618      	mov	r0, r3
 80030c0:	f04f 0100 	mov.w	r1, #0
 80030c4:	f04f 0200 	mov.w	r2, #0
 80030c8:	f04f 0300 	mov.w	r3, #0
 80030cc:	008b      	lsls	r3, r1, #2
 80030ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80030d2:	0082      	lsls	r2, r0, #2
 80030d4:	4650      	mov	r0, sl
 80030d6:	4659      	mov	r1, fp
 80030d8:	f7fd f8da 	bl	8000290 <__aeabi_uldivmod>
 80030dc:	4602      	mov	r2, r0
 80030de:	460b      	mov	r3, r1
 80030e0:	4b0e      	ldr	r3, [pc, #56]	; (800311c <UART_SetConfig+0x38c>)
 80030e2:	fba3 1302 	umull	r1, r3, r3, r2
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2164      	movs	r1, #100	; 0x64
 80030ea:	fb01 f303 	mul.w	r3, r1, r3
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	3332      	adds	r3, #50	; 0x32
 80030f4:	4a09      	ldr	r2, [pc, #36]	; (800311c <UART_SetConfig+0x38c>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	095b      	lsrs	r3, r3, #5
 80030fc:	f003 020f 	and.w	r2, r3, #15
 8003100:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4432      	add	r2, r6
 8003106:	609a      	str	r2, [r3, #8]
}
 8003108:	bf00      	nop
 800310a:	377c      	adds	r7, #124	; 0x7c
 800310c:	46bd      	mov	sp, r7
 800310e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003112:	bf00      	nop
 8003114:	40011000 	.word	0x40011000
 8003118:	40011400 	.word	0x40011400
 800311c:	51eb851f 	.word	0x51eb851f

08003120 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800312a:	f107 0308 	add.w	r3, r7, #8
 800312e:	2218      	movs	r2, #24
 8003130:	2100      	movs	r1, #0
 8003132:	4618      	mov	r0, r3
 8003134:	f000 fe68 	bl	8003e08 <memset>
  rq.ogf = 0x03;
 8003138:	2303      	movs	r3, #3
 800313a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800313c:	2303      	movs	r3, #3
 800313e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003140:	1dfb      	adds	r3, r7, #7
 8003142:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8003144:	2301      	movs	r3, #1
 8003146:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8003148:	f107 0308 	add.w	r3, r7, #8
 800314c:	2100      	movs	r1, #0
 800314e:	4618      	mov	r0, r3
 8003150:	f000 fba4 	bl	800389c <hci_send_req>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	da01      	bge.n	800315e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800315a:	23ff      	movs	r3, #255	; 0xff
 800315c:	e005      	b.n	800316a <hci_reset+0x4a>
  if (status) {
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <hci_reset+0x48>
    return status;
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	e000      	b.n	800316a <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3720      	adds	r7, #32
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8003172:	b5b0      	push	{r4, r5, r7, lr}
 8003174:	b0ce      	sub	sp, #312	; 0x138
 8003176:	af00      	add	r7, sp, #0
 8003178:	4605      	mov	r5, r0
 800317a:	460c      	mov	r4, r1
 800317c:	4610      	mov	r0, r2
 800317e:	4619      	mov	r1, r3
 8003180:	1dfb      	adds	r3, r7, #7
 8003182:	462a      	mov	r2, r5
 8003184:	701a      	strb	r2, [r3, #0]
 8003186:	1d3b      	adds	r3, r7, #4
 8003188:	4622      	mov	r2, r4
 800318a:	801a      	strh	r2, [r3, #0]
 800318c:	1cbb      	adds	r3, r7, #2
 800318e:	4602      	mov	r2, r0
 8003190:	801a      	strh	r2, [r3, #0]
 8003192:	1dbb      	adds	r3, r7, #6
 8003194:	460a      	mov	r2, r1
 8003196:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8003198:	f107 030c 	add.w	r3, r7, #12
 800319c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80031a0:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 80031a4:	3308      	adds	r3, #8
 80031a6:	f107 020c 	add.w	r2, r7, #12
 80031aa:	4413      	add	r3, r2
 80031ac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80031b0:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 80031b4:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 80031b8:	4413      	add	r3, r2
 80031ba:	3309      	adds	r3, #9
 80031bc:	f107 020c 	add.w	r2, r7, #12
 80031c0:	4413      	add	r3, r2
 80031c2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80031c6:	f107 030b 	add.w	r3, r7, #11
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80031ce:	2300      	movs	r3, #0
 80031d0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 80031d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80031d8:	1dfa      	adds	r2, r7, #7
 80031da:	7812      	ldrb	r2, [r2, #0]
 80031dc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80031de:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80031e2:	3301      	adds	r3, #1
 80031e4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 80031e8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80031ec:	1d3a      	adds	r2, r7, #4
 80031ee:	8812      	ldrh	r2, [r2, #0]
 80031f0:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80031f4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80031f8:	3302      	adds	r3, #2
 80031fa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 80031fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003202:	1cba      	adds	r2, r7, #2
 8003204:	8812      	ldrh	r2, [r2, #0]
 8003206:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800320a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800320e:	3302      	adds	r3, #2
 8003210:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8003214:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003218:	1dba      	adds	r2, r7, #6
 800321a:	7812      	ldrb	r2, [r2, #0]
 800321c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800321e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003222:	3301      	adds	r3, #1
 8003224:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 8003228:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800322c:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8003230:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8003232:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003236:	3301      	adds	r3, #1
 8003238:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800323c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003240:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8003244:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8003246:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800324a:	3301      	adds	r3, #1
 800324c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8003250:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003254:	3308      	adds	r3, #8
 8003256:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800325a:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800325e:	4618      	mov	r0, r3
 8003260:	f000 fdc4 	bl	8003dec <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 8003264:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8003268:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800326c:	4413      	add	r3, r2
 800326e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8003272:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003276:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800327a:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800327c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003280:	3301      	adds	r3, #1
 8003282:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8003286:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800328a:	3301      	adds	r3, #1
 800328c:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8003290:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8003294:	4618      	mov	r0, r3
 8003296:	f000 fda9 	bl	8003dec <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800329a:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800329e:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 80032a2:	4413      	add	r3, r2
 80032a4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 80032a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80032ac:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 80032b0:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80032b2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80032b6:	3302      	adds	r3, #2
 80032b8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 80032bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80032c0:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 80032c4:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80032c6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80032ca:	3302      	adds	r3, #2
 80032cc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80032d0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80032d4:	2218      	movs	r2, #24
 80032d6:	2100      	movs	r1, #0
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fd95 	bl	8003e08 <memset>
  rq.ogf = 0x3f;
 80032de:	233f      	movs	r3, #63	; 0x3f
 80032e0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 80032e4:	2383      	movs	r3, #131	; 0x83
 80032e6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80032ea:	f107 030c 	add.w	r3, r7, #12
 80032ee:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80032f2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80032f6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80032fa:	f107 030b 	add.w	r3, r7, #11
 80032fe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8003302:	2301      	movs	r3, #1
 8003304:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8003308:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800330c:	2100      	movs	r1, #0
 800330e:	4618      	mov	r0, r3
 8003310:	f000 fac4 	bl	800389c <hci_send_req>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	da01      	bge.n	800331e <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 800331a:	23ff      	movs	r3, #255	; 0xff
 800331c:	e009      	b.n	8003332 <aci_gap_set_discoverable+0x1c0>
  if (status) {
 800331e:	f107 030b 	add.w	r3, r7, #11
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <aci_gap_set_discoverable+0x1be>
    return status;
 8003328:	f107 030b 	add.w	r3, r7, #11
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	e000      	b.n	8003332 <aci_gap_set_discoverable+0x1c0>
  }
  return BLE_STATUS_SUCCESS;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8003338:	46bd      	mov	sp, r7
 800333a:	bdb0      	pop	{r4, r5, r7, pc}

0800333c <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800333c:	b590      	push	{r4, r7, lr}
 800333e:	b0cf      	sub	sp, #316	; 0x13c
 8003340:	af00      	add	r7, sp, #0
 8003342:	4604      	mov	r4, r0
 8003344:	4608      	mov	r0, r1
 8003346:	4611      	mov	r1, r2
 8003348:	463a      	mov	r2, r7
 800334a:	6013      	str	r3, [r2, #0]
 800334c:	1dfb      	adds	r3, r7, #7
 800334e:	4622      	mov	r2, r4
 8003350:	701a      	strb	r2, [r3, #0]
 8003352:	1dbb      	adds	r3, r7, #6
 8003354:	4602      	mov	r2, r0
 8003356:	701a      	strb	r2, [r3, #0]
 8003358:	1d7b      	adds	r3, r7, #5
 800335a:	460a      	mov	r2, r1
 800335c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800335e:	f107 0314 	add.w	r3, r7, #20
 8003362:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003366:	f107 030c 	add.w	r3, r7, #12
 800336a:	2207      	movs	r2, #7
 800336c:	2100      	movs	r1, #0
 800336e:	4618      	mov	r0, r3
 8003370:	f000 fd4a 	bl	8003e08 <memset>
  uint8_t index_input = 0;
 8003374:	2300      	movs	r3, #0
 8003376:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 800337a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800337e:	1dfa      	adds	r2, r7, #7
 8003380:	7812      	ldrb	r2, [r2, #0]
 8003382:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8003384:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8003388:	3301      	adds	r3, #1
 800338a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800338e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003392:	1dba      	adds	r2, r7, #6
 8003394:	7812      	ldrb	r2, [r2, #0]
 8003396:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8003398:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800339c:	3301      	adds	r3, #1
 800339e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 80033a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033a6:	1d7a      	adds	r2, r7, #5
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80033ac:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80033b0:	3301      	adds	r3, #1
 80033b2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80033b6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80033ba:	2218      	movs	r2, #24
 80033bc:	2100      	movs	r1, #0
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 fd22 	bl	8003e08 <memset>
  rq.ogf = 0x3f;
 80033c4:	233f      	movs	r3, #63	; 0x3f
 80033c6:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 80033ca:	238a      	movs	r3, #138	; 0x8a
 80033cc:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80033d0:	f107 0314 	add.w	r3, r7, #20
 80033d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80033d8:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80033dc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80033e0:	f107 030c 	add.w	r3, r7, #12
 80033e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80033e8:	2307      	movs	r3, #7
 80033ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80033ee:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80033f2:	2100      	movs	r1, #0
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 fa51 	bl	800389c <hci_send_req>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	da01      	bge.n	8003404 <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 8003400:	23ff      	movs	r3, #255	; 0xff
 8003402:	e021      	b.n	8003448 <aci_gap_init+0x10c>
  if (resp.Status) {
 8003404:	f107 030c 	add.w	r3, r7, #12
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <aci_gap_init+0xda>
    return resp.Status;
 800340e:	f107 030c 	add.w	r3, r7, #12
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	e018      	b.n	8003448 <aci_gap_init+0x10c>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8003416:	f107 030c 	add.w	r3, r7, #12
 800341a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800341e:	b29a      	uxth	r2, r3
 8003420:	463b      	mov	r3, r7
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8003426:	f107 030c 	add.w	r3, r7, #12
 800342a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800342e:	b29a      	uxth	r2, r3
 8003430:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8003434:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8003436:	f107 030c 	add.w	r3, r7, #12
 800343a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800343e:	b29a      	uxth	r2, r3
 8003440:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003444:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800344e:	46bd      	mov	sp, r7
 8003450:	bd90      	pop	{r4, r7, pc}

08003452 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b088      	sub	sp, #32
 8003456:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8003458:	2300      	movs	r3, #0
 800345a:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800345c:	f107 0308 	add.w	r3, r7, #8
 8003460:	2218      	movs	r2, #24
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fccf 	bl	8003e08 <memset>
  rq.ogf = 0x3f;
 800346a:	233f      	movs	r3, #63	; 0x3f
 800346c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800346e:	f240 1301 	movw	r3, #257	; 0x101
 8003472:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003474:	1dfb      	adds	r3, r7, #7
 8003476:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8003478:	2301      	movs	r3, #1
 800347a:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800347c:	f107 0308 	add.w	r3, r7, #8
 8003480:	2100      	movs	r1, #0
 8003482:	4618      	mov	r0, r3
 8003484:	f000 fa0a 	bl	800389c <hci_send_req>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	da01      	bge.n	8003492 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800348e:	23ff      	movs	r3, #255	; 0xff
 8003490:	e005      	b.n	800349e <aci_gatt_init+0x4c>
  if (status) {
 8003492:	79fb      	ldrb	r3, [r7, #7]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <aci_gatt_init+0x4a>
    return status;
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	e000      	b.n	800349e <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3720      	adds	r7, #32
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 80034a6:	b5b0      	push	{r4, r5, r7, lr}
 80034a8:	b0cc      	sub	sp, #304	; 0x130
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	4605      	mov	r5, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	4610      	mov	r0, r2
 80034b2:	4619      	mov	r1, r3
 80034b4:	1dbb      	adds	r3, r7, #6
 80034b6:	462a      	mov	r2, r5
 80034b8:	801a      	strh	r2, [r3, #0]
 80034ba:	1d3b      	adds	r3, r7, #4
 80034bc:	4622      	mov	r2, r4
 80034be:	801a      	strh	r2, [r3, #0]
 80034c0:	1cfb      	adds	r3, r7, #3
 80034c2:	4602      	mov	r2, r0
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	1cbb      	adds	r3, r7, #2
 80034c8:	460a      	mov	r2, r1
 80034ca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 80034cc:	f107 030c 	add.w	r3, r7, #12
 80034d0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80034d4:	f107 030b 	add.w	r3, r7, #11
 80034d8:	2200      	movs	r2, #0
 80034da:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 80034e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80034e6:	1dba      	adds	r2, r7, #6
 80034e8:	8812      	ldrh	r2, [r2, #0]
 80034ea:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80034ec:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80034f0:	3302      	adds	r3, #2
 80034f2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 80034f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80034fa:	1d3a      	adds	r2, r7, #4
 80034fc:	8812      	ldrh	r2, [r2, #0]
 80034fe:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8003500:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003504:	3302      	adds	r3, #2
 8003506:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800350a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800350e:	1cfa      	adds	r2, r7, #3
 8003510:	7812      	ldrb	r2, [r2, #0]
 8003512:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8003514:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003518:	3301      	adds	r3, #1
 800351a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800351e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003522:	1cba      	adds	r2, r7, #2
 8003524:	7812      	ldrb	r2, [r2, #0]
 8003526:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8003528:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800352c:	3301      	adds	r3, #1
 800352e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8003532:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003536:	1d98      	adds	r0, r3, #6
 8003538:	1cbb      	adds	r3, r7, #2
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003542:	f000 fc53 	bl	8003dec <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 8003546:	1cbb      	adds	r3, r7, #2
 8003548:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	4413      	add	r3, r2
 8003550:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003554:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003558:	2218      	movs	r2, #24
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f000 fc53 	bl	8003e08 <memset>
  rq.ogf = 0x3f;
 8003562:	233f      	movs	r3, #63	; 0x3f
 8003564:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 8003568:	f44f 7383 	mov.w	r3, #262	; 0x106
 800356c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8003570:	f107 030c 	add.w	r3, r7, #12
 8003574:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8003578:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800357c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8003580:	f107 030b 	add.w	r3, r7, #11
 8003584:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8003588:	2301      	movs	r3, #1
 800358a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800358e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003592:	2100      	movs	r1, #0
 8003594:	4618      	mov	r0, r3
 8003596:	f000 f981 	bl	800389c <hci_send_req>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	da01      	bge.n	80035a4 <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 80035a0:	23ff      	movs	r3, #255	; 0xff
 80035a2:	e009      	b.n	80035b8 <aci_gatt_update_char_value+0x112>
  if (status) {
 80035a4:	f107 030b 	add.w	r3, r7, #11
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <aci_gatt_update_char_value+0x110>
    return status;
 80035ae:	f107 030b 	add.w	r3, r7, #11
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	e000      	b.n	80035b8 <aci_gatt_update_char_value+0x112>
  }
  return BLE_STATUS_SUCCESS;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80035be:	46bd      	mov	sp, r7
 80035c0:	bdb0      	pop	{r4, r5, r7, pc}

080035c2 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b0cc      	sub	sp, #304	; 0x130
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	463b      	mov	r3, r7
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	1dfb      	adds	r3, r7, #7
 80035ce:	4602      	mov	r2, r0
 80035d0:	701a      	strb	r2, [r3, #0]
 80035d2:	1dbb      	adds	r3, r7, #6
 80035d4:	460a      	mov	r2, r1
 80035d6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80035d8:	f107 030c 	add.w	r3, r7, #12
 80035dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80035e0:	f107 030b 	add.w	r3, r7, #11
 80035e4:	2200      	movs	r2, #0
 80035e6:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80035e8:	2300      	movs	r3, #0
 80035ea:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 80035ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80035f2:	1dfa      	adds	r2, r7, #7
 80035f4:	7812      	ldrb	r2, [r2, #0]
 80035f6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80035f8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80035fc:	3301      	adds	r3, #1
 80035fe:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 8003602:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003606:	1dba      	adds	r2, r7, #6
 8003608:	7812      	ldrb	r2, [r2, #0]
 800360a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800360c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003610:	3301      	adds	r3, #1
 8003612:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 8003616:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800361a:	1c98      	adds	r0, r3, #2
 800361c:	1dbb      	adds	r3, r7, #6
 800361e:	781a      	ldrb	r2, [r3, #0]
 8003620:	463b      	mov	r3, r7
 8003622:	6819      	ldr	r1, [r3, #0]
 8003624:	f000 fbe2 	bl	8003dec <memcpy>
    index_input += Length*sizeof(uint8_t);
 8003628:	1dbb      	adds	r3, r7, #6
 800362a:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	4413      	add	r3, r2
 8003632:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003636:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800363a:	2218      	movs	r2, #24
 800363c:	2100      	movs	r1, #0
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fbe2 	bl	8003e08 <memset>
  rq.ogf = 0x3f;
 8003644:	233f      	movs	r3, #63	; 0x3f
 8003646:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800364a:	230c      	movs	r3, #12
 800364c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8003650:	f107 030c 	add.w	r3, r7, #12
 8003654:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8003658:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800365c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8003660:	f107 030b 	add.w	r3, r7, #11
 8003664:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8003668:	2301      	movs	r3, #1
 800366a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800366e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f000 f911 	bl	800389c <hci_send_req>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	da01      	bge.n	8003684 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 8003680:	23ff      	movs	r3, #255	; 0xff
 8003682:	e009      	b.n	8003698 <aci_hal_write_config_data+0xd6>
  if (status) {
 8003684:	f107 030b 	add.w	r3, r7, #11
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <aci_hal_write_config_data+0xd4>
    return status;
 800368e:	f107 030b 	add.w	r3, r7, #11
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	e000      	b.n	8003698 <aci_hal_write_config_data+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b085      	sub	sp, #20
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3308      	adds	r3, #8
 80036ae:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2b04      	cmp	r3, #4
 80036b6:	d001      	beq.n	80036bc <verify_packet+0x1a>
    return 1; /* Incorrect type */
 80036b8:	2301      	movs	r3, #1
 80036ba:	e00c      	b.n	80036d6 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	3302      	adds	r3, #2
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	461a      	mov	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80036ca:	3b03      	subs	r3, #3
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d001      	beq.n	80036d4 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 80036d0:	2302      	movs	r3, #2
 80036d2:	e000      	b.n	80036d6 <verify_packet+0x34>
  
  return 0;      
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
	...

080036e4 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b0a6      	sub	sp, #152	; 0x98
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	607b      	str	r3, [r7, #4]
 80036ec:	4603      	mov	r3, r0
 80036ee:	81fb      	strh	r3, [r7, #14]
 80036f0:	460b      	mov	r3, r1
 80036f2:	81bb      	strh	r3, [r7, #12]
 80036f4:	4613      	mov	r3, r2
 80036f6:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 80036f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003700:	b21a      	sxth	r2, r3
 8003702:	89fb      	ldrh	r3, [r7, #14]
 8003704:	029b      	lsls	r3, r3, #10
 8003706:	b21b      	sxth	r3, r3
 8003708:	4313      	orrs	r3, r2
 800370a:	b21b      	sxth	r3, r3
 800370c:	b29b      	uxth	r3, r3
 800370e:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8003710:	7afb      	ldrb	r3, [r7, #11]
 8003712:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8003714:	2301      	movs	r3, #1
 8003716:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8003718:	f107 0318 	add.w	r3, r7, #24
 800371c:	3301      	adds	r3, #1
 800371e:	461a      	mov	r2, r3
 8003720:	f107 0314 	add.w	r3, r7, #20
 8003724:	8819      	ldrh	r1, [r3, #0]
 8003726:	789b      	ldrb	r3, [r3, #2]
 8003728:	8011      	strh	r1, [r2, #0]
 800372a:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800372c:	f107 0318 	add.w	r3, r7, #24
 8003730:	3304      	adds	r3, #4
 8003732:	7afa      	ldrb	r2, [r7, #11]
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fb58 	bl	8003dec <memcpy>
  
  if (hciContext.io.Send)
 800373c:	4b08      	ldr	r3, [pc, #32]	; (8003760 <send_cmd+0x7c>)
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d009      	beq.n	8003758 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8003744:	4b06      	ldr	r3, [pc, #24]	; (8003760 <send_cmd+0x7c>)
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	7afa      	ldrb	r2, [r7, #11]
 800374a:	b292      	uxth	r2, r2
 800374c:	3204      	adds	r2, #4
 800374e:	b291      	uxth	r1, r2
 8003750:	f107 0218 	add.w	r2, r7, #24
 8003754:	4610      	mov	r0, r2
 8003756:	4798      	blx	r3
  }
}
 8003758:	bf00      	nop
 800375a:	3798      	adds	r7, #152	; 0x98
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	20000714 	.word	0x20000714

08003764 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800376e:	e00a      	b.n	8003786 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8003770:	f107 030c 	add.w	r3, r7, #12
 8003774:	4619      	mov	r1, r3
 8003776:	6838      	ldr	r0, [r7, #0]
 8003778:	f000 fabe 	bl	8003cf8 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4619      	mov	r1, r3
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 fa25 	bl	8003bd0 <list_insert_head>
  while (!list_is_empty(src_list))
 8003786:	6838      	ldr	r0, [r7, #0]
 8003788:	f000 fa00 	bl	8003b8c <list_is_empty>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0ee      	beq.n	8003770 <move_list+0xc>
  }
}
 8003792:	bf00      	nop
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80037a2:	e009      	b.n	80037b8 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80037a4:	1d3b      	adds	r3, r7, #4
 80037a6:	4619      	mov	r1, r3
 80037a8:	4809      	ldr	r0, [pc, #36]	; (80037d0 <free_event_list+0x34>)
 80037aa:	f000 fa7e 	bl	8003caa <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4619      	mov	r1, r3
 80037b2:	4808      	ldr	r0, [pc, #32]	; (80037d4 <free_event_list+0x38>)
 80037b4:	f000 fa32 	bl	8003c1c <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80037b8:	4806      	ldr	r0, [pc, #24]	; (80037d4 <free_event_list+0x38>)
 80037ba:	f000 fac4 	bl	8003d46 <list_get_size>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	ddef      	ble.n	80037a4 <free_event_list+0x8>
  }
}
 80037c4:	bf00      	nop
 80037c6:	bf00      	nop
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	200007ec 	.word	0x200007ec
 80037d4:	200007e4 	.word	0x200007e4

080037d8 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 80037e8:	4a18      	ldr	r2, [pc, #96]	; (800384c <hci_init+0x74>)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80037ee:	4818      	ldr	r0, [pc, #96]	; (8003850 <hci_init+0x78>)
 80037f0:	f000 f9bc 	bl	8003b6c <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80037f4:	4817      	ldr	r0, [pc, #92]	; (8003854 <hci_init+0x7c>)
 80037f6:	f000 f9b9 	bl	8003b6c <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 80037fa:	f7fd f85d 	bl	80008b8 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80037fe:	2300      	movs	r3, #0
 8003800:	73fb      	strb	r3, [r7, #15]
 8003802:	e00c      	b.n	800381e <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8003804:	7bfb      	ldrb	r3, [r7, #15]
 8003806:	228c      	movs	r2, #140	; 0x8c
 8003808:	fb02 f303 	mul.w	r3, r2, r3
 800380c:	4a12      	ldr	r2, [pc, #72]	; (8003858 <hci_init+0x80>)
 800380e:	4413      	add	r3, r2
 8003810:	4619      	mov	r1, r3
 8003812:	480f      	ldr	r0, [pc, #60]	; (8003850 <hci_init+0x78>)
 8003814:	f000 fa02 	bl	8003c1c <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	3301      	adds	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	2b09      	cmp	r3, #9
 8003822:	d9ef      	bls.n	8003804 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8003824:	4b09      	ldr	r3, [pc, #36]	; (800384c <hci_init+0x74>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d003      	beq.n	8003834 <hci_init+0x5c>
 800382c:	4b07      	ldr	r3, [pc, #28]	; (800384c <hci_init+0x74>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2000      	movs	r0, #0
 8003832:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8003834:	4b05      	ldr	r3, [pc, #20]	; (800384c <hci_init+0x74>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <hci_init+0x6a>
 800383c:	4b03      	ldr	r3, [pc, #12]	; (800384c <hci_init+0x74>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4798      	blx	r3
}
 8003842:	bf00      	nop
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000714 	.word	0x20000714
 8003850:	200007e4 	.word	0x200007e4
 8003854:	200007ec 	.word	0x200007ec
 8003858:	2000019c 	.word	0x2000019c

0800385c <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a0b      	ldr	r2, [pc, #44]	; (8003898 <hci_register_io_bus+0x3c>)
 800386a:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	4a09      	ldr	r2, [pc, #36]	; (8003898 <hci_register_io_bus+0x3c>)
 8003872:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
 8003878:	4a07      	ldr	r2, [pc, #28]	; (8003898 <hci_register_io_bus+0x3c>)
 800387a:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	4a05      	ldr	r2, [pc, #20]	; (8003898 <hci_register_io_bus+0x3c>)
 8003882:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	4a03      	ldr	r2, [pc, #12]	; (8003898 <hci_register_io_bus+0x3c>)
 800388a:	6093      	str	r3, [r2, #8]
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	20000714 	.word	0x20000714

0800389c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08e      	sub	sp, #56	; 0x38
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	885b      	ldrh	r3, [r3, #2]
 80038ac:	b21b      	sxth	r3, r3
 80038ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038b2:	b21a      	sxth	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	881b      	ldrh	r3, [r3, #0]
 80038b8:	029b      	lsls	r3, r3, #10
 80038ba:	b21b      	sxth	r3, r3
 80038bc:	4313      	orrs	r3, r2
 80038be:	b21b      	sxth	r3, r3
 80038c0:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 80038c2:	2300      	movs	r3, #0
 80038c4:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 80038c6:	f107 0308 	add.w	r3, r7, #8
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 f94e 	bl	8003b6c <list_init_head>

  free_event_list();
 80038d0:	f7ff ff64 	bl	800379c <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	8818      	ldrh	r0, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	8859      	ldrh	r1, [r3, #2]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f7ff fefd 	bl	80036e4 <send_cmd>
  
  if (async)
 80038ea:	78fb      	ldrb	r3, [r7, #3]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <hci_send_req+0x58>
  {
    return 0;
 80038f0:	2300      	movs	r3, #0
 80038f2:	e0e5      	b.n	8003ac0 <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 80038f4:	f7fd fcf8 	bl	80012e8 <HAL_GetTick>
 80038f8:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80038fa:	f7fd fcf5 	bl	80012e8 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003908:	f200 80b6 	bhi.w	8003a78 <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800390c:	486e      	ldr	r0, [pc, #440]	; (8003ac8 <hci_send_req+0x22c>)
 800390e:	f000 f93d 	bl	8003b8c <list_is_empty>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d000      	beq.n	800391a <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8003918:	e7ef      	b.n	80038fa <hci_send_req+0x5e>
      {
        break;
 800391a:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800391c:	f107 0310 	add.w	r3, r7, #16
 8003920:	4619      	mov	r1, r3
 8003922:	4869      	ldr	r0, [pc, #420]	; (8003ac8 <hci_send_req+0x22c>)
 8003924:	f000 f9c1 	bl	8003caa <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	3308      	adds	r3, #8
 800392c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800392e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	2b04      	cmp	r3, #4
 8003934:	d17b      	bne.n	8003a2e <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 8003936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003938:	3301      	adds	r3, #1
 800393a:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	3308      	adds	r3, #8
 8003940:	3303      	adds	r3, #3
 8003942:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800394a:	3b03      	subs	r3, #3
 800394c:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800394e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b3e      	cmp	r3, #62	; 0x3e
 8003954:	d04d      	beq.n	80039f2 <hci_send_req+0x156>
 8003956:	2b3e      	cmp	r3, #62	; 0x3e
 8003958:	dc6b      	bgt.n	8003a32 <hci_send_req+0x196>
 800395a:	2b10      	cmp	r3, #16
 800395c:	f000 808e 	beq.w	8003a7c <hci_send_req+0x1e0>
 8003960:	2b10      	cmp	r3, #16
 8003962:	dc66      	bgt.n	8003a32 <hci_send_req+0x196>
 8003964:	2b0e      	cmp	r3, #14
 8003966:	d024      	beq.n	80039b2 <hci_send_req+0x116>
 8003968:	2b0f      	cmp	r3, #15
 800396a:	d162      	bne.n	8003a32 <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	885b      	ldrh	r3, [r3, #2]
 8003974:	b29b      	uxth	r3, r3
 8003976:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003978:	429a      	cmp	r2, r3
 800397a:	f040 8081 	bne.w	8003a80 <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2b0f      	cmp	r3, #15
 8003984:	d004      	beq.n	8003990 <hci_send_req+0xf4>
          if (cs->status) {
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d053      	beq.n	8003a36 <hci_send_req+0x19a>
            goto failed;
 800398e:	e07a      	b.n	8003a86 <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	695a      	ldr	r2, [r3, #20]
 8003994:	6a3b      	ldr	r3, [r7, #32]
 8003996:	429a      	cmp	r2, r3
 8003998:	bf28      	it	cs
 800399a:	461a      	movcs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6918      	ldr	r0, [r3, #16]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	461a      	mov	r2, r3
 80039aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039ac:	f000 fa1e 	bl	8003dec <memcpy>
        goto done;
 80039b0:	e07a      	b.n	8003aa8 <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 80039b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b4:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80039bc:	b29b      	uxth	r3, r3
 80039be:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d15f      	bne.n	8003a84 <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 80039c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c6:	3303      	adds	r3, #3
 80039c8:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	3b03      	subs	r3, #3
 80039ce:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	695a      	ldr	r2, [r3, #20]
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	bf28      	it	cs
 80039da:	461a      	movcs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6918      	ldr	r0, [r3, #16]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	461a      	mov	r2, r3
 80039ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039ec:	f000 f9fe 	bl	8003dec <memcpy>
        goto done;
 80039f0:	e05a      	b.n	8003aa8 <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	461a      	mov	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d11a      	bne.n	8003a3a <hci_send_req+0x19e>
          break;
      
        len -= 1;
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	3b01      	subs	r3, #1
 8003a08:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695a      	ldr	r2, [r3, #20]
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	bf28      	it	cs
 8003a14:	461a      	movcs	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6918      	ldr	r0, [r3, #16]
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	1c59      	adds	r1, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	461a      	mov	r2, r3
 8003a28:	f000 f9e0 	bl	8003dec <memcpy>
        goto done;
 8003a2c:	e03c      	b.n	8003aa8 <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 8003a2e:	bf00      	nop
 8003a30:	e004      	b.n	8003a3c <hci_send_req+0x1a0>
        break;
 8003a32:	bf00      	nop
 8003a34:	e002      	b.n	8003a3c <hci_send_req+0x1a0>
          break;
 8003a36:	bf00      	nop
 8003a38:	e000      	b.n	8003a3c <hci_send_req+0x1a0>
          break;
 8003a3a:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8003a3c:	4823      	ldr	r0, [pc, #140]	; (8003acc <hci_send_req+0x230>)
 8003a3e:	f000 f8a5 	bl	8003b8c <list_is_empty>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00d      	beq.n	8003a64 <hci_send_req+0x1c8>
 8003a48:	481f      	ldr	r0, [pc, #124]	; (8003ac8 <hci_send_req+0x22c>)
 8003a4a:	f000 f89f 	bl	8003b8c <list_is_empty>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d007      	beq.n	8003a64 <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	4619      	mov	r1, r3
 8003a58:	481c      	ldr	r0, [pc, #112]	; (8003acc <hci_send_req+0x230>)
 8003a5a:	f000 f8df 	bl	8003c1c <list_insert_tail>
      hciReadPacket=NULL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	613b      	str	r3, [r7, #16]
 8003a62:	e008      	b.n	8003a76 <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	f107 0308 	add.w	r3, r7, #8
 8003a6a:	4611      	mov	r1, r2
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f000 f8d5 	bl	8003c1c <list_insert_tail>
      hciReadPacket=NULL;
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
  {
 8003a76:	e73d      	b.n	80038f4 <hci_send_req+0x58>
        goto failed;
 8003a78:	bf00      	nop
 8003a7a:	e004      	b.n	8003a86 <hci_send_req+0x1ea>
        goto failed;
 8003a7c:	bf00      	nop
 8003a7e:	e002      	b.n	8003a86 <hci_send_req+0x1ea>
          goto failed;
 8003a80:	bf00      	nop
 8003a82:	e000      	b.n	8003a86 <hci_send_req+0x1ea>
          goto failed;
 8003a84:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d004      	beq.n	8003a96 <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	4619      	mov	r1, r3
 8003a90:	480e      	ldr	r0, [pc, #56]	; (8003acc <hci_send_req+0x230>)
 8003a92:	f000 f89d 	bl	8003bd0 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8003a96:	f107 0308 	add.w	r3, r7, #8
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	480a      	ldr	r0, [pc, #40]	; (8003ac8 <hci_send_req+0x22c>)
 8003a9e:	f7ff fe61 	bl	8003764 <move_list>

  return -1;
 8003aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa6:	e00b      	b.n	8003ac0 <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4807      	ldr	r0, [pc, #28]	; (8003acc <hci_send_req+0x230>)
 8003aae:	f000 f88f 	bl	8003bd0 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8003ab2:	f107 0308 	add.w	r3, r7, #8
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4803      	ldr	r0, [pc, #12]	; (8003ac8 <hci_send_req+0x22c>)
 8003aba:	f7ff fe53 	bl	8003764 <move_list>

  return 0;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3738      	adds	r7, #56	; 0x38
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	200007ec 	.word	0x200007ec
 8003acc:	200007e4 	.word	0x200007e4

08003ad0 <hci_notify_asynch_evt>:
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
}

int32_t hci_notify_asynch_evt(void* pdata)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8003adc:	2300      	movs	r3, #0
 8003ade:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8003ae0:	481f      	ldr	r0, [pc, #124]	; (8003b60 <hci_notify_asynch_evt+0x90>)
 8003ae2:	f000 f853 	bl	8003b8c <list_is_empty>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d132      	bne.n	8003b52 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8003aec:	f107 030c 	add.w	r3, r7, #12
 8003af0:	4619      	mov	r1, r3
 8003af2:	481b      	ldr	r0, [pc, #108]	; (8003b60 <hci_notify_asynch_evt+0x90>)
 8003af4:	f000 f8d9 	bl	8003caa <list_remove_head>
    
    if (hciContext.io.Receive)
 8003af8:	4b1a      	ldr	r3, [pc, #104]	; (8003b64 <hci_notify_asynch_evt+0x94>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d02a      	beq.n	8003b56 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8003b00:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <hci_notify_asynch_evt+0x94>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	3208      	adds	r2, #8
 8003b08:	2180      	movs	r1, #128	; 0x80
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4798      	blx	r3
 8003b0e:	4603      	mov	r3, r0
 8003b10:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8003b12:	7cfb      	ldrb	r3, [r7, #19]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d016      	beq.n	8003b46 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	7cfa      	ldrb	r2, [r7, #19]
 8003b1c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff fdbd 	bl	80036a2 <verify_packet>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d105      	bne.n	8003b3a <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4619      	mov	r1, r3
 8003b32:	480d      	ldr	r0, [pc, #52]	; (8003b68 <hci_notify_asynch_evt+0x98>)
 8003b34:	f000 f872 	bl	8003c1c <list_insert_tail>
 8003b38:	e00d      	b.n	8003b56 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	4808      	ldr	r0, [pc, #32]	; (8003b60 <hci_notify_asynch_evt+0x90>)
 8003b40:	f000 f846 	bl	8003bd0 <list_insert_head>
 8003b44:	e007      	b.n	8003b56 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4805      	ldr	r0, [pc, #20]	; (8003b60 <hci_notify_asynch_evt+0x90>)
 8003b4c:	f000 f840 	bl	8003bd0 <list_insert_head>
 8003b50:	e001      	b.n	8003b56 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8003b52:	2301      	movs	r3, #1
 8003b54:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003b56:	697b      	ldr	r3, [r7, #20]
  
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	200007e4 	.word	0x200007e4
 8003b64:	20000714 	.word	0x20000714
 8003b68:	200007ec 	.word	0x200007ec

08003b6c <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	605a      	str	r2, [r3, #4]
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b087      	sub	sp, #28
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b94:	f3ef 8310 	mrs	r3, PRIMASK
 8003b98:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003b9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b9e:	b672      	cpsid	i
}
 8003ba0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d102      	bne.n	8003bb2 <list_is_empty+0x26>
  {
    return_value = 1;
 8003bac:	2301      	movs	r3, #1
 8003bae:	75fb      	strb	r3, [r7, #23]
 8003bb0:	e001      	b.n	8003bb6 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	75fb      	strb	r3, [r7, #23]
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f383 8810 	msr	PRIMASK, r3
}
 8003bc0:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8003bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	371c      	adds	r7, #28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b087      	sub	sp, #28
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bda:	f3ef 8310 	mrs	r3, PRIMASK
 8003bde:	60fb      	str	r3, [r7, #12]
  return(result);
 8003be0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003be2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003be4:	b672      	cpsid	i
}
 8003be6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	605a      	str	r2, [r3, #4]
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f383 8810 	msr	PRIMASK, r3
}
 8003c0e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003c10:	bf00      	nop
 8003c12:	371c      	adds	r7, #28
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c26:	f3ef 8310 	mrs	r3, PRIMASK
 8003c2a:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003c2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c30:	b672      	cpsid	i
}
 8003c32:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f383 8810 	msr	PRIMASK, r3
}
 8003c5a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003c5c:	bf00      	nop
 8003c5e:	371c      	adds	r7, #28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c70:	f3ef 8310 	mrs	r3, PRIMASK
 8003c74:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c76:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003c78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c7a:	b672      	cpsid	i
}
 8003c7c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6852      	ldr	r2, [r2, #4]
 8003c90:	605a      	str	r2, [r3, #4]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	f383 8810 	msr	PRIMASK, r3
}
 8003c9c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003c9e:	bf00      	nop
 8003ca0:	371c      	adds	r7, #28
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b086      	sub	sp, #24
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cb4:	f3ef 8310 	mrs	r3, PRIMASK
 8003cb8:	60fb      	str	r3, [r7, #12]
  return(result);
 8003cba:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003cbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003cbe:	b672      	cpsid	i
}
 8003cc0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff ffca 	bl	8003c68 <list_remove_node>
  (*node)->next = NULL;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	f383 8810 	msr	PRIMASK, r3
}
 8003cee:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003cf0:	bf00      	nop
 8003cf2:	3718      	adds	r7, #24
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d02:	f3ef 8310 	mrs	r3, PRIMASK
 8003d06:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d08:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003d0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d0c:	b672      	cpsid	i
}
 8003d0e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff ffa3 	bl	8003c68 <list_remove_node>
  (*node)->next = NULL;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	605a      	str	r2, [r3, #4]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	f383 8810 	msr	PRIMASK, r3
}
 8003d3c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003d3e:	bf00      	nop
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b089      	sub	sp, #36	; 0x24
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  int size = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d52:	f3ef 8310 	mrs	r3, PRIMASK
 8003d56:	613b      	str	r3, [r7, #16]
  return(result);
 8003d58:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003d5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d5c:	b672      	cpsid	i
}
 8003d5e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8003d66:	e005      	b.n	8003d74 <list_get_size+0x2e>
  {
    size++;
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d1f5      	bne.n	8003d68 <list_get_size+0x22>
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f383 8810 	msr	PRIMASK, r3
}
 8003d86:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8003d88:	69fb      	ldr	r3, [r7, #28]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3724      	adds	r7, #36	; 0x24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
	...

08003d98 <__errno>:
 8003d98:	4b01      	ldr	r3, [pc, #4]	; (8003da0 <__errno+0x8>)
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	20000014 	.word	0x20000014

08003da4 <__libc_init_array>:
 8003da4:	b570      	push	{r4, r5, r6, lr}
 8003da6:	4d0d      	ldr	r5, [pc, #52]	; (8003ddc <__libc_init_array+0x38>)
 8003da8:	4c0d      	ldr	r4, [pc, #52]	; (8003de0 <__libc_init_array+0x3c>)
 8003daa:	1b64      	subs	r4, r4, r5
 8003dac:	10a4      	asrs	r4, r4, #2
 8003dae:	2600      	movs	r6, #0
 8003db0:	42a6      	cmp	r6, r4
 8003db2:	d109      	bne.n	8003dc8 <__libc_init_array+0x24>
 8003db4:	4d0b      	ldr	r5, [pc, #44]	; (8003de4 <__libc_init_array+0x40>)
 8003db6:	4c0c      	ldr	r4, [pc, #48]	; (8003de8 <__libc_init_array+0x44>)
 8003db8:	f000 ff84 	bl	8004cc4 <_init>
 8003dbc:	1b64      	subs	r4, r4, r5
 8003dbe:	10a4      	asrs	r4, r4, #2
 8003dc0:	2600      	movs	r6, #0
 8003dc2:	42a6      	cmp	r6, r4
 8003dc4:	d105      	bne.n	8003dd2 <__libc_init_array+0x2e>
 8003dc6:	bd70      	pop	{r4, r5, r6, pc}
 8003dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dcc:	4798      	blx	r3
 8003dce:	3601      	adds	r6, #1
 8003dd0:	e7ee      	b.n	8003db0 <__libc_init_array+0xc>
 8003dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dd6:	4798      	blx	r3
 8003dd8:	3601      	adds	r6, #1
 8003dda:	e7f2      	b.n	8003dc2 <__libc_init_array+0x1e>
 8003ddc:	08004e60 	.word	0x08004e60
 8003de0:	08004e60 	.word	0x08004e60
 8003de4:	08004e60 	.word	0x08004e60
 8003de8:	08004e64 	.word	0x08004e64

08003dec <memcpy>:
 8003dec:	440a      	add	r2, r1
 8003dee:	4291      	cmp	r1, r2
 8003df0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003df4:	d100      	bne.n	8003df8 <memcpy+0xc>
 8003df6:	4770      	bx	lr
 8003df8:	b510      	push	{r4, lr}
 8003dfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e02:	4291      	cmp	r1, r2
 8003e04:	d1f9      	bne.n	8003dfa <memcpy+0xe>
 8003e06:	bd10      	pop	{r4, pc}

08003e08 <memset>:
 8003e08:	4402      	add	r2, r0
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d100      	bne.n	8003e12 <memset+0xa>
 8003e10:	4770      	bx	lr
 8003e12:	f803 1b01 	strb.w	r1, [r3], #1
 8003e16:	e7f9      	b.n	8003e0c <memset+0x4>

08003e18 <iprintf>:
 8003e18:	b40f      	push	{r0, r1, r2, r3}
 8003e1a:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <iprintf+0x2c>)
 8003e1c:	b513      	push	{r0, r1, r4, lr}
 8003e1e:	681c      	ldr	r4, [r3, #0]
 8003e20:	b124      	cbz	r4, 8003e2c <iprintf+0x14>
 8003e22:	69a3      	ldr	r3, [r4, #24]
 8003e24:	b913      	cbnz	r3, 8003e2c <iprintf+0x14>
 8003e26:	4620      	mov	r0, r4
 8003e28:	f000 f866 	bl	8003ef8 <__sinit>
 8003e2c:	ab05      	add	r3, sp, #20
 8003e2e:	9a04      	ldr	r2, [sp, #16]
 8003e30:	68a1      	ldr	r1, [r4, #8]
 8003e32:	9301      	str	r3, [sp, #4]
 8003e34:	4620      	mov	r0, r4
 8003e36:	f000 f983 	bl	8004140 <_vfiprintf_r>
 8003e3a:	b002      	add	sp, #8
 8003e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e40:	b004      	add	sp, #16
 8003e42:	4770      	bx	lr
 8003e44:	20000014 	.word	0x20000014

08003e48 <std>:
 8003e48:	2300      	movs	r3, #0
 8003e4a:	b510      	push	{r4, lr}
 8003e4c:	4604      	mov	r4, r0
 8003e4e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e56:	6083      	str	r3, [r0, #8]
 8003e58:	8181      	strh	r1, [r0, #12]
 8003e5a:	6643      	str	r3, [r0, #100]	; 0x64
 8003e5c:	81c2      	strh	r2, [r0, #14]
 8003e5e:	6183      	str	r3, [r0, #24]
 8003e60:	4619      	mov	r1, r3
 8003e62:	2208      	movs	r2, #8
 8003e64:	305c      	adds	r0, #92	; 0x5c
 8003e66:	f7ff ffcf 	bl	8003e08 <memset>
 8003e6a:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <std+0x38>)
 8003e6c:	6263      	str	r3, [r4, #36]	; 0x24
 8003e6e:	4b05      	ldr	r3, [pc, #20]	; (8003e84 <std+0x3c>)
 8003e70:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e72:	4b05      	ldr	r3, [pc, #20]	; (8003e88 <std+0x40>)
 8003e74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e76:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <std+0x44>)
 8003e78:	6224      	str	r4, [r4, #32]
 8003e7a:	6323      	str	r3, [r4, #48]	; 0x30
 8003e7c:	bd10      	pop	{r4, pc}
 8003e7e:	bf00      	nop
 8003e80:	080046e9 	.word	0x080046e9
 8003e84:	0800470b 	.word	0x0800470b
 8003e88:	08004743 	.word	0x08004743
 8003e8c:	08004767 	.word	0x08004767

08003e90 <_cleanup_r>:
 8003e90:	4901      	ldr	r1, [pc, #4]	; (8003e98 <_cleanup_r+0x8>)
 8003e92:	f000 b8af 	b.w	8003ff4 <_fwalk_reent>
 8003e96:	bf00      	nop
 8003e98:	08004a41 	.word	0x08004a41

08003e9c <__sfmoreglue>:
 8003e9c:	b570      	push	{r4, r5, r6, lr}
 8003e9e:	1e4a      	subs	r2, r1, #1
 8003ea0:	2568      	movs	r5, #104	; 0x68
 8003ea2:	4355      	muls	r5, r2
 8003ea4:	460e      	mov	r6, r1
 8003ea6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003eaa:	f000 f8c5 	bl	8004038 <_malloc_r>
 8003eae:	4604      	mov	r4, r0
 8003eb0:	b140      	cbz	r0, 8003ec4 <__sfmoreglue+0x28>
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	e9c0 1600 	strd	r1, r6, [r0]
 8003eb8:	300c      	adds	r0, #12
 8003eba:	60a0      	str	r0, [r4, #8]
 8003ebc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003ec0:	f7ff ffa2 	bl	8003e08 <memset>
 8003ec4:	4620      	mov	r0, r4
 8003ec6:	bd70      	pop	{r4, r5, r6, pc}

08003ec8 <__sfp_lock_acquire>:
 8003ec8:	4801      	ldr	r0, [pc, #4]	; (8003ed0 <__sfp_lock_acquire+0x8>)
 8003eca:	f000 b8b3 	b.w	8004034 <__retarget_lock_acquire_recursive>
 8003ece:	bf00      	nop
 8003ed0:	200007fc 	.word	0x200007fc

08003ed4 <__sfp_lock_release>:
 8003ed4:	4801      	ldr	r0, [pc, #4]	; (8003edc <__sfp_lock_release+0x8>)
 8003ed6:	f000 b8ae 	b.w	8004036 <__retarget_lock_release_recursive>
 8003eda:	bf00      	nop
 8003edc:	200007fc 	.word	0x200007fc

08003ee0 <__sinit_lock_acquire>:
 8003ee0:	4801      	ldr	r0, [pc, #4]	; (8003ee8 <__sinit_lock_acquire+0x8>)
 8003ee2:	f000 b8a7 	b.w	8004034 <__retarget_lock_acquire_recursive>
 8003ee6:	bf00      	nop
 8003ee8:	200007f7 	.word	0x200007f7

08003eec <__sinit_lock_release>:
 8003eec:	4801      	ldr	r0, [pc, #4]	; (8003ef4 <__sinit_lock_release+0x8>)
 8003eee:	f000 b8a2 	b.w	8004036 <__retarget_lock_release_recursive>
 8003ef2:	bf00      	nop
 8003ef4:	200007f7 	.word	0x200007f7

08003ef8 <__sinit>:
 8003ef8:	b510      	push	{r4, lr}
 8003efa:	4604      	mov	r4, r0
 8003efc:	f7ff fff0 	bl	8003ee0 <__sinit_lock_acquire>
 8003f00:	69a3      	ldr	r3, [r4, #24]
 8003f02:	b11b      	cbz	r3, 8003f0c <__sinit+0x14>
 8003f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f08:	f7ff bff0 	b.w	8003eec <__sinit_lock_release>
 8003f0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f10:	6523      	str	r3, [r4, #80]	; 0x50
 8003f12:	4b13      	ldr	r3, [pc, #76]	; (8003f60 <__sinit+0x68>)
 8003f14:	4a13      	ldr	r2, [pc, #76]	; (8003f64 <__sinit+0x6c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f1a:	42a3      	cmp	r3, r4
 8003f1c:	bf04      	itt	eq
 8003f1e:	2301      	moveq	r3, #1
 8003f20:	61a3      	streq	r3, [r4, #24]
 8003f22:	4620      	mov	r0, r4
 8003f24:	f000 f820 	bl	8003f68 <__sfp>
 8003f28:	6060      	str	r0, [r4, #4]
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	f000 f81c 	bl	8003f68 <__sfp>
 8003f30:	60a0      	str	r0, [r4, #8]
 8003f32:	4620      	mov	r0, r4
 8003f34:	f000 f818 	bl	8003f68 <__sfp>
 8003f38:	2200      	movs	r2, #0
 8003f3a:	60e0      	str	r0, [r4, #12]
 8003f3c:	2104      	movs	r1, #4
 8003f3e:	6860      	ldr	r0, [r4, #4]
 8003f40:	f7ff ff82 	bl	8003e48 <std>
 8003f44:	68a0      	ldr	r0, [r4, #8]
 8003f46:	2201      	movs	r2, #1
 8003f48:	2109      	movs	r1, #9
 8003f4a:	f7ff ff7d 	bl	8003e48 <std>
 8003f4e:	68e0      	ldr	r0, [r4, #12]
 8003f50:	2202      	movs	r2, #2
 8003f52:	2112      	movs	r1, #18
 8003f54:	f7ff ff78 	bl	8003e48 <std>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	61a3      	str	r3, [r4, #24]
 8003f5c:	e7d2      	b.n	8003f04 <__sinit+0xc>
 8003f5e:	bf00      	nop
 8003f60:	08004dc0 	.word	0x08004dc0
 8003f64:	08003e91 	.word	0x08003e91

08003f68 <__sfp>:
 8003f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6a:	4607      	mov	r7, r0
 8003f6c:	f7ff ffac 	bl	8003ec8 <__sfp_lock_acquire>
 8003f70:	4b1e      	ldr	r3, [pc, #120]	; (8003fec <__sfp+0x84>)
 8003f72:	681e      	ldr	r6, [r3, #0]
 8003f74:	69b3      	ldr	r3, [r6, #24]
 8003f76:	b913      	cbnz	r3, 8003f7e <__sfp+0x16>
 8003f78:	4630      	mov	r0, r6
 8003f7a:	f7ff ffbd 	bl	8003ef8 <__sinit>
 8003f7e:	3648      	adds	r6, #72	; 0x48
 8003f80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003f84:	3b01      	subs	r3, #1
 8003f86:	d503      	bpl.n	8003f90 <__sfp+0x28>
 8003f88:	6833      	ldr	r3, [r6, #0]
 8003f8a:	b30b      	cbz	r3, 8003fd0 <__sfp+0x68>
 8003f8c:	6836      	ldr	r6, [r6, #0]
 8003f8e:	e7f7      	b.n	8003f80 <__sfp+0x18>
 8003f90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003f94:	b9d5      	cbnz	r5, 8003fcc <__sfp+0x64>
 8003f96:	4b16      	ldr	r3, [pc, #88]	; (8003ff0 <__sfp+0x88>)
 8003f98:	60e3      	str	r3, [r4, #12]
 8003f9a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003f9e:	6665      	str	r5, [r4, #100]	; 0x64
 8003fa0:	f000 f847 	bl	8004032 <__retarget_lock_init_recursive>
 8003fa4:	f7ff ff96 	bl	8003ed4 <__sfp_lock_release>
 8003fa8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003fac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003fb0:	6025      	str	r5, [r4, #0]
 8003fb2:	61a5      	str	r5, [r4, #24]
 8003fb4:	2208      	movs	r2, #8
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003fbc:	f7ff ff24 	bl	8003e08 <memset>
 8003fc0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003fc4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003fc8:	4620      	mov	r0, r4
 8003fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fcc:	3468      	adds	r4, #104	; 0x68
 8003fce:	e7d9      	b.n	8003f84 <__sfp+0x1c>
 8003fd0:	2104      	movs	r1, #4
 8003fd2:	4638      	mov	r0, r7
 8003fd4:	f7ff ff62 	bl	8003e9c <__sfmoreglue>
 8003fd8:	4604      	mov	r4, r0
 8003fda:	6030      	str	r0, [r6, #0]
 8003fdc:	2800      	cmp	r0, #0
 8003fde:	d1d5      	bne.n	8003f8c <__sfp+0x24>
 8003fe0:	f7ff ff78 	bl	8003ed4 <__sfp_lock_release>
 8003fe4:	230c      	movs	r3, #12
 8003fe6:	603b      	str	r3, [r7, #0]
 8003fe8:	e7ee      	b.n	8003fc8 <__sfp+0x60>
 8003fea:	bf00      	nop
 8003fec:	08004dc0 	.word	0x08004dc0
 8003ff0:	ffff0001 	.word	0xffff0001

08003ff4 <_fwalk_reent>:
 8003ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ff8:	4606      	mov	r6, r0
 8003ffa:	4688      	mov	r8, r1
 8003ffc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004000:	2700      	movs	r7, #0
 8004002:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004006:	f1b9 0901 	subs.w	r9, r9, #1
 800400a:	d505      	bpl.n	8004018 <_fwalk_reent+0x24>
 800400c:	6824      	ldr	r4, [r4, #0]
 800400e:	2c00      	cmp	r4, #0
 8004010:	d1f7      	bne.n	8004002 <_fwalk_reent+0xe>
 8004012:	4638      	mov	r0, r7
 8004014:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004018:	89ab      	ldrh	r3, [r5, #12]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d907      	bls.n	800402e <_fwalk_reent+0x3a>
 800401e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004022:	3301      	adds	r3, #1
 8004024:	d003      	beq.n	800402e <_fwalk_reent+0x3a>
 8004026:	4629      	mov	r1, r5
 8004028:	4630      	mov	r0, r6
 800402a:	47c0      	blx	r8
 800402c:	4307      	orrs	r7, r0
 800402e:	3568      	adds	r5, #104	; 0x68
 8004030:	e7e9      	b.n	8004006 <_fwalk_reent+0x12>

08004032 <__retarget_lock_init_recursive>:
 8004032:	4770      	bx	lr

08004034 <__retarget_lock_acquire_recursive>:
 8004034:	4770      	bx	lr

08004036 <__retarget_lock_release_recursive>:
 8004036:	4770      	bx	lr

08004038 <_malloc_r>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	1ccd      	adds	r5, r1, #3
 800403c:	f025 0503 	bic.w	r5, r5, #3
 8004040:	3508      	adds	r5, #8
 8004042:	2d0c      	cmp	r5, #12
 8004044:	bf38      	it	cc
 8004046:	250c      	movcc	r5, #12
 8004048:	2d00      	cmp	r5, #0
 800404a:	4606      	mov	r6, r0
 800404c:	db01      	blt.n	8004052 <_malloc_r+0x1a>
 800404e:	42a9      	cmp	r1, r5
 8004050:	d903      	bls.n	800405a <_malloc_r+0x22>
 8004052:	230c      	movs	r3, #12
 8004054:	6033      	str	r3, [r6, #0]
 8004056:	2000      	movs	r0, #0
 8004058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800405a:	f000 fda3 	bl	8004ba4 <__malloc_lock>
 800405e:	4921      	ldr	r1, [pc, #132]	; (80040e4 <_malloc_r+0xac>)
 8004060:	680a      	ldr	r2, [r1, #0]
 8004062:	4614      	mov	r4, r2
 8004064:	b99c      	cbnz	r4, 800408e <_malloc_r+0x56>
 8004066:	4f20      	ldr	r7, [pc, #128]	; (80040e8 <_malloc_r+0xb0>)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	b923      	cbnz	r3, 8004076 <_malloc_r+0x3e>
 800406c:	4621      	mov	r1, r4
 800406e:	4630      	mov	r0, r6
 8004070:	f000 fb2a 	bl	80046c8 <_sbrk_r>
 8004074:	6038      	str	r0, [r7, #0]
 8004076:	4629      	mov	r1, r5
 8004078:	4630      	mov	r0, r6
 800407a:	f000 fb25 	bl	80046c8 <_sbrk_r>
 800407e:	1c43      	adds	r3, r0, #1
 8004080:	d123      	bne.n	80040ca <_malloc_r+0x92>
 8004082:	230c      	movs	r3, #12
 8004084:	6033      	str	r3, [r6, #0]
 8004086:	4630      	mov	r0, r6
 8004088:	f000 fd92 	bl	8004bb0 <__malloc_unlock>
 800408c:	e7e3      	b.n	8004056 <_malloc_r+0x1e>
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	1b5b      	subs	r3, r3, r5
 8004092:	d417      	bmi.n	80040c4 <_malloc_r+0x8c>
 8004094:	2b0b      	cmp	r3, #11
 8004096:	d903      	bls.n	80040a0 <_malloc_r+0x68>
 8004098:	6023      	str	r3, [r4, #0]
 800409a:	441c      	add	r4, r3
 800409c:	6025      	str	r5, [r4, #0]
 800409e:	e004      	b.n	80040aa <_malloc_r+0x72>
 80040a0:	6863      	ldr	r3, [r4, #4]
 80040a2:	42a2      	cmp	r2, r4
 80040a4:	bf0c      	ite	eq
 80040a6:	600b      	streq	r3, [r1, #0]
 80040a8:	6053      	strne	r3, [r2, #4]
 80040aa:	4630      	mov	r0, r6
 80040ac:	f000 fd80 	bl	8004bb0 <__malloc_unlock>
 80040b0:	f104 000b 	add.w	r0, r4, #11
 80040b4:	1d23      	adds	r3, r4, #4
 80040b6:	f020 0007 	bic.w	r0, r0, #7
 80040ba:	1ac2      	subs	r2, r0, r3
 80040bc:	d0cc      	beq.n	8004058 <_malloc_r+0x20>
 80040be:	1a1b      	subs	r3, r3, r0
 80040c0:	50a3      	str	r3, [r4, r2]
 80040c2:	e7c9      	b.n	8004058 <_malloc_r+0x20>
 80040c4:	4622      	mov	r2, r4
 80040c6:	6864      	ldr	r4, [r4, #4]
 80040c8:	e7cc      	b.n	8004064 <_malloc_r+0x2c>
 80040ca:	1cc4      	adds	r4, r0, #3
 80040cc:	f024 0403 	bic.w	r4, r4, #3
 80040d0:	42a0      	cmp	r0, r4
 80040d2:	d0e3      	beq.n	800409c <_malloc_r+0x64>
 80040d4:	1a21      	subs	r1, r4, r0
 80040d6:	4630      	mov	r0, r6
 80040d8:	f000 faf6 	bl	80046c8 <_sbrk_r>
 80040dc:	3001      	adds	r0, #1
 80040de:	d1dd      	bne.n	800409c <_malloc_r+0x64>
 80040e0:	e7cf      	b.n	8004082 <_malloc_r+0x4a>
 80040e2:	bf00      	nop
 80040e4:	20000734 	.word	0x20000734
 80040e8:	20000738 	.word	0x20000738

080040ec <__sfputc_r>:
 80040ec:	6893      	ldr	r3, [r2, #8]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	b410      	push	{r4}
 80040f4:	6093      	str	r3, [r2, #8]
 80040f6:	da08      	bge.n	800410a <__sfputc_r+0x1e>
 80040f8:	6994      	ldr	r4, [r2, #24]
 80040fa:	42a3      	cmp	r3, r4
 80040fc:	db01      	blt.n	8004102 <__sfputc_r+0x16>
 80040fe:	290a      	cmp	r1, #10
 8004100:	d103      	bne.n	800410a <__sfputc_r+0x1e>
 8004102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004106:	f000 bb33 	b.w	8004770 <__swbuf_r>
 800410a:	6813      	ldr	r3, [r2, #0]
 800410c:	1c58      	adds	r0, r3, #1
 800410e:	6010      	str	r0, [r2, #0]
 8004110:	7019      	strb	r1, [r3, #0]
 8004112:	4608      	mov	r0, r1
 8004114:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004118:	4770      	bx	lr

0800411a <__sfputs_r>:
 800411a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800411c:	4606      	mov	r6, r0
 800411e:	460f      	mov	r7, r1
 8004120:	4614      	mov	r4, r2
 8004122:	18d5      	adds	r5, r2, r3
 8004124:	42ac      	cmp	r4, r5
 8004126:	d101      	bne.n	800412c <__sfputs_r+0x12>
 8004128:	2000      	movs	r0, #0
 800412a:	e007      	b.n	800413c <__sfputs_r+0x22>
 800412c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004130:	463a      	mov	r2, r7
 8004132:	4630      	mov	r0, r6
 8004134:	f7ff ffda 	bl	80040ec <__sfputc_r>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	d1f3      	bne.n	8004124 <__sfputs_r+0xa>
 800413c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004140 <_vfiprintf_r>:
 8004140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004144:	460d      	mov	r5, r1
 8004146:	b09d      	sub	sp, #116	; 0x74
 8004148:	4614      	mov	r4, r2
 800414a:	4698      	mov	r8, r3
 800414c:	4606      	mov	r6, r0
 800414e:	b118      	cbz	r0, 8004158 <_vfiprintf_r+0x18>
 8004150:	6983      	ldr	r3, [r0, #24]
 8004152:	b90b      	cbnz	r3, 8004158 <_vfiprintf_r+0x18>
 8004154:	f7ff fed0 	bl	8003ef8 <__sinit>
 8004158:	4b89      	ldr	r3, [pc, #548]	; (8004380 <_vfiprintf_r+0x240>)
 800415a:	429d      	cmp	r5, r3
 800415c:	d11b      	bne.n	8004196 <_vfiprintf_r+0x56>
 800415e:	6875      	ldr	r5, [r6, #4]
 8004160:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004162:	07d9      	lsls	r1, r3, #31
 8004164:	d405      	bmi.n	8004172 <_vfiprintf_r+0x32>
 8004166:	89ab      	ldrh	r3, [r5, #12]
 8004168:	059a      	lsls	r2, r3, #22
 800416a:	d402      	bmi.n	8004172 <_vfiprintf_r+0x32>
 800416c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800416e:	f7ff ff61 	bl	8004034 <__retarget_lock_acquire_recursive>
 8004172:	89ab      	ldrh	r3, [r5, #12]
 8004174:	071b      	lsls	r3, r3, #28
 8004176:	d501      	bpl.n	800417c <_vfiprintf_r+0x3c>
 8004178:	692b      	ldr	r3, [r5, #16]
 800417a:	b9eb      	cbnz	r3, 80041b8 <_vfiprintf_r+0x78>
 800417c:	4629      	mov	r1, r5
 800417e:	4630      	mov	r0, r6
 8004180:	f000 fb5a 	bl	8004838 <__swsetup_r>
 8004184:	b1c0      	cbz	r0, 80041b8 <_vfiprintf_r+0x78>
 8004186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004188:	07dc      	lsls	r4, r3, #31
 800418a:	d50e      	bpl.n	80041aa <_vfiprintf_r+0x6a>
 800418c:	f04f 30ff 	mov.w	r0, #4294967295
 8004190:	b01d      	add	sp, #116	; 0x74
 8004192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004196:	4b7b      	ldr	r3, [pc, #492]	; (8004384 <_vfiprintf_r+0x244>)
 8004198:	429d      	cmp	r5, r3
 800419a:	d101      	bne.n	80041a0 <_vfiprintf_r+0x60>
 800419c:	68b5      	ldr	r5, [r6, #8]
 800419e:	e7df      	b.n	8004160 <_vfiprintf_r+0x20>
 80041a0:	4b79      	ldr	r3, [pc, #484]	; (8004388 <_vfiprintf_r+0x248>)
 80041a2:	429d      	cmp	r5, r3
 80041a4:	bf08      	it	eq
 80041a6:	68f5      	ldreq	r5, [r6, #12]
 80041a8:	e7da      	b.n	8004160 <_vfiprintf_r+0x20>
 80041aa:	89ab      	ldrh	r3, [r5, #12]
 80041ac:	0598      	lsls	r0, r3, #22
 80041ae:	d4ed      	bmi.n	800418c <_vfiprintf_r+0x4c>
 80041b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041b2:	f7ff ff40 	bl	8004036 <__retarget_lock_release_recursive>
 80041b6:	e7e9      	b.n	800418c <_vfiprintf_r+0x4c>
 80041b8:	2300      	movs	r3, #0
 80041ba:	9309      	str	r3, [sp, #36]	; 0x24
 80041bc:	2320      	movs	r3, #32
 80041be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80041c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80041c6:	2330      	movs	r3, #48	; 0x30
 80041c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800438c <_vfiprintf_r+0x24c>
 80041cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80041d0:	f04f 0901 	mov.w	r9, #1
 80041d4:	4623      	mov	r3, r4
 80041d6:	469a      	mov	sl, r3
 80041d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041dc:	b10a      	cbz	r2, 80041e2 <_vfiprintf_r+0xa2>
 80041de:	2a25      	cmp	r2, #37	; 0x25
 80041e0:	d1f9      	bne.n	80041d6 <_vfiprintf_r+0x96>
 80041e2:	ebba 0b04 	subs.w	fp, sl, r4
 80041e6:	d00b      	beq.n	8004200 <_vfiprintf_r+0xc0>
 80041e8:	465b      	mov	r3, fp
 80041ea:	4622      	mov	r2, r4
 80041ec:	4629      	mov	r1, r5
 80041ee:	4630      	mov	r0, r6
 80041f0:	f7ff ff93 	bl	800411a <__sfputs_r>
 80041f4:	3001      	adds	r0, #1
 80041f6:	f000 80aa 	beq.w	800434e <_vfiprintf_r+0x20e>
 80041fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041fc:	445a      	add	r2, fp
 80041fe:	9209      	str	r2, [sp, #36]	; 0x24
 8004200:	f89a 3000 	ldrb.w	r3, [sl]
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 80a2 	beq.w	800434e <_vfiprintf_r+0x20e>
 800420a:	2300      	movs	r3, #0
 800420c:	f04f 32ff 	mov.w	r2, #4294967295
 8004210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004214:	f10a 0a01 	add.w	sl, sl, #1
 8004218:	9304      	str	r3, [sp, #16]
 800421a:	9307      	str	r3, [sp, #28]
 800421c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004220:	931a      	str	r3, [sp, #104]	; 0x68
 8004222:	4654      	mov	r4, sl
 8004224:	2205      	movs	r2, #5
 8004226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800422a:	4858      	ldr	r0, [pc, #352]	; (800438c <_vfiprintf_r+0x24c>)
 800422c:	f7fb ffe0 	bl	80001f0 <memchr>
 8004230:	9a04      	ldr	r2, [sp, #16]
 8004232:	b9d8      	cbnz	r0, 800426c <_vfiprintf_r+0x12c>
 8004234:	06d1      	lsls	r1, r2, #27
 8004236:	bf44      	itt	mi
 8004238:	2320      	movmi	r3, #32
 800423a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800423e:	0713      	lsls	r3, r2, #28
 8004240:	bf44      	itt	mi
 8004242:	232b      	movmi	r3, #43	; 0x2b
 8004244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004248:	f89a 3000 	ldrb.w	r3, [sl]
 800424c:	2b2a      	cmp	r3, #42	; 0x2a
 800424e:	d015      	beq.n	800427c <_vfiprintf_r+0x13c>
 8004250:	9a07      	ldr	r2, [sp, #28]
 8004252:	4654      	mov	r4, sl
 8004254:	2000      	movs	r0, #0
 8004256:	f04f 0c0a 	mov.w	ip, #10
 800425a:	4621      	mov	r1, r4
 800425c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004260:	3b30      	subs	r3, #48	; 0x30
 8004262:	2b09      	cmp	r3, #9
 8004264:	d94e      	bls.n	8004304 <_vfiprintf_r+0x1c4>
 8004266:	b1b0      	cbz	r0, 8004296 <_vfiprintf_r+0x156>
 8004268:	9207      	str	r2, [sp, #28]
 800426a:	e014      	b.n	8004296 <_vfiprintf_r+0x156>
 800426c:	eba0 0308 	sub.w	r3, r0, r8
 8004270:	fa09 f303 	lsl.w	r3, r9, r3
 8004274:	4313      	orrs	r3, r2
 8004276:	9304      	str	r3, [sp, #16]
 8004278:	46a2      	mov	sl, r4
 800427a:	e7d2      	b.n	8004222 <_vfiprintf_r+0xe2>
 800427c:	9b03      	ldr	r3, [sp, #12]
 800427e:	1d19      	adds	r1, r3, #4
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	9103      	str	r1, [sp, #12]
 8004284:	2b00      	cmp	r3, #0
 8004286:	bfbb      	ittet	lt
 8004288:	425b      	neglt	r3, r3
 800428a:	f042 0202 	orrlt.w	r2, r2, #2
 800428e:	9307      	strge	r3, [sp, #28]
 8004290:	9307      	strlt	r3, [sp, #28]
 8004292:	bfb8      	it	lt
 8004294:	9204      	strlt	r2, [sp, #16]
 8004296:	7823      	ldrb	r3, [r4, #0]
 8004298:	2b2e      	cmp	r3, #46	; 0x2e
 800429a:	d10c      	bne.n	80042b6 <_vfiprintf_r+0x176>
 800429c:	7863      	ldrb	r3, [r4, #1]
 800429e:	2b2a      	cmp	r3, #42	; 0x2a
 80042a0:	d135      	bne.n	800430e <_vfiprintf_r+0x1ce>
 80042a2:	9b03      	ldr	r3, [sp, #12]
 80042a4:	1d1a      	adds	r2, r3, #4
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	9203      	str	r2, [sp, #12]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	bfb8      	it	lt
 80042ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80042b2:	3402      	adds	r4, #2
 80042b4:	9305      	str	r3, [sp, #20]
 80042b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800439c <_vfiprintf_r+0x25c>
 80042ba:	7821      	ldrb	r1, [r4, #0]
 80042bc:	2203      	movs	r2, #3
 80042be:	4650      	mov	r0, sl
 80042c0:	f7fb ff96 	bl	80001f0 <memchr>
 80042c4:	b140      	cbz	r0, 80042d8 <_vfiprintf_r+0x198>
 80042c6:	2340      	movs	r3, #64	; 0x40
 80042c8:	eba0 000a 	sub.w	r0, r0, sl
 80042cc:	fa03 f000 	lsl.w	r0, r3, r0
 80042d0:	9b04      	ldr	r3, [sp, #16]
 80042d2:	4303      	orrs	r3, r0
 80042d4:	3401      	adds	r4, #1
 80042d6:	9304      	str	r3, [sp, #16]
 80042d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042dc:	482c      	ldr	r0, [pc, #176]	; (8004390 <_vfiprintf_r+0x250>)
 80042de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80042e2:	2206      	movs	r2, #6
 80042e4:	f7fb ff84 	bl	80001f0 <memchr>
 80042e8:	2800      	cmp	r0, #0
 80042ea:	d03f      	beq.n	800436c <_vfiprintf_r+0x22c>
 80042ec:	4b29      	ldr	r3, [pc, #164]	; (8004394 <_vfiprintf_r+0x254>)
 80042ee:	bb1b      	cbnz	r3, 8004338 <_vfiprintf_r+0x1f8>
 80042f0:	9b03      	ldr	r3, [sp, #12]
 80042f2:	3307      	adds	r3, #7
 80042f4:	f023 0307 	bic.w	r3, r3, #7
 80042f8:	3308      	adds	r3, #8
 80042fa:	9303      	str	r3, [sp, #12]
 80042fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042fe:	443b      	add	r3, r7
 8004300:	9309      	str	r3, [sp, #36]	; 0x24
 8004302:	e767      	b.n	80041d4 <_vfiprintf_r+0x94>
 8004304:	fb0c 3202 	mla	r2, ip, r2, r3
 8004308:	460c      	mov	r4, r1
 800430a:	2001      	movs	r0, #1
 800430c:	e7a5      	b.n	800425a <_vfiprintf_r+0x11a>
 800430e:	2300      	movs	r3, #0
 8004310:	3401      	adds	r4, #1
 8004312:	9305      	str	r3, [sp, #20]
 8004314:	4619      	mov	r1, r3
 8004316:	f04f 0c0a 	mov.w	ip, #10
 800431a:	4620      	mov	r0, r4
 800431c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004320:	3a30      	subs	r2, #48	; 0x30
 8004322:	2a09      	cmp	r2, #9
 8004324:	d903      	bls.n	800432e <_vfiprintf_r+0x1ee>
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0c5      	beq.n	80042b6 <_vfiprintf_r+0x176>
 800432a:	9105      	str	r1, [sp, #20]
 800432c:	e7c3      	b.n	80042b6 <_vfiprintf_r+0x176>
 800432e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004332:	4604      	mov	r4, r0
 8004334:	2301      	movs	r3, #1
 8004336:	e7f0      	b.n	800431a <_vfiprintf_r+0x1da>
 8004338:	ab03      	add	r3, sp, #12
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	462a      	mov	r2, r5
 800433e:	4b16      	ldr	r3, [pc, #88]	; (8004398 <_vfiprintf_r+0x258>)
 8004340:	a904      	add	r1, sp, #16
 8004342:	4630      	mov	r0, r6
 8004344:	f3af 8000 	nop.w
 8004348:	4607      	mov	r7, r0
 800434a:	1c78      	adds	r0, r7, #1
 800434c:	d1d6      	bne.n	80042fc <_vfiprintf_r+0x1bc>
 800434e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004350:	07d9      	lsls	r1, r3, #31
 8004352:	d405      	bmi.n	8004360 <_vfiprintf_r+0x220>
 8004354:	89ab      	ldrh	r3, [r5, #12]
 8004356:	059a      	lsls	r2, r3, #22
 8004358:	d402      	bmi.n	8004360 <_vfiprintf_r+0x220>
 800435a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800435c:	f7ff fe6b 	bl	8004036 <__retarget_lock_release_recursive>
 8004360:	89ab      	ldrh	r3, [r5, #12]
 8004362:	065b      	lsls	r3, r3, #25
 8004364:	f53f af12 	bmi.w	800418c <_vfiprintf_r+0x4c>
 8004368:	9809      	ldr	r0, [sp, #36]	; 0x24
 800436a:	e711      	b.n	8004190 <_vfiprintf_r+0x50>
 800436c:	ab03      	add	r3, sp, #12
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	462a      	mov	r2, r5
 8004372:	4b09      	ldr	r3, [pc, #36]	; (8004398 <_vfiprintf_r+0x258>)
 8004374:	a904      	add	r1, sp, #16
 8004376:	4630      	mov	r0, r6
 8004378:	f000 f880 	bl	800447c <_printf_i>
 800437c:	e7e4      	b.n	8004348 <_vfiprintf_r+0x208>
 800437e:	bf00      	nop
 8004380:	08004de4 	.word	0x08004de4
 8004384:	08004e04 	.word	0x08004e04
 8004388:	08004dc4 	.word	0x08004dc4
 800438c:	08004e24 	.word	0x08004e24
 8004390:	08004e2e 	.word	0x08004e2e
 8004394:	00000000 	.word	0x00000000
 8004398:	0800411b 	.word	0x0800411b
 800439c:	08004e2a 	.word	0x08004e2a

080043a0 <_printf_common>:
 80043a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043a4:	4616      	mov	r6, r2
 80043a6:	4699      	mov	r9, r3
 80043a8:	688a      	ldr	r2, [r1, #8]
 80043aa:	690b      	ldr	r3, [r1, #16]
 80043ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043b0:	4293      	cmp	r3, r2
 80043b2:	bfb8      	it	lt
 80043b4:	4613      	movlt	r3, r2
 80043b6:	6033      	str	r3, [r6, #0]
 80043b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043bc:	4607      	mov	r7, r0
 80043be:	460c      	mov	r4, r1
 80043c0:	b10a      	cbz	r2, 80043c6 <_printf_common+0x26>
 80043c2:	3301      	adds	r3, #1
 80043c4:	6033      	str	r3, [r6, #0]
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	0699      	lsls	r1, r3, #26
 80043ca:	bf42      	ittt	mi
 80043cc:	6833      	ldrmi	r3, [r6, #0]
 80043ce:	3302      	addmi	r3, #2
 80043d0:	6033      	strmi	r3, [r6, #0]
 80043d2:	6825      	ldr	r5, [r4, #0]
 80043d4:	f015 0506 	ands.w	r5, r5, #6
 80043d8:	d106      	bne.n	80043e8 <_printf_common+0x48>
 80043da:	f104 0a19 	add.w	sl, r4, #25
 80043de:	68e3      	ldr	r3, [r4, #12]
 80043e0:	6832      	ldr	r2, [r6, #0]
 80043e2:	1a9b      	subs	r3, r3, r2
 80043e4:	42ab      	cmp	r3, r5
 80043e6:	dc26      	bgt.n	8004436 <_printf_common+0x96>
 80043e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043ec:	1e13      	subs	r3, r2, #0
 80043ee:	6822      	ldr	r2, [r4, #0]
 80043f0:	bf18      	it	ne
 80043f2:	2301      	movne	r3, #1
 80043f4:	0692      	lsls	r2, r2, #26
 80043f6:	d42b      	bmi.n	8004450 <_printf_common+0xb0>
 80043f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043fc:	4649      	mov	r1, r9
 80043fe:	4638      	mov	r0, r7
 8004400:	47c0      	blx	r8
 8004402:	3001      	adds	r0, #1
 8004404:	d01e      	beq.n	8004444 <_printf_common+0xa4>
 8004406:	6823      	ldr	r3, [r4, #0]
 8004408:	68e5      	ldr	r5, [r4, #12]
 800440a:	6832      	ldr	r2, [r6, #0]
 800440c:	f003 0306 	and.w	r3, r3, #6
 8004410:	2b04      	cmp	r3, #4
 8004412:	bf08      	it	eq
 8004414:	1aad      	subeq	r5, r5, r2
 8004416:	68a3      	ldr	r3, [r4, #8]
 8004418:	6922      	ldr	r2, [r4, #16]
 800441a:	bf0c      	ite	eq
 800441c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004420:	2500      	movne	r5, #0
 8004422:	4293      	cmp	r3, r2
 8004424:	bfc4      	itt	gt
 8004426:	1a9b      	subgt	r3, r3, r2
 8004428:	18ed      	addgt	r5, r5, r3
 800442a:	2600      	movs	r6, #0
 800442c:	341a      	adds	r4, #26
 800442e:	42b5      	cmp	r5, r6
 8004430:	d11a      	bne.n	8004468 <_printf_common+0xc8>
 8004432:	2000      	movs	r0, #0
 8004434:	e008      	b.n	8004448 <_printf_common+0xa8>
 8004436:	2301      	movs	r3, #1
 8004438:	4652      	mov	r2, sl
 800443a:	4649      	mov	r1, r9
 800443c:	4638      	mov	r0, r7
 800443e:	47c0      	blx	r8
 8004440:	3001      	adds	r0, #1
 8004442:	d103      	bne.n	800444c <_printf_common+0xac>
 8004444:	f04f 30ff 	mov.w	r0, #4294967295
 8004448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800444c:	3501      	adds	r5, #1
 800444e:	e7c6      	b.n	80043de <_printf_common+0x3e>
 8004450:	18e1      	adds	r1, r4, r3
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	2030      	movs	r0, #48	; 0x30
 8004456:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800445a:	4422      	add	r2, r4
 800445c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004460:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004464:	3302      	adds	r3, #2
 8004466:	e7c7      	b.n	80043f8 <_printf_common+0x58>
 8004468:	2301      	movs	r3, #1
 800446a:	4622      	mov	r2, r4
 800446c:	4649      	mov	r1, r9
 800446e:	4638      	mov	r0, r7
 8004470:	47c0      	blx	r8
 8004472:	3001      	adds	r0, #1
 8004474:	d0e6      	beq.n	8004444 <_printf_common+0xa4>
 8004476:	3601      	adds	r6, #1
 8004478:	e7d9      	b.n	800442e <_printf_common+0x8e>
	...

0800447c <_printf_i>:
 800447c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004480:	460c      	mov	r4, r1
 8004482:	4691      	mov	r9, r2
 8004484:	7e27      	ldrb	r7, [r4, #24]
 8004486:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004488:	2f78      	cmp	r7, #120	; 0x78
 800448a:	4680      	mov	r8, r0
 800448c:	469a      	mov	sl, r3
 800448e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004492:	d807      	bhi.n	80044a4 <_printf_i+0x28>
 8004494:	2f62      	cmp	r7, #98	; 0x62
 8004496:	d80a      	bhi.n	80044ae <_printf_i+0x32>
 8004498:	2f00      	cmp	r7, #0
 800449a:	f000 80d8 	beq.w	800464e <_printf_i+0x1d2>
 800449e:	2f58      	cmp	r7, #88	; 0x58
 80044a0:	f000 80a3 	beq.w	80045ea <_printf_i+0x16e>
 80044a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80044a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044ac:	e03a      	b.n	8004524 <_printf_i+0xa8>
 80044ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044b2:	2b15      	cmp	r3, #21
 80044b4:	d8f6      	bhi.n	80044a4 <_printf_i+0x28>
 80044b6:	a001      	add	r0, pc, #4	; (adr r0, 80044bc <_printf_i+0x40>)
 80044b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80044bc:	08004515 	.word	0x08004515
 80044c0:	08004529 	.word	0x08004529
 80044c4:	080044a5 	.word	0x080044a5
 80044c8:	080044a5 	.word	0x080044a5
 80044cc:	080044a5 	.word	0x080044a5
 80044d0:	080044a5 	.word	0x080044a5
 80044d4:	08004529 	.word	0x08004529
 80044d8:	080044a5 	.word	0x080044a5
 80044dc:	080044a5 	.word	0x080044a5
 80044e0:	080044a5 	.word	0x080044a5
 80044e4:	080044a5 	.word	0x080044a5
 80044e8:	08004635 	.word	0x08004635
 80044ec:	08004559 	.word	0x08004559
 80044f0:	08004617 	.word	0x08004617
 80044f4:	080044a5 	.word	0x080044a5
 80044f8:	080044a5 	.word	0x080044a5
 80044fc:	08004657 	.word	0x08004657
 8004500:	080044a5 	.word	0x080044a5
 8004504:	08004559 	.word	0x08004559
 8004508:	080044a5 	.word	0x080044a5
 800450c:	080044a5 	.word	0x080044a5
 8004510:	0800461f 	.word	0x0800461f
 8004514:	680b      	ldr	r3, [r1, #0]
 8004516:	1d1a      	adds	r2, r3, #4
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	600a      	str	r2, [r1, #0]
 800451c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004520:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004524:	2301      	movs	r3, #1
 8004526:	e0a3      	b.n	8004670 <_printf_i+0x1f4>
 8004528:	6825      	ldr	r5, [r4, #0]
 800452a:	6808      	ldr	r0, [r1, #0]
 800452c:	062e      	lsls	r6, r5, #24
 800452e:	f100 0304 	add.w	r3, r0, #4
 8004532:	d50a      	bpl.n	800454a <_printf_i+0xce>
 8004534:	6805      	ldr	r5, [r0, #0]
 8004536:	600b      	str	r3, [r1, #0]
 8004538:	2d00      	cmp	r5, #0
 800453a:	da03      	bge.n	8004544 <_printf_i+0xc8>
 800453c:	232d      	movs	r3, #45	; 0x2d
 800453e:	426d      	negs	r5, r5
 8004540:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004544:	485e      	ldr	r0, [pc, #376]	; (80046c0 <_printf_i+0x244>)
 8004546:	230a      	movs	r3, #10
 8004548:	e019      	b.n	800457e <_printf_i+0x102>
 800454a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800454e:	6805      	ldr	r5, [r0, #0]
 8004550:	600b      	str	r3, [r1, #0]
 8004552:	bf18      	it	ne
 8004554:	b22d      	sxthne	r5, r5
 8004556:	e7ef      	b.n	8004538 <_printf_i+0xbc>
 8004558:	680b      	ldr	r3, [r1, #0]
 800455a:	6825      	ldr	r5, [r4, #0]
 800455c:	1d18      	adds	r0, r3, #4
 800455e:	6008      	str	r0, [r1, #0]
 8004560:	0628      	lsls	r0, r5, #24
 8004562:	d501      	bpl.n	8004568 <_printf_i+0xec>
 8004564:	681d      	ldr	r5, [r3, #0]
 8004566:	e002      	b.n	800456e <_printf_i+0xf2>
 8004568:	0669      	lsls	r1, r5, #25
 800456a:	d5fb      	bpl.n	8004564 <_printf_i+0xe8>
 800456c:	881d      	ldrh	r5, [r3, #0]
 800456e:	4854      	ldr	r0, [pc, #336]	; (80046c0 <_printf_i+0x244>)
 8004570:	2f6f      	cmp	r7, #111	; 0x6f
 8004572:	bf0c      	ite	eq
 8004574:	2308      	moveq	r3, #8
 8004576:	230a      	movne	r3, #10
 8004578:	2100      	movs	r1, #0
 800457a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800457e:	6866      	ldr	r6, [r4, #4]
 8004580:	60a6      	str	r6, [r4, #8]
 8004582:	2e00      	cmp	r6, #0
 8004584:	bfa2      	ittt	ge
 8004586:	6821      	ldrge	r1, [r4, #0]
 8004588:	f021 0104 	bicge.w	r1, r1, #4
 800458c:	6021      	strge	r1, [r4, #0]
 800458e:	b90d      	cbnz	r5, 8004594 <_printf_i+0x118>
 8004590:	2e00      	cmp	r6, #0
 8004592:	d04d      	beq.n	8004630 <_printf_i+0x1b4>
 8004594:	4616      	mov	r6, r2
 8004596:	fbb5 f1f3 	udiv	r1, r5, r3
 800459a:	fb03 5711 	mls	r7, r3, r1, r5
 800459e:	5dc7      	ldrb	r7, [r0, r7]
 80045a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045a4:	462f      	mov	r7, r5
 80045a6:	42bb      	cmp	r3, r7
 80045a8:	460d      	mov	r5, r1
 80045aa:	d9f4      	bls.n	8004596 <_printf_i+0x11a>
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d10b      	bne.n	80045c8 <_printf_i+0x14c>
 80045b0:	6823      	ldr	r3, [r4, #0]
 80045b2:	07df      	lsls	r7, r3, #31
 80045b4:	d508      	bpl.n	80045c8 <_printf_i+0x14c>
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	6861      	ldr	r1, [r4, #4]
 80045ba:	4299      	cmp	r1, r3
 80045bc:	bfde      	ittt	le
 80045be:	2330      	movle	r3, #48	; 0x30
 80045c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045c8:	1b92      	subs	r2, r2, r6
 80045ca:	6122      	str	r2, [r4, #16]
 80045cc:	f8cd a000 	str.w	sl, [sp]
 80045d0:	464b      	mov	r3, r9
 80045d2:	aa03      	add	r2, sp, #12
 80045d4:	4621      	mov	r1, r4
 80045d6:	4640      	mov	r0, r8
 80045d8:	f7ff fee2 	bl	80043a0 <_printf_common>
 80045dc:	3001      	adds	r0, #1
 80045de:	d14c      	bne.n	800467a <_printf_i+0x1fe>
 80045e0:	f04f 30ff 	mov.w	r0, #4294967295
 80045e4:	b004      	add	sp, #16
 80045e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ea:	4835      	ldr	r0, [pc, #212]	; (80046c0 <_printf_i+0x244>)
 80045ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	680e      	ldr	r6, [r1, #0]
 80045f4:	061f      	lsls	r7, r3, #24
 80045f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80045fa:	600e      	str	r6, [r1, #0]
 80045fc:	d514      	bpl.n	8004628 <_printf_i+0x1ac>
 80045fe:	07d9      	lsls	r1, r3, #31
 8004600:	bf44      	itt	mi
 8004602:	f043 0320 	orrmi.w	r3, r3, #32
 8004606:	6023      	strmi	r3, [r4, #0]
 8004608:	b91d      	cbnz	r5, 8004612 <_printf_i+0x196>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	f023 0320 	bic.w	r3, r3, #32
 8004610:	6023      	str	r3, [r4, #0]
 8004612:	2310      	movs	r3, #16
 8004614:	e7b0      	b.n	8004578 <_printf_i+0xfc>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	f043 0320 	orr.w	r3, r3, #32
 800461c:	6023      	str	r3, [r4, #0]
 800461e:	2378      	movs	r3, #120	; 0x78
 8004620:	4828      	ldr	r0, [pc, #160]	; (80046c4 <_printf_i+0x248>)
 8004622:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004626:	e7e3      	b.n	80045f0 <_printf_i+0x174>
 8004628:	065e      	lsls	r6, r3, #25
 800462a:	bf48      	it	mi
 800462c:	b2ad      	uxthmi	r5, r5
 800462e:	e7e6      	b.n	80045fe <_printf_i+0x182>
 8004630:	4616      	mov	r6, r2
 8004632:	e7bb      	b.n	80045ac <_printf_i+0x130>
 8004634:	680b      	ldr	r3, [r1, #0]
 8004636:	6826      	ldr	r6, [r4, #0]
 8004638:	6960      	ldr	r0, [r4, #20]
 800463a:	1d1d      	adds	r5, r3, #4
 800463c:	600d      	str	r5, [r1, #0]
 800463e:	0635      	lsls	r5, r6, #24
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	d501      	bpl.n	8004648 <_printf_i+0x1cc>
 8004644:	6018      	str	r0, [r3, #0]
 8004646:	e002      	b.n	800464e <_printf_i+0x1d2>
 8004648:	0671      	lsls	r1, r6, #25
 800464a:	d5fb      	bpl.n	8004644 <_printf_i+0x1c8>
 800464c:	8018      	strh	r0, [r3, #0]
 800464e:	2300      	movs	r3, #0
 8004650:	6123      	str	r3, [r4, #16]
 8004652:	4616      	mov	r6, r2
 8004654:	e7ba      	b.n	80045cc <_printf_i+0x150>
 8004656:	680b      	ldr	r3, [r1, #0]
 8004658:	1d1a      	adds	r2, r3, #4
 800465a:	600a      	str	r2, [r1, #0]
 800465c:	681e      	ldr	r6, [r3, #0]
 800465e:	6862      	ldr	r2, [r4, #4]
 8004660:	2100      	movs	r1, #0
 8004662:	4630      	mov	r0, r6
 8004664:	f7fb fdc4 	bl	80001f0 <memchr>
 8004668:	b108      	cbz	r0, 800466e <_printf_i+0x1f2>
 800466a:	1b80      	subs	r0, r0, r6
 800466c:	6060      	str	r0, [r4, #4]
 800466e:	6863      	ldr	r3, [r4, #4]
 8004670:	6123      	str	r3, [r4, #16]
 8004672:	2300      	movs	r3, #0
 8004674:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004678:	e7a8      	b.n	80045cc <_printf_i+0x150>
 800467a:	6923      	ldr	r3, [r4, #16]
 800467c:	4632      	mov	r2, r6
 800467e:	4649      	mov	r1, r9
 8004680:	4640      	mov	r0, r8
 8004682:	47d0      	blx	sl
 8004684:	3001      	adds	r0, #1
 8004686:	d0ab      	beq.n	80045e0 <_printf_i+0x164>
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	079b      	lsls	r3, r3, #30
 800468c:	d413      	bmi.n	80046b6 <_printf_i+0x23a>
 800468e:	68e0      	ldr	r0, [r4, #12]
 8004690:	9b03      	ldr	r3, [sp, #12]
 8004692:	4298      	cmp	r0, r3
 8004694:	bfb8      	it	lt
 8004696:	4618      	movlt	r0, r3
 8004698:	e7a4      	b.n	80045e4 <_printf_i+0x168>
 800469a:	2301      	movs	r3, #1
 800469c:	4632      	mov	r2, r6
 800469e:	4649      	mov	r1, r9
 80046a0:	4640      	mov	r0, r8
 80046a2:	47d0      	blx	sl
 80046a4:	3001      	adds	r0, #1
 80046a6:	d09b      	beq.n	80045e0 <_printf_i+0x164>
 80046a8:	3501      	adds	r5, #1
 80046aa:	68e3      	ldr	r3, [r4, #12]
 80046ac:	9903      	ldr	r1, [sp, #12]
 80046ae:	1a5b      	subs	r3, r3, r1
 80046b0:	42ab      	cmp	r3, r5
 80046b2:	dcf2      	bgt.n	800469a <_printf_i+0x21e>
 80046b4:	e7eb      	b.n	800468e <_printf_i+0x212>
 80046b6:	2500      	movs	r5, #0
 80046b8:	f104 0619 	add.w	r6, r4, #25
 80046bc:	e7f5      	b.n	80046aa <_printf_i+0x22e>
 80046be:	bf00      	nop
 80046c0:	08004e35 	.word	0x08004e35
 80046c4:	08004e46 	.word	0x08004e46

080046c8 <_sbrk_r>:
 80046c8:	b538      	push	{r3, r4, r5, lr}
 80046ca:	4d06      	ldr	r5, [pc, #24]	; (80046e4 <_sbrk_r+0x1c>)
 80046cc:	2300      	movs	r3, #0
 80046ce:	4604      	mov	r4, r0
 80046d0:	4608      	mov	r0, r1
 80046d2:	602b      	str	r3, [r5, #0]
 80046d4:	f7fc fd30 	bl	8001138 <_sbrk>
 80046d8:	1c43      	adds	r3, r0, #1
 80046da:	d102      	bne.n	80046e2 <_sbrk_r+0x1a>
 80046dc:	682b      	ldr	r3, [r5, #0]
 80046de:	b103      	cbz	r3, 80046e2 <_sbrk_r+0x1a>
 80046e0:	6023      	str	r3, [r4, #0]
 80046e2:	bd38      	pop	{r3, r4, r5, pc}
 80046e4:	20000800 	.word	0x20000800

080046e8 <__sread>:
 80046e8:	b510      	push	{r4, lr}
 80046ea:	460c      	mov	r4, r1
 80046ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046f0:	f000 fab4 	bl	8004c5c <_read_r>
 80046f4:	2800      	cmp	r0, #0
 80046f6:	bfab      	itete	ge
 80046f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80046fa:	89a3      	ldrhlt	r3, [r4, #12]
 80046fc:	181b      	addge	r3, r3, r0
 80046fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004702:	bfac      	ite	ge
 8004704:	6563      	strge	r3, [r4, #84]	; 0x54
 8004706:	81a3      	strhlt	r3, [r4, #12]
 8004708:	bd10      	pop	{r4, pc}

0800470a <__swrite>:
 800470a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800470e:	461f      	mov	r7, r3
 8004710:	898b      	ldrh	r3, [r1, #12]
 8004712:	05db      	lsls	r3, r3, #23
 8004714:	4605      	mov	r5, r0
 8004716:	460c      	mov	r4, r1
 8004718:	4616      	mov	r6, r2
 800471a:	d505      	bpl.n	8004728 <__swrite+0x1e>
 800471c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004720:	2302      	movs	r3, #2
 8004722:	2200      	movs	r2, #0
 8004724:	f000 f9c8 	bl	8004ab8 <_lseek_r>
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800472e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004732:	81a3      	strh	r3, [r4, #12]
 8004734:	4632      	mov	r2, r6
 8004736:	463b      	mov	r3, r7
 8004738:	4628      	mov	r0, r5
 800473a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800473e:	f000 b869 	b.w	8004814 <_write_r>

08004742 <__sseek>:
 8004742:	b510      	push	{r4, lr}
 8004744:	460c      	mov	r4, r1
 8004746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800474a:	f000 f9b5 	bl	8004ab8 <_lseek_r>
 800474e:	1c43      	adds	r3, r0, #1
 8004750:	89a3      	ldrh	r3, [r4, #12]
 8004752:	bf15      	itete	ne
 8004754:	6560      	strne	r0, [r4, #84]	; 0x54
 8004756:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800475a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800475e:	81a3      	strheq	r3, [r4, #12]
 8004760:	bf18      	it	ne
 8004762:	81a3      	strhne	r3, [r4, #12]
 8004764:	bd10      	pop	{r4, pc}

08004766 <__sclose>:
 8004766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800476a:	f000 b8d3 	b.w	8004914 <_close_r>
	...

08004770 <__swbuf_r>:
 8004770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004772:	460e      	mov	r6, r1
 8004774:	4614      	mov	r4, r2
 8004776:	4605      	mov	r5, r0
 8004778:	b118      	cbz	r0, 8004782 <__swbuf_r+0x12>
 800477a:	6983      	ldr	r3, [r0, #24]
 800477c:	b90b      	cbnz	r3, 8004782 <__swbuf_r+0x12>
 800477e:	f7ff fbbb 	bl	8003ef8 <__sinit>
 8004782:	4b21      	ldr	r3, [pc, #132]	; (8004808 <__swbuf_r+0x98>)
 8004784:	429c      	cmp	r4, r3
 8004786:	d12b      	bne.n	80047e0 <__swbuf_r+0x70>
 8004788:	686c      	ldr	r4, [r5, #4]
 800478a:	69a3      	ldr	r3, [r4, #24]
 800478c:	60a3      	str	r3, [r4, #8]
 800478e:	89a3      	ldrh	r3, [r4, #12]
 8004790:	071a      	lsls	r2, r3, #28
 8004792:	d52f      	bpl.n	80047f4 <__swbuf_r+0x84>
 8004794:	6923      	ldr	r3, [r4, #16]
 8004796:	b36b      	cbz	r3, 80047f4 <__swbuf_r+0x84>
 8004798:	6923      	ldr	r3, [r4, #16]
 800479a:	6820      	ldr	r0, [r4, #0]
 800479c:	1ac0      	subs	r0, r0, r3
 800479e:	6963      	ldr	r3, [r4, #20]
 80047a0:	b2f6      	uxtb	r6, r6
 80047a2:	4283      	cmp	r3, r0
 80047a4:	4637      	mov	r7, r6
 80047a6:	dc04      	bgt.n	80047b2 <__swbuf_r+0x42>
 80047a8:	4621      	mov	r1, r4
 80047aa:	4628      	mov	r0, r5
 80047ac:	f000 f948 	bl	8004a40 <_fflush_r>
 80047b0:	bb30      	cbnz	r0, 8004800 <__swbuf_r+0x90>
 80047b2:	68a3      	ldr	r3, [r4, #8]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	60a3      	str	r3, [r4, #8]
 80047b8:	6823      	ldr	r3, [r4, #0]
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	6022      	str	r2, [r4, #0]
 80047be:	701e      	strb	r6, [r3, #0]
 80047c0:	6963      	ldr	r3, [r4, #20]
 80047c2:	3001      	adds	r0, #1
 80047c4:	4283      	cmp	r3, r0
 80047c6:	d004      	beq.n	80047d2 <__swbuf_r+0x62>
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	07db      	lsls	r3, r3, #31
 80047cc:	d506      	bpl.n	80047dc <__swbuf_r+0x6c>
 80047ce:	2e0a      	cmp	r6, #10
 80047d0:	d104      	bne.n	80047dc <__swbuf_r+0x6c>
 80047d2:	4621      	mov	r1, r4
 80047d4:	4628      	mov	r0, r5
 80047d6:	f000 f933 	bl	8004a40 <_fflush_r>
 80047da:	b988      	cbnz	r0, 8004800 <__swbuf_r+0x90>
 80047dc:	4638      	mov	r0, r7
 80047de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047e0:	4b0a      	ldr	r3, [pc, #40]	; (800480c <__swbuf_r+0x9c>)
 80047e2:	429c      	cmp	r4, r3
 80047e4:	d101      	bne.n	80047ea <__swbuf_r+0x7a>
 80047e6:	68ac      	ldr	r4, [r5, #8]
 80047e8:	e7cf      	b.n	800478a <__swbuf_r+0x1a>
 80047ea:	4b09      	ldr	r3, [pc, #36]	; (8004810 <__swbuf_r+0xa0>)
 80047ec:	429c      	cmp	r4, r3
 80047ee:	bf08      	it	eq
 80047f0:	68ec      	ldreq	r4, [r5, #12]
 80047f2:	e7ca      	b.n	800478a <__swbuf_r+0x1a>
 80047f4:	4621      	mov	r1, r4
 80047f6:	4628      	mov	r0, r5
 80047f8:	f000 f81e 	bl	8004838 <__swsetup_r>
 80047fc:	2800      	cmp	r0, #0
 80047fe:	d0cb      	beq.n	8004798 <__swbuf_r+0x28>
 8004800:	f04f 37ff 	mov.w	r7, #4294967295
 8004804:	e7ea      	b.n	80047dc <__swbuf_r+0x6c>
 8004806:	bf00      	nop
 8004808:	08004de4 	.word	0x08004de4
 800480c:	08004e04 	.word	0x08004e04
 8004810:	08004dc4 	.word	0x08004dc4

08004814 <_write_r>:
 8004814:	b538      	push	{r3, r4, r5, lr}
 8004816:	4d07      	ldr	r5, [pc, #28]	; (8004834 <_write_r+0x20>)
 8004818:	4604      	mov	r4, r0
 800481a:	4608      	mov	r0, r1
 800481c:	4611      	mov	r1, r2
 800481e:	2200      	movs	r2, #0
 8004820:	602a      	str	r2, [r5, #0]
 8004822:	461a      	mov	r2, r3
 8004824:	f7fc fc37 	bl	8001096 <_write>
 8004828:	1c43      	adds	r3, r0, #1
 800482a:	d102      	bne.n	8004832 <_write_r+0x1e>
 800482c:	682b      	ldr	r3, [r5, #0]
 800482e:	b103      	cbz	r3, 8004832 <_write_r+0x1e>
 8004830:	6023      	str	r3, [r4, #0]
 8004832:	bd38      	pop	{r3, r4, r5, pc}
 8004834:	20000800 	.word	0x20000800

08004838 <__swsetup_r>:
 8004838:	4b32      	ldr	r3, [pc, #200]	; (8004904 <__swsetup_r+0xcc>)
 800483a:	b570      	push	{r4, r5, r6, lr}
 800483c:	681d      	ldr	r5, [r3, #0]
 800483e:	4606      	mov	r6, r0
 8004840:	460c      	mov	r4, r1
 8004842:	b125      	cbz	r5, 800484e <__swsetup_r+0x16>
 8004844:	69ab      	ldr	r3, [r5, #24]
 8004846:	b913      	cbnz	r3, 800484e <__swsetup_r+0x16>
 8004848:	4628      	mov	r0, r5
 800484a:	f7ff fb55 	bl	8003ef8 <__sinit>
 800484e:	4b2e      	ldr	r3, [pc, #184]	; (8004908 <__swsetup_r+0xd0>)
 8004850:	429c      	cmp	r4, r3
 8004852:	d10f      	bne.n	8004874 <__swsetup_r+0x3c>
 8004854:	686c      	ldr	r4, [r5, #4]
 8004856:	89a3      	ldrh	r3, [r4, #12]
 8004858:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800485c:	0719      	lsls	r1, r3, #28
 800485e:	d42c      	bmi.n	80048ba <__swsetup_r+0x82>
 8004860:	06dd      	lsls	r5, r3, #27
 8004862:	d411      	bmi.n	8004888 <__swsetup_r+0x50>
 8004864:	2309      	movs	r3, #9
 8004866:	6033      	str	r3, [r6, #0]
 8004868:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800486c:	81a3      	strh	r3, [r4, #12]
 800486e:	f04f 30ff 	mov.w	r0, #4294967295
 8004872:	e03e      	b.n	80048f2 <__swsetup_r+0xba>
 8004874:	4b25      	ldr	r3, [pc, #148]	; (800490c <__swsetup_r+0xd4>)
 8004876:	429c      	cmp	r4, r3
 8004878:	d101      	bne.n	800487e <__swsetup_r+0x46>
 800487a:	68ac      	ldr	r4, [r5, #8]
 800487c:	e7eb      	b.n	8004856 <__swsetup_r+0x1e>
 800487e:	4b24      	ldr	r3, [pc, #144]	; (8004910 <__swsetup_r+0xd8>)
 8004880:	429c      	cmp	r4, r3
 8004882:	bf08      	it	eq
 8004884:	68ec      	ldreq	r4, [r5, #12]
 8004886:	e7e6      	b.n	8004856 <__swsetup_r+0x1e>
 8004888:	0758      	lsls	r0, r3, #29
 800488a:	d512      	bpl.n	80048b2 <__swsetup_r+0x7a>
 800488c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800488e:	b141      	cbz	r1, 80048a2 <__swsetup_r+0x6a>
 8004890:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004894:	4299      	cmp	r1, r3
 8004896:	d002      	beq.n	800489e <__swsetup_r+0x66>
 8004898:	4630      	mov	r0, r6
 800489a:	f000 f98f 	bl	8004bbc <_free_r>
 800489e:	2300      	movs	r3, #0
 80048a0:	6363      	str	r3, [r4, #52]	; 0x34
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80048a8:	81a3      	strh	r3, [r4, #12]
 80048aa:	2300      	movs	r3, #0
 80048ac:	6063      	str	r3, [r4, #4]
 80048ae:	6923      	ldr	r3, [r4, #16]
 80048b0:	6023      	str	r3, [r4, #0]
 80048b2:	89a3      	ldrh	r3, [r4, #12]
 80048b4:	f043 0308 	orr.w	r3, r3, #8
 80048b8:	81a3      	strh	r3, [r4, #12]
 80048ba:	6923      	ldr	r3, [r4, #16]
 80048bc:	b94b      	cbnz	r3, 80048d2 <__swsetup_r+0x9a>
 80048be:	89a3      	ldrh	r3, [r4, #12]
 80048c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80048c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048c8:	d003      	beq.n	80048d2 <__swsetup_r+0x9a>
 80048ca:	4621      	mov	r1, r4
 80048cc:	4630      	mov	r0, r6
 80048ce:	f000 f929 	bl	8004b24 <__smakebuf_r>
 80048d2:	89a0      	ldrh	r0, [r4, #12]
 80048d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80048d8:	f010 0301 	ands.w	r3, r0, #1
 80048dc:	d00a      	beq.n	80048f4 <__swsetup_r+0xbc>
 80048de:	2300      	movs	r3, #0
 80048e0:	60a3      	str	r3, [r4, #8]
 80048e2:	6963      	ldr	r3, [r4, #20]
 80048e4:	425b      	negs	r3, r3
 80048e6:	61a3      	str	r3, [r4, #24]
 80048e8:	6923      	ldr	r3, [r4, #16]
 80048ea:	b943      	cbnz	r3, 80048fe <__swsetup_r+0xc6>
 80048ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80048f0:	d1ba      	bne.n	8004868 <__swsetup_r+0x30>
 80048f2:	bd70      	pop	{r4, r5, r6, pc}
 80048f4:	0781      	lsls	r1, r0, #30
 80048f6:	bf58      	it	pl
 80048f8:	6963      	ldrpl	r3, [r4, #20]
 80048fa:	60a3      	str	r3, [r4, #8]
 80048fc:	e7f4      	b.n	80048e8 <__swsetup_r+0xb0>
 80048fe:	2000      	movs	r0, #0
 8004900:	e7f7      	b.n	80048f2 <__swsetup_r+0xba>
 8004902:	bf00      	nop
 8004904:	20000014 	.word	0x20000014
 8004908:	08004de4 	.word	0x08004de4
 800490c:	08004e04 	.word	0x08004e04
 8004910:	08004dc4 	.word	0x08004dc4

08004914 <_close_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	4d06      	ldr	r5, [pc, #24]	; (8004930 <_close_r+0x1c>)
 8004918:	2300      	movs	r3, #0
 800491a:	4604      	mov	r4, r0
 800491c:	4608      	mov	r0, r1
 800491e:	602b      	str	r3, [r5, #0]
 8004920:	f7fc fbd5 	bl	80010ce <_close>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_close_r+0x1a>
 8004928:	682b      	ldr	r3, [r5, #0]
 800492a:	b103      	cbz	r3, 800492e <_close_r+0x1a>
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	20000800 	.word	0x20000800

08004934 <__sflush_r>:
 8004934:	898a      	ldrh	r2, [r1, #12]
 8004936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800493a:	4605      	mov	r5, r0
 800493c:	0710      	lsls	r0, r2, #28
 800493e:	460c      	mov	r4, r1
 8004940:	d458      	bmi.n	80049f4 <__sflush_r+0xc0>
 8004942:	684b      	ldr	r3, [r1, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	dc05      	bgt.n	8004954 <__sflush_r+0x20>
 8004948:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800494a:	2b00      	cmp	r3, #0
 800494c:	dc02      	bgt.n	8004954 <__sflush_r+0x20>
 800494e:	2000      	movs	r0, #0
 8004950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004954:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004956:	2e00      	cmp	r6, #0
 8004958:	d0f9      	beq.n	800494e <__sflush_r+0x1a>
 800495a:	2300      	movs	r3, #0
 800495c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004960:	682f      	ldr	r7, [r5, #0]
 8004962:	602b      	str	r3, [r5, #0]
 8004964:	d032      	beq.n	80049cc <__sflush_r+0x98>
 8004966:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004968:	89a3      	ldrh	r3, [r4, #12]
 800496a:	075a      	lsls	r2, r3, #29
 800496c:	d505      	bpl.n	800497a <__sflush_r+0x46>
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	1ac0      	subs	r0, r0, r3
 8004972:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004974:	b10b      	cbz	r3, 800497a <__sflush_r+0x46>
 8004976:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004978:	1ac0      	subs	r0, r0, r3
 800497a:	2300      	movs	r3, #0
 800497c:	4602      	mov	r2, r0
 800497e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004980:	6a21      	ldr	r1, [r4, #32]
 8004982:	4628      	mov	r0, r5
 8004984:	47b0      	blx	r6
 8004986:	1c43      	adds	r3, r0, #1
 8004988:	89a3      	ldrh	r3, [r4, #12]
 800498a:	d106      	bne.n	800499a <__sflush_r+0x66>
 800498c:	6829      	ldr	r1, [r5, #0]
 800498e:	291d      	cmp	r1, #29
 8004990:	d82c      	bhi.n	80049ec <__sflush_r+0xb8>
 8004992:	4a2a      	ldr	r2, [pc, #168]	; (8004a3c <__sflush_r+0x108>)
 8004994:	40ca      	lsrs	r2, r1
 8004996:	07d6      	lsls	r6, r2, #31
 8004998:	d528      	bpl.n	80049ec <__sflush_r+0xb8>
 800499a:	2200      	movs	r2, #0
 800499c:	6062      	str	r2, [r4, #4]
 800499e:	04d9      	lsls	r1, r3, #19
 80049a0:	6922      	ldr	r2, [r4, #16]
 80049a2:	6022      	str	r2, [r4, #0]
 80049a4:	d504      	bpl.n	80049b0 <__sflush_r+0x7c>
 80049a6:	1c42      	adds	r2, r0, #1
 80049a8:	d101      	bne.n	80049ae <__sflush_r+0x7a>
 80049aa:	682b      	ldr	r3, [r5, #0]
 80049ac:	b903      	cbnz	r3, 80049b0 <__sflush_r+0x7c>
 80049ae:	6560      	str	r0, [r4, #84]	; 0x54
 80049b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049b2:	602f      	str	r7, [r5, #0]
 80049b4:	2900      	cmp	r1, #0
 80049b6:	d0ca      	beq.n	800494e <__sflush_r+0x1a>
 80049b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049bc:	4299      	cmp	r1, r3
 80049be:	d002      	beq.n	80049c6 <__sflush_r+0x92>
 80049c0:	4628      	mov	r0, r5
 80049c2:	f000 f8fb 	bl	8004bbc <_free_r>
 80049c6:	2000      	movs	r0, #0
 80049c8:	6360      	str	r0, [r4, #52]	; 0x34
 80049ca:	e7c1      	b.n	8004950 <__sflush_r+0x1c>
 80049cc:	6a21      	ldr	r1, [r4, #32]
 80049ce:	2301      	movs	r3, #1
 80049d0:	4628      	mov	r0, r5
 80049d2:	47b0      	blx	r6
 80049d4:	1c41      	adds	r1, r0, #1
 80049d6:	d1c7      	bne.n	8004968 <__sflush_r+0x34>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0c4      	beq.n	8004968 <__sflush_r+0x34>
 80049de:	2b1d      	cmp	r3, #29
 80049e0:	d001      	beq.n	80049e6 <__sflush_r+0xb2>
 80049e2:	2b16      	cmp	r3, #22
 80049e4:	d101      	bne.n	80049ea <__sflush_r+0xb6>
 80049e6:	602f      	str	r7, [r5, #0]
 80049e8:	e7b1      	b.n	800494e <__sflush_r+0x1a>
 80049ea:	89a3      	ldrh	r3, [r4, #12]
 80049ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049f0:	81a3      	strh	r3, [r4, #12]
 80049f2:	e7ad      	b.n	8004950 <__sflush_r+0x1c>
 80049f4:	690f      	ldr	r7, [r1, #16]
 80049f6:	2f00      	cmp	r7, #0
 80049f8:	d0a9      	beq.n	800494e <__sflush_r+0x1a>
 80049fa:	0793      	lsls	r3, r2, #30
 80049fc:	680e      	ldr	r6, [r1, #0]
 80049fe:	bf08      	it	eq
 8004a00:	694b      	ldreq	r3, [r1, #20]
 8004a02:	600f      	str	r7, [r1, #0]
 8004a04:	bf18      	it	ne
 8004a06:	2300      	movne	r3, #0
 8004a08:	eba6 0807 	sub.w	r8, r6, r7
 8004a0c:	608b      	str	r3, [r1, #8]
 8004a0e:	f1b8 0f00 	cmp.w	r8, #0
 8004a12:	dd9c      	ble.n	800494e <__sflush_r+0x1a>
 8004a14:	6a21      	ldr	r1, [r4, #32]
 8004a16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004a18:	4643      	mov	r3, r8
 8004a1a:	463a      	mov	r2, r7
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	47b0      	blx	r6
 8004a20:	2800      	cmp	r0, #0
 8004a22:	dc06      	bgt.n	8004a32 <__sflush_r+0xfe>
 8004a24:	89a3      	ldrh	r3, [r4, #12]
 8004a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a2a:	81a3      	strh	r3, [r4, #12]
 8004a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a30:	e78e      	b.n	8004950 <__sflush_r+0x1c>
 8004a32:	4407      	add	r7, r0
 8004a34:	eba8 0800 	sub.w	r8, r8, r0
 8004a38:	e7e9      	b.n	8004a0e <__sflush_r+0xda>
 8004a3a:	bf00      	nop
 8004a3c:	20400001 	.word	0x20400001

08004a40 <_fflush_r>:
 8004a40:	b538      	push	{r3, r4, r5, lr}
 8004a42:	690b      	ldr	r3, [r1, #16]
 8004a44:	4605      	mov	r5, r0
 8004a46:	460c      	mov	r4, r1
 8004a48:	b913      	cbnz	r3, 8004a50 <_fflush_r+0x10>
 8004a4a:	2500      	movs	r5, #0
 8004a4c:	4628      	mov	r0, r5
 8004a4e:	bd38      	pop	{r3, r4, r5, pc}
 8004a50:	b118      	cbz	r0, 8004a5a <_fflush_r+0x1a>
 8004a52:	6983      	ldr	r3, [r0, #24]
 8004a54:	b90b      	cbnz	r3, 8004a5a <_fflush_r+0x1a>
 8004a56:	f7ff fa4f 	bl	8003ef8 <__sinit>
 8004a5a:	4b14      	ldr	r3, [pc, #80]	; (8004aac <_fflush_r+0x6c>)
 8004a5c:	429c      	cmp	r4, r3
 8004a5e:	d11b      	bne.n	8004a98 <_fflush_r+0x58>
 8004a60:	686c      	ldr	r4, [r5, #4]
 8004a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0ef      	beq.n	8004a4a <_fflush_r+0xa>
 8004a6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004a6c:	07d0      	lsls	r0, r2, #31
 8004a6e:	d404      	bmi.n	8004a7a <_fflush_r+0x3a>
 8004a70:	0599      	lsls	r1, r3, #22
 8004a72:	d402      	bmi.n	8004a7a <_fflush_r+0x3a>
 8004a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a76:	f7ff fadd 	bl	8004034 <__retarget_lock_acquire_recursive>
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	4621      	mov	r1, r4
 8004a7e:	f7ff ff59 	bl	8004934 <__sflush_r>
 8004a82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a84:	07da      	lsls	r2, r3, #31
 8004a86:	4605      	mov	r5, r0
 8004a88:	d4e0      	bmi.n	8004a4c <_fflush_r+0xc>
 8004a8a:	89a3      	ldrh	r3, [r4, #12]
 8004a8c:	059b      	lsls	r3, r3, #22
 8004a8e:	d4dd      	bmi.n	8004a4c <_fflush_r+0xc>
 8004a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a92:	f7ff fad0 	bl	8004036 <__retarget_lock_release_recursive>
 8004a96:	e7d9      	b.n	8004a4c <_fflush_r+0xc>
 8004a98:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <_fflush_r+0x70>)
 8004a9a:	429c      	cmp	r4, r3
 8004a9c:	d101      	bne.n	8004aa2 <_fflush_r+0x62>
 8004a9e:	68ac      	ldr	r4, [r5, #8]
 8004aa0:	e7df      	b.n	8004a62 <_fflush_r+0x22>
 8004aa2:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <_fflush_r+0x74>)
 8004aa4:	429c      	cmp	r4, r3
 8004aa6:	bf08      	it	eq
 8004aa8:	68ec      	ldreq	r4, [r5, #12]
 8004aaa:	e7da      	b.n	8004a62 <_fflush_r+0x22>
 8004aac:	08004de4 	.word	0x08004de4
 8004ab0:	08004e04 	.word	0x08004e04
 8004ab4:	08004dc4 	.word	0x08004dc4

08004ab8 <_lseek_r>:
 8004ab8:	b538      	push	{r3, r4, r5, lr}
 8004aba:	4d07      	ldr	r5, [pc, #28]	; (8004ad8 <_lseek_r+0x20>)
 8004abc:	4604      	mov	r4, r0
 8004abe:	4608      	mov	r0, r1
 8004ac0:	4611      	mov	r1, r2
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	602a      	str	r2, [r5, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	f7fc fb28 	bl	800111c <_lseek>
 8004acc:	1c43      	adds	r3, r0, #1
 8004ace:	d102      	bne.n	8004ad6 <_lseek_r+0x1e>
 8004ad0:	682b      	ldr	r3, [r5, #0]
 8004ad2:	b103      	cbz	r3, 8004ad6 <_lseek_r+0x1e>
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	bd38      	pop	{r3, r4, r5, pc}
 8004ad8:	20000800 	.word	0x20000800

08004adc <__swhatbuf_r>:
 8004adc:	b570      	push	{r4, r5, r6, lr}
 8004ade:	460e      	mov	r6, r1
 8004ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ae4:	2900      	cmp	r1, #0
 8004ae6:	b096      	sub	sp, #88	; 0x58
 8004ae8:	4614      	mov	r4, r2
 8004aea:	461d      	mov	r5, r3
 8004aec:	da07      	bge.n	8004afe <__swhatbuf_r+0x22>
 8004aee:	2300      	movs	r3, #0
 8004af0:	602b      	str	r3, [r5, #0]
 8004af2:	89b3      	ldrh	r3, [r6, #12]
 8004af4:	061a      	lsls	r2, r3, #24
 8004af6:	d410      	bmi.n	8004b1a <__swhatbuf_r+0x3e>
 8004af8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004afc:	e00e      	b.n	8004b1c <__swhatbuf_r+0x40>
 8004afe:	466a      	mov	r2, sp
 8004b00:	f000 f8be 	bl	8004c80 <_fstat_r>
 8004b04:	2800      	cmp	r0, #0
 8004b06:	dbf2      	blt.n	8004aee <__swhatbuf_r+0x12>
 8004b08:	9a01      	ldr	r2, [sp, #4]
 8004b0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004b0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004b12:	425a      	negs	r2, r3
 8004b14:	415a      	adcs	r2, r3
 8004b16:	602a      	str	r2, [r5, #0]
 8004b18:	e7ee      	b.n	8004af8 <__swhatbuf_r+0x1c>
 8004b1a:	2340      	movs	r3, #64	; 0x40
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	6023      	str	r3, [r4, #0]
 8004b20:	b016      	add	sp, #88	; 0x58
 8004b22:	bd70      	pop	{r4, r5, r6, pc}

08004b24 <__smakebuf_r>:
 8004b24:	898b      	ldrh	r3, [r1, #12]
 8004b26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b28:	079d      	lsls	r5, r3, #30
 8004b2a:	4606      	mov	r6, r0
 8004b2c:	460c      	mov	r4, r1
 8004b2e:	d507      	bpl.n	8004b40 <__smakebuf_r+0x1c>
 8004b30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b34:	6023      	str	r3, [r4, #0]
 8004b36:	6123      	str	r3, [r4, #16]
 8004b38:	2301      	movs	r3, #1
 8004b3a:	6163      	str	r3, [r4, #20]
 8004b3c:	b002      	add	sp, #8
 8004b3e:	bd70      	pop	{r4, r5, r6, pc}
 8004b40:	ab01      	add	r3, sp, #4
 8004b42:	466a      	mov	r2, sp
 8004b44:	f7ff ffca 	bl	8004adc <__swhatbuf_r>
 8004b48:	9900      	ldr	r1, [sp, #0]
 8004b4a:	4605      	mov	r5, r0
 8004b4c:	4630      	mov	r0, r6
 8004b4e:	f7ff fa73 	bl	8004038 <_malloc_r>
 8004b52:	b948      	cbnz	r0, 8004b68 <__smakebuf_r+0x44>
 8004b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b58:	059a      	lsls	r2, r3, #22
 8004b5a:	d4ef      	bmi.n	8004b3c <__smakebuf_r+0x18>
 8004b5c:	f023 0303 	bic.w	r3, r3, #3
 8004b60:	f043 0302 	orr.w	r3, r3, #2
 8004b64:	81a3      	strh	r3, [r4, #12]
 8004b66:	e7e3      	b.n	8004b30 <__smakebuf_r+0xc>
 8004b68:	4b0d      	ldr	r3, [pc, #52]	; (8004ba0 <__smakebuf_r+0x7c>)
 8004b6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b6c:	89a3      	ldrh	r3, [r4, #12]
 8004b6e:	6020      	str	r0, [r4, #0]
 8004b70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b74:	81a3      	strh	r3, [r4, #12]
 8004b76:	9b00      	ldr	r3, [sp, #0]
 8004b78:	6163      	str	r3, [r4, #20]
 8004b7a:	9b01      	ldr	r3, [sp, #4]
 8004b7c:	6120      	str	r0, [r4, #16]
 8004b7e:	b15b      	cbz	r3, 8004b98 <__smakebuf_r+0x74>
 8004b80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b84:	4630      	mov	r0, r6
 8004b86:	f000 f88d 	bl	8004ca4 <_isatty_r>
 8004b8a:	b128      	cbz	r0, 8004b98 <__smakebuf_r+0x74>
 8004b8c:	89a3      	ldrh	r3, [r4, #12]
 8004b8e:	f023 0303 	bic.w	r3, r3, #3
 8004b92:	f043 0301 	orr.w	r3, r3, #1
 8004b96:	81a3      	strh	r3, [r4, #12]
 8004b98:	89a0      	ldrh	r0, [r4, #12]
 8004b9a:	4305      	orrs	r5, r0
 8004b9c:	81a5      	strh	r5, [r4, #12]
 8004b9e:	e7cd      	b.n	8004b3c <__smakebuf_r+0x18>
 8004ba0:	08003e91 	.word	0x08003e91

08004ba4 <__malloc_lock>:
 8004ba4:	4801      	ldr	r0, [pc, #4]	; (8004bac <__malloc_lock+0x8>)
 8004ba6:	f7ff ba45 	b.w	8004034 <__retarget_lock_acquire_recursive>
 8004baa:	bf00      	nop
 8004bac:	200007f8 	.word	0x200007f8

08004bb0 <__malloc_unlock>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	; (8004bb8 <__malloc_unlock+0x8>)
 8004bb2:	f7ff ba40 	b.w	8004036 <__retarget_lock_release_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	200007f8 	.word	0x200007f8

08004bbc <_free_r>:
 8004bbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004bbe:	2900      	cmp	r1, #0
 8004bc0:	d048      	beq.n	8004c54 <_free_r+0x98>
 8004bc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bc6:	9001      	str	r0, [sp, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f1a1 0404 	sub.w	r4, r1, #4
 8004bce:	bfb8      	it	lt
 8004bd0:	18e4      	addlt	r4, r4, r3
 8004bd2:	f7ff ffe7 	bl	8004ba4 <__malloc_lock>
 8004bd6:	4a20      	ldr	r2, [pc, #128]	; (8004c58 <_free_r+0x9c>)
 8004bd8:	9801      	ldr	r0, [sp, #4]
 8004bda:	6813      	ldr	r3, [r2, #0]
 8004bdc:	4615      	mov	r5, r2
 8004bde:	b933      	cbnz	r3, 8004bee <_free_r+0x32>
 8004be0:	6063      	str	r3, [r4, #4]
 8004be2:	6014      	str	r4, [r2, #0]
 8004be4:	b003      	add	sp, #12
 8004be6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004bea:	f7ff bfe1 	b.w	8004bb0 <__malloc_unlock>
 8004bee:	42a3      	cmp	r3, r4
 8004bf0:	d90b      	bls.n	8004c0a <_free_r+0x4e>
 8004bf2:	6821      	ldr	r1, [r4, #0]
 8004bf4:	1862      	adds	r2, r4, r1
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	bf04      	itt	eq
 8004bfa:	681a      	ldreq	r2, [r3, #0]
 8004bfc:	685b      	ldreq	r3, [r3, #4]
 8004bfe:	6063      	str	r3, [r4, #4]
 8004c00:	bf04      	itt	eq
 8004c02:	1852      	addeq	r2, r2, r1
 8004c04:	6022      	streq	r2, [r4, #0]
 8004c06:	602c      	str	r4, [r5, #0]
 8004c08:	e7ec      	b.n	8004be4 <_free_r+0x28>
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	b10b      	cbz	r3, 8004c14 <_free_r+0x58>
 8004c10:	42a3      	cmp	r3, r4
 8004c12:	d9fa      	bls.n	8004c0a <_free_r+0x4e>
 8004c14:	6811      	ldr	r1, [r2, #0]
 8004c16:	1855      	adds	r5, r2, r1
 8004c18:	42a5      	cmp	r5, r4
 8004c1a:	d10b      	bne.n	8004c34 <_free_r+0x78>
 8004c1c:	6824      	ldr	r4, [r4, #0]
 8004c1e:	4421      	add	r1, r4
 8004c20:	1854      	adds	r4, r2, r1
 8004c22:	42a3      	cmp	r3, r4
 8004c24:	6011      	str	r1, [r2, #0]
 8004c26:	d1dd      	bne.n	8004be4 <_free_r+0x28>
 8004c28:	681c      	ldr	r4, [r3, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	6053      	str	r3, [r2, #4]
 8004c2e:	4421      	add	r1, r4
 8004c30:	6011      	str	r1, [r2, #0]
 8004c32:	e7d7      	b.n	8004be4 <_free_r+0x28>
 8004c34:	d902      	bls.n	8004c3c <_free_r+0x80>
 8004c36:	230c      	movs	r3, #12
 8004c38:	6003      	str	r3, [r0, #0]
 8004c3a:	e7d3      	b.n	8004be4 <_free_r+0x28>
 8004c3c:	6825      	ldr	r5, [r4, #0]
 8004c3e:	1961      	adds	r1, r4, r5
 8004c40:	428b      	cmp	r3, r1
 8004c42:	bf04      	itt	eq
 8004c44:	6819      	ldreq	r1, [r3, #0]
 8004c46:	685b      	ldreq	r3, [r3, #4]
 8004c48:	6063      	str	r3, [r4, #4]
 8004c4a:	bf04      	itt	eq
 8004c4c:	1949      	addeq	r1, r1, r5
 8004c4e:	6021      	streq	r1, [r4, #0]
 8004c50:	6054      	str	r4, [r2, #4]
 8004c52:	e7c7      	b.n	8004be4 <_free_r+0x28>
 8004c54:	b003      	add	sp, #12
 8004c56:	bd30      	pop	{r4, r5, pc}
 8004c58:	20000734 	.word	0x20000734

08004c5c <_read_r>:
 8004c5c:	b538      	push	{r3, r4, r5, lr}
 8004c5e:	4d07      	ldr	r5, [pc, #28]	; (8004c7c <_read_r+0x20>)
 8004c60:	4604      	mov	r4, r0
 8004c62:	4608      	mov	r0, r1
 8004c64:	4611      	mov	r1, r2
 8004c66:	2200      	movs	r2, #0
 8004c68:	602a      	str	r2, [r5, #0]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f7fc f9f6 	bl	800105c <_read>
 8004c70:	1c43      	adds	r3, r0, #1
 8004c72:	d102      	bne.n	8004c7a <_read_r+0x1e>
 8004c74:	682b      	ldr	r3, [r5, #0]
 8004c76:	b103      	cbz	r3, 8004c7a <_read_r+0x1e>
 8004c78:	6023      	str	r3, [r4, #0]
 8004c7a:	bd38      	pop	{r3, r4, r5, pc}
 8004c7c:	20000800 	.word	0x20000800

08004c80 <_fstat_r>:
 8004c80:	b538      	push	{r3, r4, r5, lr}
 8004c82:	4d07      	ldr	r5, [pc, #28]	; (8004ca0 <_fstat_r+0x20>)
 8004c84:	2300      	movs	r3, #0
 8004c86:	4604      	mov	r4, r0
 8004c88:	4608      	mov	r0, r1
 8004c8a:	4611      	mov	r1, r2
 8004c8c:	602b      	str	r3, [r5, #0]
 8004c8e:	f7fc fa2a 	bl	80010e6 <_fstat>
 8004c92:	1c43      	adds	r3, r0, #1
 8004c94:	d102      	bne.n	8004c9c <_fstat_r+0x1c>
 8004c96:	682b      	ldr	r3, [r5, #0]
 8004c98:	b103      	cbz	r3, 8004c9c <_fstat_r+0x1c>
 8004c9a:	6023      	str	r3, [r4, #0]
 8004c9c:	bd38      	pop	{r3, r4, r5, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20000800 	.word	0x20000800

08004ca4 <_isatty_r>:
 8004ca4:	b538      	push	{r3, r4, r5, lr}
 8004ca6:	4d06      	ldr	r5, [pc, #24]	; (8004cc0 <_isatty_r+0x1c>)
 8004ca8:	2300      	movs	r3, #0
 8004caa:	4604      	mov	r4, r0
 8004cac:	4608      	mov	r0, r1
 8004cae:	602b      	str	r3, [r5, #0]
 8004cb0:	f7fc fa29 	bl	8001106 <_isatty>
 8004cb4:	1c43      	adds	r3, r0, #1
 8004cb6:	d102      	bne.n	8004cbe <_isatty_r+0x1a>
 8004cb8:	682b      	ldr	r3, [r5, #0]
 8004cba:	b103      	cbz	r3, 8004cbe <_isatty_r+0x1a>
 8004cbc:	6023      	str	r3, [r4, #0]
 8004cbe:	bd38      	pop	{r3, r4, r5, pc}
 8004cc0:	20000800 	.word	0x20000800

08004cc4 <_init>:
 8004cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc6:	bf00      	nop
 8004cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cca:	bc08      	pop	{r3}
 8004ccc:	469e      	mov	lr, r3
 8004cce:	4770      	bx	lr

08004cd0 <_fini>:
 8004cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cd2:	bf00      	nop
 8004cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd6:	bc08      	pop	{r3}
 8004cd8:	469e      	mov	lr, r3
 8004cda:	4770      	bx	lr
