static void F_1 ( void )\r\n{\r\nF_2 ( F_3 ( V_1 ) ) ;\r\n}\r\nstatic void F_4 ( int V_2 )\r\n{\r\nF_5 ( V_3 , V_2 ) ;\r\n}\r\nstatic void F_6 ( int V_2 )\r\n{\r\nif ( V_2 ) {\r\nif ( V_4 . V_5 & V_6 ) {\r\nF_5 ( V_7 , 1 ) ;\r\nF_5 ( V_8 , 0 ) ;\r\n} else {\r\nF_5 ( V_7 , 0 ) ;\r\nF_5 ( V_8 , 0 ) ;\r\n}\r\n} else {\r\nF_5 ( V_7 , 0 ) ;\r\nF_5 ( V_8 , 1 ) ;\r\n}\r\n}\r\nstatic void F_7 ( int V_2 )\r\n{\r\nF_5 ( V_9 , V_2 ) ;\r\n}\r\nstatic void F_8 ( int V_2 )\r\n{\r\nF_5 ( V_10 , V_2 ) ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nV_11 = V_4 . V_12 -> V_13 ( V_14 ) ;\r\nV_15 = 0x00144018 ;\r\nV_16 = 0x00EF0000 ;\r\nif ( F_10 () ) {\r\nV_17 = 0x2121C000 ;\r\nV_18 = 0x00600400 ;\r\n} else {\r\nV_17 = 0x0121C000 ;\r\nV_18 = 0x00600000 ;\r\n}\r\nV_15 &= ~ V_19 ;\r\nV_16 &= ~ V_20 ;\r\nV_17 &= ~ V_21 ;\r\nV_18 &= ~ V_22 ;\r\nV_17 |= F_11 ( V_23 ) ;\r\nF_12 ( & V_24 [ 0 ] , 1 ) ;\r\nF_13 ( 18 , V_25 , L_1 ) ;\r\nF_14 ( 18 ) ;\r\nV_26 = F_11 ( V_27 ) ;\r\nV_28 = F_11 ( V_27 ) | F_11 ( V_29 ) ;\r\nV_30 = F_11 ( V_27 ) | F_11 ( V_29 ) | V_31 ;\r\nV_32 = F_11 ( V_33 ) | F_11 ( V_27 ) | F_11 ( V_29 ) ;\r\nV_34 = 0xffffffff ;\r\nV_35 |= V_36 ;\r\nV_37 = V_38 | V_39 ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nF_12 ( & V_24 [ 1 ] , 1 ) ;\r\n}\r\nstatic int F_16 ( unsigned int V_40 )\r\n{\r\nint V_41 = 0 ;\r\nint V_42 = V_4 . V_12 -> V_13 ( V_14 ) ;\r\nif ( V_11 != V_42 ) {\r\nif ( V_42 ) {\r\nV_4 . V_5 |= V_43 ;\r\nF_17 ( V_4 . V_44 , L_2 ) ;\r\n} else {\r\nF_17 ( V_4 . V_44 , L_3 ) ;\r\nF_18 ( V_45 ) ;\r\nV_4 . V_12 -> V_46 ( 0 ) ;\r\nV_4 . V_47 = V_48 ;\r\n}\r\nV_11 = V_42 ;\r\nreturn 0 ;\r\n}\r\nif ( V_49 & F_11 ( V_27 ) )\r\nV_41 |= F_11 ( V_27 ) ;\r\nif ( V_34 & F_11 ( V_33 ) )\r\nV_41 |= F_11 ( V_33 ) ;\r\nif ( V_40 && ( V_49 & V_31 ) )\r\nV_41 |= V_31 ;\r\nF_17 ( V_4 . V_44 , L_4 , V_41 ) ;\r\nreturn V_41 ;\r\n}\r\nstatic unsigned long F_19 ( void )\r\n{\r\nreturn ( ~ V_50 & F_11 ( V_27 ) ) | ( V_50 & F_11 ( V_33 ) ) ;\r\n}\r\nunsigned long F_20 ( int type )\r\n{\r\nswitch ( type ) {\r\ncase V_14 :\r\nreturn ( ( ( ~ F_21 ( V_51 ) ) & F_11 ( V_51 ) ) != 0 ) ;\r\ncase V_52 :\r\nreturn F_22 ( V_4 . V_12 -> V_53 ) ;\r\ncase V_54 :\r\nreturn F_22 ( V_4 . V_12 -> V_55 ) ;\r\ncase V_56 :\r\nreturn F_22 ( V_4 . V_12 -> V_57 ) ;\r\ncase V_58 :\r\nreturn F_23 ( V_59 ) ;\r\ncase V_60 :\r\nreturn F_23 ( V_61 ) ;\r\ncase V_62 :\r\ndefault:\r\nreturn F_23 ( V_63 ) ;\r\n}\r\n}\r\nstatic int T_1 F_24 ( void )\r\n{\r\nint V_64 ;\r\nif ( ! F_25 () && ! F_10 ()\r\n&& ! F_26 () )\r\nreturn - V_65 ;\r\nV_66 = F_27 ( L_5 , - 1 ) ;\r\nif ( ! V_66 )\r\nreturn - V_67 ;\r\nV_66 -> V_44 . V_68 = & V_69 ;\r\nV_64 = F_28 ( V_66 ) ;\r\nif ( V_64 )\r\nF_29 ( V_66 ) ;\r\nreturn V_64 ;\r\n}\r\nstatic void F_30 ( void )\r\n{\r\nF_31 ( V_66 ) ;\r\n}
