
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103442                       # Number of seconds simulated
sim_ticks                                103441759758                       # Number of ticks simulated
final_tick                               633079477068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224094                       # Simulator instruction rate (inst/s)
host_op_rate                                   282766                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6985033                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914748                       # Number of bytes of host memory used
host_seconds                                 14809.06                       # Real time elapsed on the host
sim_insts                                  3318617954                       # Number of instructions simulated
sim_ops                                    4187503713                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1752576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       653952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2095360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4506880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1493888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1493888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16370                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35210                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11671                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11671                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16942635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6321934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20256423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43569251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14441827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14441827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14441827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16942635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6321934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20256423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58011078                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248061775                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21416820                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17440063                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919736                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8798668                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138610                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236153                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86997                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193707858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120555849                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21416820                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374763                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25477899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5747168                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7465245                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852319                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1919113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230447271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.632541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.002448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204969372     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725243      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2141165      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311505      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951252      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107694      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757852      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930794      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12552394      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230447271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086337                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485991                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191379519                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9832419                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25336877                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108716                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3789736                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650631                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145488017                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51713                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3789736                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191636208                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6392457                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2296553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25189735                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1142570                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145273570                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1380                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420158                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        31131                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203292794                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677056316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677056316                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34842088                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33577                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17497                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3606314                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13980523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7848487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295611                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689496                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144757910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137444944                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82176                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20258835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41363652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1415                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230447271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596427                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172412451     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24483168     10.62%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12384045      5.37%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7990648      3.47%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570584      2.85%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582459      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3192611      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778995      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52310      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230447271                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961567     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145939     11.43%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168861     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113957386     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016843      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13650828      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803807      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137444944                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.554075                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276367                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506695702                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165051008                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133624932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138721311                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153769                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828923                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          691                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138921                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3789736                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5668234                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       282953                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144791485                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13980523                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7848487                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17495                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12589                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          691                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2216544                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134852031                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517611                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2592913                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21320839                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244721                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803228                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.543623                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133627456                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133624932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79405766                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213725017                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371532                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22334849                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943816                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226657535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540315                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393522                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176868236     78.03%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23330495     10.29%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835308      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816700      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3658211      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546465      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535594      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095789      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970737      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226657535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970737                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368488010                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293392213                       # The number of ROB writes
system.switch_cpus0.timesIdled                2865934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17614504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.480618                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.480618                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.403125                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.403125                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609738657                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184130964                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138196340                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248061775                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22193963                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18213379                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2076005                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9311884                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8731799                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2214459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97197                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    198931275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121729499                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22193963                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10946258                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26250640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5758825                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5694764                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12033694                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2066680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234541554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208290914     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1955062      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3538191      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2092535      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1715656      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1533084      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          846483      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2105921      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12463708      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234541554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089470                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490723                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197294842                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7344381                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26172780                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        64950                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3664598                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3646559                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149299108                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3664598                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197588257                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         683939                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5766003                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25927369                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       911385                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149249667                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         99488                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    210270273                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    692649297                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    692649297                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178603660                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31666613                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35531                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17789                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2638584                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13882599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7468765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        72651                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1689612                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148112610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141219046                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66041                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17557570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36304865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234541554                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289275                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175740188     74.93%     74.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23397445      9.98%     84.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12245227      5.22%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8628253      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8634392      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3089918      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2357483      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       274852      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173796      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234541554                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51764     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168540     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       157592     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119162906     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1931511      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17742      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12657141      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7449746      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141219046                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569290                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             377896                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517423583                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    165705951                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138808941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141596942                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287070                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2277327                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89008                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3664598                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         478718                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55962                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148148141                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13882599                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7468765                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17789                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1194843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2281570                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139608475                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12560732                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1610571                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20010473                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19784118                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7449741                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138809005                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138808941                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81237850                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221261460                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559574                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367158                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103844611                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128002825                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20145529                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2093517                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230876956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.406116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178619275     77.37%     77.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25492332     11.04%     88.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9778344      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5147034      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4372076      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2073446      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       980940      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1536543      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2876966      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230876956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103844611                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128002825                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18985029                       # Number of memory references committed
system.switch_cpus1.commit.loads             11605272                       # Number of loads committed
system.switch_cpus1.commit.membars              17742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18571847                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115235422                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2647409                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2876966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           376148344                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299961308                       # The number of ROB writes
system.switch_cpus1.timesIdled                2936894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13520221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103844611                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128002825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103844611                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.388779                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.388779                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418624                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418624                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627734404                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193900414                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138221558                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35484                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248061774                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22641031                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18351203                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2074594                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9010658                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8526285                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2541883                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93695                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191386194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125939401                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22641031                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11068168                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27588368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6376423                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4112751                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11977074                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2074723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    227342239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.053723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199753871     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2567372      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2027555      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4749096      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1023072      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1589549      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1223007      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          766379      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13642338      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    227342239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091272                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.507694                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189270721                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6290671                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27478486                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        90972                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4211385                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3893973                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44129                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154448009                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80366                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4211385                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189792588                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1606078                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3238285                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27016480                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1477419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154306091                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        20672                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        283054                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       554784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       183717                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    217061419                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720112299                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720112299                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176126159                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40935260                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38998                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21929                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4875256                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15002967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7457898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       138029                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1655664                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153190629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38978                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143815168                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       146154                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25726920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53655718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4854                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    227342239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632593                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303586                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165358883     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26555625     11.68%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12877315      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8616157      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7962072      3.50%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2682295      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2765261      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       391935      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       132696      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    227342239                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         412951     58.96%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        143503     20.49%     79.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143909     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120781285     83.98%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2179050      1.52%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17061      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13440748      9.35%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7397024      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143815168                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579755                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             700363                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004870                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    515819092                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178957019                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140118493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144515531                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       360250                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3411767                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1086                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208588                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4211385                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1031880                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98615                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153229609                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63790                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15002967                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7457898                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21916                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304613                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141193382                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12977037                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2621786                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20372711                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20008409                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7395674                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569186                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140119430                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140118493                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82986467                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229154694                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.564853                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362142                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103180755                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126715681                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26515064                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34124                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2077678                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223130854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372641                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    169928139     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25035792     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10930960      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6212252      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4499235      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1764838      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1366085      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984851      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2408702      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223130854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103180755                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126715681                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18840510                       # Number of memory references committed
system.switch_cpus2.commit.loads             11591200                       # Number of loads committed
system.switch_cpus2.commit.membars              17062                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18206437                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114175544                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2579703                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2408702                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           373952897                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310672989                       # The number of ROB writes
system.switch_cpus2.timesIdled                3093754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20719535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103180755                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126715681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103180755                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.404148                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.404148                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.415948                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.415948                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635988548                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195133334                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142632885                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34124                       # number of misc regfile writes
system.l2.replacements                          35211                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1833497                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67979                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.971521                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           568.471955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.708268                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5861.828668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.517498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2164.983685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.579478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5375.402960                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8815.910347                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3826.112460                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6129.484681                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.178889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.066070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.164044                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.269040                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.116764                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.187057                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83088                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28889                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        59340                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  171317                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52474                       # number of Writeback hits
system.l2.Writeback_hits::total                 52474                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83088                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28889                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        59340                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171317                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83088                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28889                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        59340                       # number of overall hits
system.l2.overall_hits::total                  171317                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13692                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16370                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35210                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13692                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16370                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35210                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13692                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5109                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16370                       # number of overall misses
system.l2.overall_misses::total                 35210                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1516978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2260728112                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2400743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    860398937                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1935249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2691990839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5818970858                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1516978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2260728112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2400743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    860398937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1935249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2691990839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5818970858                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1516978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2260728112                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2400743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    860398937                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1935249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2691990839                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5818970858                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96780                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        75710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              206527                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52474                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52474                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        75710                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206527                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        75710                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206527                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.141476                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.150274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.216220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170486                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.141476                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.150274                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.216220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170486                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.141476                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.150274                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.216220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170486                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151697.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165113.066900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150046.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168408.482482                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148865.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164446.599817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165264.721897                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151697.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165113.066900                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150046.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168408.482482                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148865.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164446.599817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165264.721897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151697.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165113.066900                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150046.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168408.482482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148865.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164446.599817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165264.721897                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11671                       # number of writebacks
system.l2.writebacks::total                     11671                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13692                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16370                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35210                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35210                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       933672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1463334569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1468603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    562814280                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1177386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1738178135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3767906645                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       933672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1463334569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1468603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    562814280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1177386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1738178135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3767906645                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       933672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1463334569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1468603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    562814280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1177386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1738178135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3767906645                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.141476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.150274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.216220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170486                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.141476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.150274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.216220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.141476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.150274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.216220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170486                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93367.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106875.151110                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91787.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110161.338814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90568.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106180.704643                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107012.401164                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93367.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106875.151110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91787.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110161.338814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90568.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106180.704643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107012.401164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93367.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106875.151110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91787.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110161.338814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90568.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106180.704643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107012.401164                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.961563                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011859958                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849835.389397                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.961563                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015964                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876541                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852308                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852308                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852308                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852308                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852308                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852308                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1805482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1805482                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1805482                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1805482                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1805482                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1805482                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852319                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852319                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852319                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852319                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164134.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164134.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164134.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164134.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164134.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164134.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1605126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1605126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1605126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1605126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1605126                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1605126                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160512.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160512.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160512.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160512.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160512.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160512.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96780                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190998303                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97036                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1968.324158                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.587735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.412265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916358                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083642                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10413398                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10413398                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677253                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17079                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17079                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090651                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090651                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090651                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090651                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398226                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398285                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398285                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398285                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398285                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36192937799                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36192937799                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3590588                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3590588                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36196528387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36196528387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36196528387                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36196528387                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811624                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811624                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18488936                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18488936                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18488936                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18488936                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021542                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021542                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021542                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021542                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90885.421341                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90885.421341                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 60857.423729                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60857.423729                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90880.973140                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90880.973140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90880.973140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90880.973140                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21726                       # number of writebacks
system.cpu0.dcache.writebacks::total            21726                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301446                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301505                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301505                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96780                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96780                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96780                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96780                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96780                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96780                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7938185933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7938185933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7938185933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7938185933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7938185933                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7938185933                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82022.999928                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82022.999928                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82022.999928                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82022.999928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82022.999928                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82022.999928                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.038962                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018471391                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204483.530303                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.038962                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024101                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738844                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12033678                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12033678                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12033678                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12033678                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12033678                       # number of overall hits
system.cpu1.icache.overall_hits::total       12033678                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2732543                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2732543                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2732543                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2732543                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2732543                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2732543                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12033694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12033694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12033694                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12033694                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12033694                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12033694                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 170783.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170783.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 170783.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170783.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 170783.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170783.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2564943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2564943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2564943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2564943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2564943                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2564943                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160308.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160308.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160308.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160308.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160308.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160308.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33998                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163969978                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34254                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4786.885561                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.447895                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.552105                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904093                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095907                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9360843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9360843                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7344273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7344273                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17773                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17773                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17742                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16705116                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16705116                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16705116                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16705116                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87380                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87380                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87380                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87380                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87380                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7987238129                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7987238129                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7987238129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7987238129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7987238129                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7987238129                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9448223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9448223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7344273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7344273                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16792496                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16792496                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16792496                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16792496                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005204                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91408.081128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91408.081128                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91408.081128                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91408.081128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91408.081128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91408.081128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9474                       # number of writebacks
system.cpu1.dcache.writebacks::total             9474                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53382                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53382                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53382                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53382                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33998                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33998                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33998                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33998                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33998                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2798005360                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2798005360                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2798005360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2798005360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2798005360                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2798005360                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82299.116419                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82299.116419                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82299.116419                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82299.116419                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82299.116419                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82299.116419                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997007                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017147209                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2071582.910387                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997007                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11977060                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11977060                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11977060                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11977060                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11977060                       # number of overall hits
system.cpu2.icache.overall_hits::total       11977060                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2360856                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2360856                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2360856                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2360856                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2360856                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2360856                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11977074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11977074                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11977074                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11977074                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11977074                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11977074                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 168632.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 168632.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 168632.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 168632.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 168632.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 168632.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2057124                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2057124                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2057124                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2057124                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2057124                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2057124                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158240.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158240.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158240.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158240.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158240.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158240.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75710                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180800520                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 75966                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2380.018956                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.258589                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.741411                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903354                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096646                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9724733                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9724733                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7215187                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7215187                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21669                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21669                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17062                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17062                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16939920                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16939920                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16939920                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16939920                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181525                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181525                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181525                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181525                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181525                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181525                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18549280318                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18549280318                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18549280318                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18549280318                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18549280318                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18549280318                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9906258                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9906258                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7215187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7215187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17062                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17062                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17121445                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17121445                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17121445                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17121445                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018324                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018324                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010602                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010602                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010602                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010602                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102185.816378                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102185.816378                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102185.816378                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102185.816378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102185.816378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102185.816378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21274                       # number of writebacks
system.cpu2.dcache.writebacks::total            21274                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       105815                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       105815                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105815                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105815                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105815                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105815                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75710                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75710                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75710                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75710                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75710                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75710                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6748250618                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6748250618                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6748250618                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6748250618                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6748250618                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6748250618                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004422                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004422                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89132.883609                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89132.883609                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89132.883609                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89132.883609                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89132.883609                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89132.883609                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
