#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct  9 14:15:00 2023
# Process ID: 67497
# Current directory: /home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1
# Command line: vivado -log GPIO_demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace
# Log file: /home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo.vdi
# Journal file: /home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/vivado.jou
# Running On: dhep-sipm, OS: Linux, CPU Frequency: 2869.952 MHz, CPU Physical cores: 4, Host memory: 12523 MB
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1338.656 ; gain = 0.023 ; free physical = 1210 ; free virtual = 12693
Command: link_design -top GPIO_demo -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.758 ; gain = 0.000 ; free physical = 910 ; free virtual = 12393
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CA'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dhep/vivado_proj/seven_seg/seven_seg.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1822.223 ; gain = 0.000 ; free physical = 800 ; free virtual = 12285
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1826.191 ; gain = 487.535 ; free physical = 798 ; free virtual = 12282
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.035 ; gain = 83.844 ; free physical = 774 ; free virtual = 12259

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2424c13ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2414.895 ; gain = 504.859 ; free physical = 342 ; free virtual = 11844

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2424c13ee

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2699.754 ; gain = 0.000 ; free physical = 143 ; free virtual = 11584
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2424c13ee

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2699.754 ; gain = 0.000 ; free physical = 143 ; free virtual = 11584
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 185877643

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2699.754 ; gain = 0.000 ; free physical = 143 ; free virtual = 11584
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 185877643

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2731.770 ; gain = 32.016 ; free physical = 143 ; free virtual = 11584
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1623c5676

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2731.770 ; gain = 32.016 ; free physical = 143 ; free virtual = 11583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1508adde5

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2731.770 ; gain = 32.016 ; free physical = 143 ; free virtual = 11583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.770 ; gain = 0.000 ; free physical = 143 ; free virtual = 11583
Ending Logic Optimization Task | Checksum: 1aaa48fc0

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2731.770 ; gain = 32.016 ; free physical = 143 ; free virtual = 11583

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aaa48fc0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.770 ; gain = 0.000 ; free physical = 143 ; free virtual = 11583

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aaa48fc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.770 ; gain = 0.000 ; free physical = 143 ; free virtual = 11583

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.770 ; gain = 0.000 ; free physical = 143 ; free virtual = 11583
Ending Netlist Obfuscation Task | Checksum: 1aaa48fc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.770 ; gain = 0.000 ; free physical = 143 ; free virtual = 11583
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.770 ; gain = 905.578 ; free physical = 143 ; free virtual = 11583
INFO: [runtcl-4] Executing : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 157 ; free virtual = 11576
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 146 ; free virtual = 11566
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ce349c3c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 146 ; free virtual = 11566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 146 ; free virtual = 11566

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fab03286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 144 ; free virtual = 11558

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16f9ecb1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 142 ; free virtual = 11557

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16f9ecb1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 142 ; free virtual = 11557
Phase 1 Placer Initialization | Checksum: 16f9ecb1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 142 ; free virtual = 11557

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1061fa3ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 136 ; free virtual = 11551

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17b776ce8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 135 ; free virtual = 11551

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17b776ce8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 135 ; free virtual = 11551

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16032a80c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 137 ; free virtual = 11539

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 134 ; free virtual = 11539

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f07a234a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 134 ; free virtual = 11538
Phase 2.4 Global Placement Core | Checksum: 12d9f1316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 134 ; free virtual = 11538
Phase 2 Global Placement | Checksum: 12d9f1316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 134 ; free virtual = 11538

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cdd1050e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 134 ; free virtual = 11538

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f17307d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 133 ; free virtual = 11538

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104c4a979

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 132 ; free virtual = 11537

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a3005de5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 132 ; free virtual = 11537

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9ef5beff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 132 ; free virtual = 11537

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ca352545

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 132 ; free virtual = 11537

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ac5ae9b9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 132 ; free virtual = 11537
Phase 3 Detail Placement | Checksum: ac5ae9b9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 132 ; free virtual = 11537

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 147444f80

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.224 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 190dff6aa

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 190dff6aa

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
Phase 4.1.1.1 BUFG Insertion | Checksum: 147444f80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.224. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11d8b2000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
Phase 4.1 Post Commit Optimization | Checksum: 11d8b2000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d8b2000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11d8b2000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
Phase 4.3 Placer Reporting | Checksum: 11d8b2000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0c18c44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
Ending Placer Task | Checksum: 77a66f6a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 131 ; free virtual = 11536
INFO: [runtcl-4] Executing : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 151 ; free virtual = 11541
INFO: [runtcl-4] Executing : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 152 ; free virtual = 11542
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 150 ; free virtual = 11540
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 139 ; free virtual = 11529
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2819.812 ; gain = 0.000 ; free physical = 136 ; free virtual = 11527
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2c87dfa6 ConstDB: 0 ShapeSum: 4b1e8fc4 RouteDB: 0
Post Restoration Checksum: NetGraph: cb495b51 | NumContArr: 19ab3e29 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: fdfeef27

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2930.309 ; gain = 91.957 ; free physical = 146 ; free virtual = 11379

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fdfeef27

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2930.309 ; gain = 91.957 ; free physical = 165 ; free virtual = 11388

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fdfeef27

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2930.309 ; gain = 91.957 ; free physical = 166 ; free virtual = 11388
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f2312f64

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 2945.605 ; gain = 107.254 ; free physical = 135 ; free virtual = 11344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.196  | TNS=0.000  | WHS=-0.119 | THS=-3.024 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 486
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 486
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 235e8fbae

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 131 ; free virtual = 11341

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 235e8fbae

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 131 ; free virtual = 11341
Phase 3 Initial Routing | Checksum: 147f35a8b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 142 ; free virtual = 11347

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27302f826

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348
Phase 4 Rip-up And Reroute | Checksum: 27302f826

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e1c61018

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.147  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e1c61018

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 143 ; free virtual = 11347

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1c61018

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 143 ; free virtual = 11347
Phase 5 Delay and Skew Optimization | Checksum: 1e1c61018

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 143 ; free virtual = 11347

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2768c9d17

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.147  | TNS=0.000  | WHS=0.165  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23cfa09e7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348
Phase 6 Post Hold Fix | Checksum: 23cfa09e7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0473517 %
  Global Horizontal Routing Utilization  = 0.0494459 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29ef74c47

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 144 ; free virtual = 11348

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29ef74c47

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 143 ; free virtual = 11347

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d4dbed61

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 143 ; free virtual = 11347

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.147  | TNS=0.000  | WHS=0.165  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d4dbed61

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 141 ; free virtual = 11345
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13ef8d802

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 140 ; free virtual = 11344

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2947.605 ; gain = 109.254 ; free physical = 140 ; free virtual = 11344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 2947.605 ; gain = 127.793 ; free physical = 136 ; free virtual = 11340
INFO: [runtcl-4] Executing : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3056.461 ; gain = 0.000 ; free physical = 162 ; free virtual = 11319
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/seven_seg/seven_seg.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 14:16:44 2023...
