<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html;charset=iso-8859-1">
<META NAME="Author" CONTENT="Masanori Hariyama">
<META NAME="Keyword" CONTENT="porgram">
<META NAME="Description" CONTENT="Advanced Program">
<META NAME="Generator" CONTENT="Dicre Sitehina">
<TITLE>AdvancedProgram</TITLE>
<LINK REL="stylesheet" TYPE="text/css" HREF="style/mono.css">
</HEAD>
<BODY>
<DIV CLASS="htmlblock">
<H1 CLASS="btitle">AdvancedProgram</H1>
</DIV>
<TABLE WIDTH="100%" BORDER="0" CELLPADDING="5" CELLSPACING="0" CLASS="main" ALIGN="center">
<TR>
<TD ALIGN="left" VALIGN="top" CLASS="left">
<DIV CLASS="menublock">
<H4 CLASS="btitle">FPT07 Links: </H4>
<UL CLASS="menu">
<LI CLASS="linkitem"><A HREF="index.html">ICFPT07 Home</A></LI>
<LI CLASS="linkitem"><A HREF="Registration.html" TARGET="_blank">Registration</A></LI>
<LI CLASS="linkitem"><A HREF="TravelInformation.html">Travel Information</A></LI>
<LI CLASS="linkitem"><A HREF="program.html">AdvancedProgram</A></LI>
<LI CLASS="linkitem"><A HREF="https://entry.jtb.ne.jp/me/registrye/registrye.asp?id=0922" TARGET="_blank">Hotel Reservation</A></LI>
<LI CLASS="linkitem"><A HREF="PaperSubmissionGuideLine.html">Guideline for Camera-Ready Paper</A></LI>
<LI CLASS="linkitem"><A HREF="http://www.softconf.com/start/ICFPT07/final.html">Paper Submission</A></LI>
<LI CLASS="linkitem"><A HREF="CFP.html">Call for Papers</A></LI>
<LI CLASS="linkitem"><A HREF="Committee.html">Committee</A></LI>
</UL>
</DIV>

</TD>

<TD ALIGN="left" VALIGN="top" CLASS="center">
<DIV CLASS="menublock2">
[ <A HREF="program.html#block11">12/12(1st day)</A> | 
<A HREF="program.html#block12">12/13(2nd day)</A> | 
<A HREF="program.html#block13">12/14(Fri.) 3rd day</A> | 
<A HREF="program.html#block14">Poster session detail</A> ]
</DIV>

<DIV CLASS="textblock" ID="block10">
<H3 CLASS="btitle">12/11(Tue.) Pre-conference</H3>
<H4>12:30-15:30 Tutorial 1	Chair: M.Taiji (Riken)</H4>
<A HREF="presentationfiles/0HPC.pdf">High-Performance Reconfigurable Computing</A><BR>
Tarek El-Ghazawi (George Washington Univ.)<BR>
<BR>
<H4>coffee break</H4>
<BR>
<H4>15:45-17:45 Tutorial 2  Chair: H.Amano (Keio Univ.)</H4>
Dynamically reconfigurable processors in Japan<BR>
<A HREF="presentationfiles/1toshiba.pdf">1. A dynamically reconfigurable architecture for stream processing</A><BR>
Takashi Yoshikawa (Toshiba Corporation)<BR>
<BR>
2. Trade off considerations of the DAPDNA devices over <BR>
the last 5 years and a look into their future.<BR>
Tomoyoshi Sato (IPFlex Inc.)<BR>
<BR>
3.FE-GA: A Dynamically Reconfigurable Processor with High<BR>
Performance and Low Power Consumption<BR>
Makoto Satoh (Hitachi, Ltd.)<BR>
<BR>
<A HREF="presentationfiles/4ICFPT07_20071211WebUpSANYOOzone.pdf">4.Reconfigurable Architecture for Car Tuners</A><BR>
Makoto Ozone (SANYO Electric Co., Ltd.)<BR>
<BR>
5.MX1: Multi matrix-processor core architecture and<BR>
real-time image processing application<BR>
Katsuya Mizumoto (Renesas Technology Corp.)<BR>
<BR>
<H4>18:00 Reception</H4>
</DIV>

<DIV CLASS="textblock" ID="block11">
<H3 CLASS="btitle">12/12(Wed.) 1st day</H3>
<H4>8:30-8:45 Welcome Address: T.Nakamura (Tohoku Univ.)</H4>
<BR>
<H4>8:45-9:45 Key note  Chair: H.Yasuura (Kyushu Univ.)</H4>
<A HREF="presentationfiles/fpt2007_keynote.pps">Power and the Future FPGA Architectures</A><BR>
Sinan Kaptanoglu (Actel Corporation)<BR>
<BR>
<H4>9:45-10:45 Poster 1 & Coffee</H4>
<BR>
<H4>10:45-12:15 Session 1: Tools I  Chair:	W.-K. Mak (National Tsing Hua Univ.)</H4>
Memory Footprint Reduction For FPGA Routing Algorithms<BR>
Scott Chin and Steve Wilton<BR>
<BR>
SOC implementation of wave-pipelined circuits<BR>
Seetharaman Gopalakrishnan and Venkataramani Balasubramanian<BR>
<BR>
Self-characterization of Combinatorial Circuit Delays in FPGAs<BR>
Justin S. J. Wong, Pete Sedcole and Peter Y. K. Cheung<BR>
<BR>
<H4>12:15-13:15 Lunch</H4>
<H4>13:15-15:15 Session 2: Applications I Chair: P.Leong (Chinese Univ. of Hong Kong)</H4>
FPGA Cluster Computing in the ETA Radio Telescope<BR>
Cameron Patterson, Brian Martin, Steve Ellingson, <BR>
John Simonetti and Sean Cutchin<BR>
<BR>
FPGA-based Accelerator Design for RankBoost in Web Search Engines<BR>
Ning-Yi XU, Xiong-Fei CAI, Rui GAO, Lei ZHANG and Feng-Hsiung HSU<BR>
<BR>
Asymmetric Multi-Processor Architecture for Reconfigurable System-on-Chip and Operating<BR>
System Abstractions<BR>
Xin Xie, John Williams and Neil Bergmann<BR>
<BR>
Design and Implementation of an FPGA Architecture for High-Speed Network Feature<BR>
Extraction<BR>
Sailesh Pati, Ramanathan Narayanan, Gokhan Memik, Alok Choudhary and Joseph Zambreno<BR>
<BR>
<H4>15:15-16:15 Poster 2 & Coffee</H4>
<H4>16:15-18:15 Session 3: Architecture Chair: P.Cheung (Imperial College London)</H4>
Architecting Hard Crossbars on FPGAs and Increasing their Area-Efficiency with Shadow Clusters<BR>
Peter Jamieson and Jonathan Rose<BR>
<BR>
A Method and FPGA Architecture for Real-Time Polymorphic Reconfiguration<BR>
Jason Paul, Samuel Stone Yong Kim and Robert Bennington<BR>
<BR>
Reconfigurable Functional Units for Scientific Superscalar Processors<BR>
Jonathan Evans, Kyle Rupnow and Katherine Compton<BR>
<BR>
A COARSE GRAINED RECONFIGURABLE ARCHITECTURE FOR VARIABLE BLOCK SIZE MOTION ESTIMATION<BR>
Ruchika Verma and Ali Akoglu<BR>
</DIV>

<DIV CLASS="textblock" ID="block12">
<H3 CLASS="btitle">12/13(Thu.) 2nd day</H3>
<H4>8:45-9:30 Invited Speech  Chair: M.Fujita (Univ. of Tokyo)</H4>
<A HREF="presentationfiles/Hiraki.pdf">GAPE-DR Project: a combination of peta-scale computing and high-speed networking</A><BR>
Kei Hiraki (Univ. of Tokyo)<BR>
<BR>
<H4>9:30-10:30 Poster 3 & Coffee</H4>
<H4>10:30-12:30 Session 4: Tools II 	O.Diessel (Univ. of New South Wales)</H4>
Instrumented Multi-Stage Word-Length Optimization<BR>
William Osborne, Jose Coutinho, Ray Cheung, Wayne Luk and Oskar Mencer<BR>
<BR>
A Domain Specific Language for Reconfigurable Path-based Monte Carlo Simulations<BR>
David Barrie Thomas and Wayne Luk<BR>
<BR>
Fused-Arithmetic Unit Generation for Reconfigurable Devices using Common Subgraph<BR>
Extraction<BR>
Alastair Smith, George Constantinides and Peter Cheung<BR>
<BR>
Unifying FPGA Hardware Development<BR>
Jacob Alexis Bower, Wei Ning Cho and Wayne Luk<BR>
<BR>
<H4>12:30-13:30 Lunch</H4>
<BR>
<H4>13:30-15:30 Session 5: Applications II 	J.Rose (Univ. of Toronto)</H4>
Applying Cuckoo Hashing for FPGA-based Pattern Matching in NIDS/NIPS<BR>
Tran Ngoc Thinh, Surin Kittitornkun and Shigenori Tomiyama<BR>
<BR>
HIGH PERFORMANCE HARDWARE IMPLEMENTATION OF SPIKEPROP LEARNING: POTENTIAL AND TRADEOFFS<BR>
Marco Aurelio Nuno-Maganda, Miguel Arias-Estrada and Cesar Torres-Huitzil<BR>
<BR>
The Image Forest Transform Architecture<BR>
F.A Nabio Augusto Cappabianco, Guido Ara Nzjo and Alexandre Falc Nco<BR>
<BR>
A HIGHLY PARALLEL FPGA BASED IEEE-754 COMPLIANT DOUBLE-PRECISION BINARY FLOATING-POINT<BR>
MULTIPLICATION ALGORITHM<BR>
Sandeep Venishetti and Ali Akoglu<BR>
<BR>
<H4>*15:30-16:30 Poster 4 & Coffee</H4>
<H4>16:30-18:00 Session 6: Memory & IP Protection	G.Constantinides (Imperial College London)</H4>
TAS-MRAM based Non-volatile FPGA logic circuit<BR>
Weisheng ZHAO, Eric BELHAIRE, Bernard DIENY, Guillaume PRENAT and Claude CHAPPERT<BR>
<BR>
Bitstream Decompression for High Speed FPGA Configuration from Slow Memories<BR>
Dirk Koch, Christian Beckhoff and Juergen Teich<BR>
<BR>
Dynamic Intellectual Property Protection for Reconfigurable Devices<BR>
Tim G.A Nlneysu, Bodo M Nvller and Christof Paar<BR>
<BR>
<H4>Banquet</H4>
</DIV>

<DIV CLASS="textblock" ID="block13">
<H3 CLASS="btitle">12/14(Fri.) 3rd day</H3>
<H4>8:45-10:15 Special Session:</H4>
What is Exciting about FPT ? <BR>
Moderator:  Wayne Luk (Imperial College London)<BR>
Peter Cheung (Imerial College London)<BR>
Brent Nelson (Brigham Young Univ.)<BR>
Jonathan Rose (Univ. of Tronto)<BR>
Philip Leong (Chinese University of Hong Kong)<BR>
<BR>
<H4>10:15-10:30 Coffee break</H4>
<H4>10:30-12:30 Session 7: Applications III  T.Hironaka (Hiroshima City Univ.)</H4>
Hardware/Software Co-design of a General-Purpose Computation Platform in Particle Physics<BR>
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch, Shuo Yang, Tiago Perez and<BR>
Zhenan Liu<BR>
<BR>
Efficient and High-Throughput Implementations of AES-GCM on FPGAs<BR>
Gang Zhou, Harald Michalik and Lasloz Hinsenkamp<BR>
<BR>
A Framework for Implementing a Network-Based Stochastic Biochemical Simulator on an FPGA<BR>
Masato Yoshimi, Yuri Nishikawa, Toshinori Kojima, Yasunori Osana, Akira Funahashi,<BR>
Noriko Hiroi, Yuichiro Shibata, Hideki Yamada, Hiroaki Kitano and Hideharu Amano<BR>
<BR>
An Approach for Applying Large Filters on Large Images using FPGA<BR>
Shingo Kawada and Tsutomu Maruyama<BR>
<BR>
<H4>12:30-13:20 Lunch</H4>
<H4>13:20-14:50 Session 8: Tools III S.Kimura (Waseda Univ.)</H4>
Run-Time Management of Reconfigurable Hardware Tasks using Embedded Linux<BR>
Krzysztof Kobsciuszkiewicz, Fearghal Morgan and Krzysztof Kepa<BR>
<BR>
Implementations of Reconfigurable Logic Arrays on FPGAs<BR>
Tsutomu Sasao and Hiroki Nakahara<BR>
<BR>
Net Length Based Routability Driven Packing<BR>
Audip Pandit and Ali Akoglu<BR>
<BR>
<H4>14:50-15:00 Closing</H4>
</DIV>

<DIV CLASS="textblock" ID="block14">
<H3 CLASS="btitle">Poster session details</H3>
Poster Session I<BR>
P1-1: FPGA-based Streaming Computation for Lattice Boltzmann Method<BR>
Kentaro Sano, Oliver Pell, Wayne Luk and Satoru Yamamoto<BR>
<BR>
P1-2: Reconfigurable Hardware Module Sequencer - A Tradeoff Between Networked and Data Flow Architectures<BR>
Kai-Jung Shih, Chin-Chieh Hung, and Pao-Ann Hsiung<BR>
<BR>
P1-3: An Embedded Reconfigurable Logic Core based on Variable Grain Logic Cell Architecture<BR>
Yoshiaki Satou, Motoki Amagasaki, Hiroshi Miura, Kazunori Matsuyama, Ryoichi Yamaguchi, Masahiro Iida and Toshinori Sueyoshi<BR>
<BR>
P1-4: Improving bounds for FPGA Logic Minimization<BR>
Tim Todman, Haohan Fu, Oskar Mencer and Wayne Luk<BR>
<BR>
P1-5: Floating-Point Matrix Multiplication in a Polymorphic Processor<BR>
Georgi K. Kuzmanov and Wouter M. van Oijen<BR>
<BR>
P1-6: A Secure Digital Content Delivery System Based on Partially Reconfigurable Hardware<BR>
Yohei Hori, Hiroyuki Yokoyama, Hirofumi Sakane and Kenji Toda<BR>
<BR>
P1-7: Productivity Of High-Level Languages On Reconfigurable Computers: An HPC Perspective<BR>
Esam El-Araby, Preetham Nosum and Tarek El-Ghazawi<BR>
<BR>
P1-8: A Systolic Agorithm for the Quadratic Assignment Problem and its FPGA Implementation<BR>
Yoshihiro Kimura, Shin'ichi Wakabayashi and Shinobu Nagayama<BR>
<BR>
P1-9: Reconfiguration performance analysis of a dynamic optically reconfigurable gate array architecture<BR>
Daisaku Seto and Minoru Watanabe<BR>
<BR>
<BR>
Poster Session II<BR>
<BR>
P2-1: Efficient Mesh of Tree Interconnect for FPGA Architecture<BR>
ZIED MARRAKCHI, HAYDER MRABET, CHRISTIAN MASSON and HABIB MEHREZ<BR>
<BR>
P2-2: Overwrite Configuration Technique in Multicast Configuration Scheme for Dynamically Reconfigurable Processor Arrays<BR>
Satoshi Tsutsumi, Vasutan Tunbunheng, Yohei Hasegawa, Adepu Parimala, Takuro Nakamura, Takashi Nishimura and Hideharu Amano<BR>
<BR>
P2-3: AN FPGA Based Traveling-Wave Fault Location System<BR>
David P Coggins, David W P Thomas, Barrie R Hayes-Gill and Yiqun Zhu<BR>
<BR>
P2-4: NICFlex: A Functional Verification Accelerator for An RTL NIC Design<BR>
Xianyang Jiang, Xiaomin Li, Yue Tian and Kai Wang<BR>
<BR>
P2-5: Power Configurable Block Array Connected in Series as First Prototype Flex Power FPGA Chip<BR>
Masakazu Hioki, Takashi Kawanami, Yohei Matsumoto, Toshiyuki Tsutsumi, Tadashi Nakagawa, Toshihiro Sekigawa and Hanpei Koike<BR>
<BR>
P2-6: Optimal Buffering of FPGA Interconnect for Expected Delay optimization<BR>
Yi-Ru He and Wai-Kei Mak<BR>
<BR>
P2-7: FPGA-Based 3-D engine for high-speed 3-D measurement based on light section method<BR>
Yachide Yusuke, Makoto Ikeda and Kunihiro Asada<BR>
<BR>
P2-8: A 62.5 ns holographic reconfiguration for an optically differential reconfigurable gate array<BR>
Mao Nakajima and Minoru Watanabe<BR>
<BR>
P2-9: Recursive Variable Expansion: A Loop Transformation for Reconfigurable Systems<BR>
Zubair Nawaz, Ozana Silvia Dragomir, Thomas Marconi, Elena Moscu Panainte, Koen Bertels and Stamatis Vassiliadis<BR>
<BR>
<BR>
Poster Session III<BR>
P3-1: A Rapid Prototyping of Real-Time Pattern Generator for Step-and-Scan Lithography Using Digital Micromirror Device<BR>
Naoto Miyamoto, Masahiko Shimakage, Tatsuo Morimoto, Kazuya Kadota, Shigetoshi Sugawa and Tadahiro Ohmi<BR>
<BR>
P3-2: High Performance Software-Hardware Network Intrusion Detection System<BR>
Ryan Proudfoot, Kenneth B. Kent, Eric Aubanel and Nan Chen<BR>
<BR>
P3-3: A Domain-Specific Dynamically Reconfigurable Hardware Platform for Wireless Sensor Networks<BR>
Heiko Hinkelmann, Peter Zipf and Manfred Glesner<BR>
<BR>
P3-4: FPGA implementation of a statically reconfigurable Java environment for embedded systems<BR>
Shinsuke Nino, Takayuki Mori, YoungHun Ko, Yuichiro Shibata and Kiyoshi Oguri<BR>
<BR>
P3-5: A Dynamically Reconfigurable Architecture Combining Pixel-Level SIMD and Operation-Pipeline Modes for High Frame Rate Visual Processing<BR>
Nao Iwata, Shingo Kagami and Koichi Hashimoto<BR>
<BR>
P3-6: A BALANCED VECTOR-QUANTIZATION PROCESSOR ELIMINATING REDUNDANT CALCULATION FOR REAL-TIME MOTION PICTURE COMPRESSION<BR>
Masahiro Konda, Takahiro Nakayama, Naoto Miyamoto and Tadahiro Ohmi<BR>
<BR>
P3-7: Real-time Segmentation of Color Images based on K-Means Clustering on FPGA<BR>
Takashi Saegusa and Tsutomu Maruyama<BR>
<BR>
P3-8: A PORTABLE MEMORY ACCESS FRAMEWORK FOR HIGH-PERFORMANCE RECONFIGURABLE COMPUTERS<BR>
Miaoqing Huang, Ivan Gonzalez and Tarek El-Ghazawi<BR>
<BR>
P3-9: The Spiral Search: A Linear Complexity Algorithm for the Generation of Convex Multiple Input Multiple Output Instruction-Set Extensions<BR>
Carlo Galuzzi, Koen Bertels and Stamatis Vassiliadis<BR>
<BR>
P3-10: A Case for Soft Vector Processors in FPGAs<BR>
Jason Yu and Guy Lemieux<BR>
<BR>
P3-11: A Portable Co-Verification System Which Generates Transactor and Testbench Automatically<BR>
Takahito Nakajima, Shigeru Namiki, Shuhei Kinoshita and Naohiko Shimizu<BR>
<BR>
Poster Session IV<BR>
P4-1: Multiply Accumulate Unit Optimised for Fast Dot-Product Evaluation<BR>
William Kamp and Andrew Bainbridge-Smith<BR>
<BR>
P4-2: A Novel Network Architecture Support for Fast Reconfiguration<BR>
Jenny Yi-Chun Kuo, Hossam El Gindy and Anderson Kuei-An Ku<BR>
<BR>
P4-3: A Mapping method for Multi-processing Execution on Dynamically Reconfigurable Processors<BR>
Vu Manh Tuan, Yohei Hasegawa and Hideharu Amano<BR>
<BR>
P4-4: A Programmable Load/Store Unit on C-based Hardware Design for FPGA<BR>
Akira Yamawaki and Masahiko Iwane<BR>
<BR>
P4-5: An efficient FPGA-based implementation of Pollard's (<SPAN class=inline-math-graphics><IMG height=27 alt="" src="graphics\swptransparent.png" width=1 align=top border=none><SPAN style="POSITION: relative; TOP: 4px"><IMG height=23 alt="$\rho $" src="graphics/web__1.png" width=11 align=baseline></SPAN></SPAN>-1) factorization algorithm<BR>
Dimitrios Meintanis and Ioannis Papaefstathiou<BR>
<BR>
P4-6: A NOVEL ASYNCHRONOUS E-FPGA ARCHITECTURE FOR SECURITY APPLICATIONS<BR>
Taha Beyrouthy, Alin Razafindraibe, Laurent Fesquet, Marc Renaudin, Sumanta Chaudhuri, Sylvain Guilley, Philippe Hoogvorst and Jean-luc Danger<BR>
<BR>
P4-7: A Multiprocessor System-on-Chip Implementation of a Laser-based Transparency Meter on an FPGA<BR>
James Dykes, Paulman Chan, Glenn Chapman and Lesley Shannon<BR>
<BR>
P4-8: Compound Uniform Random Number Generators with On-Chip Correlation and Distribution Measurements<BR>
Amirhossein Alimohammad, Saeed Fouladi Fard, Bruce Cockburn and Christian Schlegel<BR>
<BR>
P4-9: Exploiting Slack Time in Dynamically Reconfigurable Processor Architectures<BR>
Thomas Schweizer, Tobias Oppold, Julio Filho, Sven Eisenhardt, Kai Blocher and Wolfgang Rosenstiel<BR>
</DIV>

</TD>

</TR>
</TABLE>
</BODY>
</HTML>
