// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/13/2020 10:29:38"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module EXP9_3 (
	clk,
	rst,
	vga_clk,
	h_sync,
	v_sync,
	sync,
	vld,
	vga_r,
	vga_g,
	vga_b);
input 	clk;
input 	rst;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync;
output 	vld;
output 	[7:0] vga_r;
output 	[7:0] vga_g;
output 	[7:0] vga_b;

// Design Ports Information
// vga_clk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vld	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \u0|Add0~105_sumout ;
wire \u0|Add0~106 ;
wire \u0|Add0~109_sumout ;
wire \u0|Add0~110 ;
wire \u0|Add0~113_sumout ;
wire \u0|Add0~114 ;
wire \u0|Add0~117_sumout ;
wire \u0|Add0~118 ;
wire \u0|Add0~121_sumout ;
wire \u0|Add0~122 ;
wire \u0|Add0~125_sumout ;
wire \u0|Add0~126 ;
wire \u0|Add0~53_sumout ;
wire \u0|Add0~54 ;
wire \u0|Add0~57_sumout ;
wire \u0|Add0~58 ;
wire \u0|Add0~61_sumout ;
wire \u0|Add0~62 ;
wire \u0|Add0~33_sumout ;
wire \u0|Add0~34 ;
wire \u0|Add0~37_sumout ;
wire \u0|Add0~38 ;
wire \u0|Add0~85_sumout ;
wire \u0|Add0~86 ;
wire \u0|Add0~89_sumout ;
wire \u0|Add0~90 ;
wire \u0|Add0~93_sumout ;
wire \u0|Add0~94 ;
wire \u0|Add0~97_sumout ;
wire \u0|Add0~98 ;
wire \u0|Add0~41_sumout ;
wire \u0|Add0~42 ;
wire \u0|Add0~101_sumout ;
wire \u0|Add0~102 ;
wire \u0|Add0~45_sumout ;
wire \u0|Add0~46 ;
wire \u0|Add0~49_sumout ;
wire \u0|Add0~50 ;
wire \u0|Add0~13_sumout ;
wire \u0|Add0~14 ;
wire \u0|Add0~17_sumout ;
wire \u0|Add0~18 ;
wire \u0|Add0~65_sumout ;
wire \u0|Add0~66 ;
wire \u0|Add0~69_sumout ;
wire \u0|Add0~70 ;
wire \u0|Add0~73_sumout ;
wire \u0|Add0~74 ;
wire \u0|Add0~77_sumout ;
wire \u0|Add0~78 ;
wire \u0|Add0~21_sumout ;
wire \u0|Add0~22 ;
wire \u0|Add0~81_sumout ;
wire \u0|Add0~82 ;
wire \u0|Add0~25_sumout ;
wire \u0|Add0~26 ;
wire \u0|Add0~29_sumout ;
wire \u0|Add0~30 ;
wire \u0|Add0~2 ;
wire \u0|Add0~5_sumout ;
wire \u0|Add0~6 ;
wire \u0|Add0~9_sumout ;
wire \u0|LessThan0~3_combout ;
wire \u0|LessThan0~4_combout ;
wire \u0|LessThan0~0_combout ;
wire \u0|LessThan0~1_combout ;
wire \u0|LessThan0~5_combout ;
wire \u0|LessThan0~2_combout ;
wire \u0|clkcount[28]~0_combout ;
wire \u0|Add0~1_sumout ;
wire \u0|clkout~0_combout ;
wire \u0|clkout~feeder_combout ;
wire \u0|clkout~q ;
wire \u2|Add0~13_sumout ;
wire \u2|x_cnt[0]~0_combout ;
wire \u2|x_cnt[0]~DUPLICATE_q ;
wire \u2|Add0~14 ;
wire \u2|Add0~25_sumout ;
wire \u2|Equal0~0_combout ;
wire \u2|Add0~6 ;
wire \u2|Add0~1_sumout ;
wire \u2|Add0~2 ;
wire \u2|Add0~29_sumout ;
wire \u2|x_cnt[7]~DUPLICATE_q ;
wire \u2|Equal0~1_combout ;
wire \u2|Add0~30 ;
wire \u2|Add0~37_sumout ;
wire \u2|x_cnt[8]~DUPLICATE_q ;
wire \u2|Add0~38 ;
wire \u2|Add0~33_sumout ;
wire \u2|Equal0~2_combout ;
wire \u2|Equal0~3_combout ;
wire \u2|Add0~26 ;
wire \u2|Add0~21_sumout ;
wire \u2|x_cnt[2]~DUPLICATE_q ;
wire \u2|Add0~22 ;
wire \u2|Add0~17_sumout ;
wire \u2|x_cnt[3]~DUPLICATE_q ;
wire \u2|Add0~18 ;
wire \u2|Add0~9_sumout ;
wire \u2|Add0~10 ;
wire \u2|Add0~5_sumout ;
wire \u2|LessThan0~0_combout ;
wire \u2|Add1~2 ;
wire \u2|Add1~17_sumout ;
wire \u2|Add1~26 ;
wire \u2|Add1~21_sumout ;
wire \u2|y_cnt[1]~1_combout ;
wire \u2|Add1~22 ;
wire \u2|Add1~37_sumout ;
wire \u2|Add1~38 ;
wire \u2|Add1~33_sumout ;
wire \u2|Add1~34 ;
wire \u2|Add1~29_sumout ;
wire \u2|Add1~30 ;
wire \u2|Add1~9_sumout ;
wire \u2|always1~1_combout ;
wire \u2|y_cnt[1]~0_combout ;
wire \u2|Add1~18 ;
wire \u2|Add1~13_sumout ;
wire \u2|Add1~14 ;
wire \u2|Add1~25_sumout ;
wire \u2|always1~0_combout ;
wire \u2|Add1~5_sumout ;
wire \u2|y_cnt~2_combout ;
wire \u2|y_cnt[0]~feeder_combout ;
wire \u2|Add1~6 ;
wire \u2|Add1~1_sumout ;
wire \u2|v_valid~0_combout ;
wire \u2|LessThan1~0_combout ;
wire \u2|x_cnt[6]~DUPLICATE_q ;
wire \u2|LessThan2~0_combout ;
wire \u2|LessThan2~1_combout ;
wire \u2|v_valid~1_combout ;
wire \u2|v_valid~2_combout ;
wire \u2|valid~combout ;
wire \Add4~5_sumout ;
wire \u2|Add3~21_sumout ;
wire \u2|v_cnt[0]~3_combout ;
wire \u2|Add3~22 ;
wire \u2|Add3~18 ;
wire \u2|Add3~30 ;
wire \u2|Add3~25_sumout ;
wire \u2|Add3~29_sumout ;
wire \u2|Add3~26 ;
wire \u2|Add3~14 ;
wire \u2|Add3~9_sumout ;
wire \u2|Add3~10 ;
wire \u2|Add3~6 ;
wire \u2|Add3~2 ;
wire \u2|Add3~37_sumout ;
wire \u2|Add3~1_sumout ;
wire \rom_addr[13]~1_combout ;
wire \u2|Add3~38 ;
wire \u2|Add3~33_sumout ;
wire \u2|v_cnt[9]~1_combout ;
wire \u2|Add3~13_sumout ;
wire \u2|v_cnt[4]~0_combout ;
wire \rom_addr[13]~2_combout ;
wire \u2|Add3~5_sumout ;
wire \u2|Add3~17_sumout ;
wire \rom_addr[13]~0_combout ;
wire \Add7~21_sumout ;
wire \Add5~21_sumout ;
wire \u2|Add2~2_combout ;
wire \u2|x_cnt[1]~DUPLICATE_q ;
wire \u2|LessThan2~2_combout ;
wire \u2|h_cnt[6]~4_combout ;
wire \u2|Add2~3_combout ;
wire \u2|h_cnt[5]~5_combout ;
wire \u2|h_cnt[4]~3_combout ;
wire \u2|h_valid~0_combout ;
wire \always1~1_combout ;
wire \u2|Add2~0_combout ;
wire \u2|h_cnt[8]~1_combout ;
wire \u2|Add2~1_combout ;
wire \u2|h_cnt[7]~2_combout ;
wire \u2|h_cnt[9]~0_combout ;
wire \always1~0_combout ;
wire \speed_cnt[6]~0_combout ;
wire \Add5~22 ;
wire \Add5~17_sumout ;
wire \Add5~18 ;
wire \Add5~13_sumout ;
wire \speed_cnt[2]~feeder_combout ;
wire \Add5~14 ;
wire \Add5~9_sumout ;
wire \Add5~10 ;
wire \Add5~5_sumout ;
wire \Add5~6 ;
wire \Add5~1_sumout ;
wire \u3|q1~feeder_combout ;
wire \u3|q1~q ;
wire \u3|q2~q ;
wire \u3|q3~q ;
wire \logo_y[7]~0_combout ;
wire \Add6~29_sumout ;
wire \Add6~30 ;
wire \Add6~25_sumout ;
wire \logo_x~3_combout ;
wire \Add6~26 ;
wire \Add6~37_sumout ;
wire \logo_x~5_combout ;
wire \Add6~38 ;
wire \Add6~33_sumout ;
wire \logo_x~4_combout ;
wire \Add6~34 ;
wire \Add6~14 ;
wire \Add6~21_sumout ;
wire \logo_x~2_combout ;
wire \Add6~22 ;
wire \Add6~18 ;
wire \Add6~9_sumout ;
wire \logo_x~1_combout ;
wire \Add6~10 ;
wire \Add6~5_sumout ;
wire \logo_x~0_combout ;
wire \Equal2~0_combout ;
wire \Add6~6 ;
wire \Add6~1_sumout ;
wire \Equal2~1_combout ;
wire \Add6~17_sumout ;
wire \Equal3~1_combout ;
wire \Equal3~0_combout ;
wire \flag_add_sub~1_combout ;
wire \flag_add_sub~4_combout ;
wire \flag_add_sub~2_combout ;
wire \Add6~13_sumout ;
wire \flag_add_sub~0_combout ;
wire \Add7~22 ;
wire \Add7~18 ;
wire \Add7~30 ;
wire \Add7~25_sumout ;
wire \Add7~26 ;
wire \Add7~13_sumout ;
wire \logo_y~2_combout ;
wire \Add7~14 ;
wire \Add7~9_sumout ;
wire \logo_y~1_combout ;
wire \Add7~10 ;
wire \Add7~5_sumout ;
wire \Add7~6 ;
wire \Add7~1_sumout ;
wire \Equal4~0_combout ;
wire \Equal4~2_combout ;
wire \Add7~17_sumout ;
wire \logo_y~3_combout ;
wire \Add7~2 ;
wire \Add7~37_sumout ;
wire \Equal4~1_combout ;
wire \flag_add_sub~3_combout ;
wire \logo_move.flag_add_sub[0]~feeder_combout ;
wire \Add7~29_sumout ;
wire \Equal5~0_combout ;
wire \Equal5~1_combout ;
wire \Add7~38 ;
wire \Add7~33_sumout ;
wire \LessThan0~6_combout ;
wire \LessThan2~5_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan0~5_combout ;
wire \LessThan2~3_combout ;
wire \LessThan3~2_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~4_combout ;
wire \LessThan0~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan1~4_combout ;
wire \LessThan0~2_combout ;
wire \logo_area~5_combout ;
wire \rom_addr[13]~3_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \u2|v_cnt[8]~2_combout ;
wire \Add0~42 ;
wire \Add0~38 ;
wire \Add0~34 ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \Add0~13_sumout ;
wire \Add0~17_sumout ;
wire \Add0~21_sumout ;
wire \Add0~25_sumout ;
wire \Add0~29_sumout ;
wire \Add0~33_sumout ;
wire \Add0~37_sumout ;
wire \Add0~41_sumout ;
wire \Add1~46_cout ;
wire \Add1~42_cout ;
wire \Add1~38_cout ;
wire \Add1~34_cout ;
wire \Add1~30_cout ;
wire \Add1~26_cout ;
wire \Add1~22_cout ;
wire \Add1~18_cout ;
wire \Add1~13_sumout ;
wire \Add0~10 ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~1_sumout ;
wire \Add1~14 ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~1_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \LessThan1~10_combout ;
wire \Add2~42 ;
wire \Add2~38 ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~22 ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \Add2~13_sumout ;
wire \Add2~17_sumout ;
wire \Add2~21_sumout ;
wire \Add2~25_sumout ;
wire \Add2~29_sumout ;
wire \Add2~33_sumout ;
wire \Add2~37_sumout ;
wire \Add2~41_sumout ;
wire \Add3~46_cout ;
wire \Add3~42_cout ;
wire \Add3~38_cout ;
wire \Add3~34_cout ;
wire \Add3~30_cout ;
wire \Add3~26_cout ;
wire \Add3~22_cout ;
wire \Add3~18_cout ;
wire \Add3~13_sumout ;
wire \Add2~10 ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add2~1_sumout ;
wire \Add3~14 ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add3~1_sumout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \logo_area~0_combout ;
wire \LessThan1~11_combout ;
wire \logo_area~2_combout ;
wire \logo_area~1_combout ;
wire \logo_area~3_combout ;
wire \logo_area~4_combout ;
wire \LessThan3~4_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~6_combout ;
wire \LessThan3~7_combout ;
wire \LessThan3~5_combout ;
wire \rom_addr[13]~4_combout ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \Add4~26 ;
wire \Add4~29_sumout ;
wire \Add4~30 ;
wire \Add4~33_sumout ;
wire \Add4~34 ;
wire \Add4~37_sumout ;
wire \Add4~38 ;
wire \Add4~41_sumout ;
wire \Add4~42 ;
wire \Add4~45_sumout ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \Add4~50 ;
wire \Add4~53_sumout ;
wire \Add4~54 ;
wire \Add4~1_sumout ;
wire \u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_data~0_combout ;
wire \vga_data[9]~1_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_data~2_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_data~3_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_data~4_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_data~5_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_data~6_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_data~7_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_data~8_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_data~9_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_data~10_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_data~11_combout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_data~12_combout ;
wire [13:0] rom_addr;
wire [9:0] \u2|x_cnt ;
wire [7:0] speed_cnt;
wire [31:0] \u0|clkcount ;
wire [9:0] \u2|y_cnt ;
wire [11:0] vga_data;
wire [9:0] logo_y;
wire [9:0] logo_x;
wire [0:0] \u1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \logo_move.flag_add_sub ;
wire [0:0] \u1|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \u1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\u0|clkout~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \h_sync~output (
	.i(\u2|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \v_sync~output (
	.i(\u2|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \vld~output (
	.i(!\u2|valid~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vld),
	.obar());
// synopsys translate_off
defparam \vld~output .bus_hold = "false";
defparam \vld~output .open_drain_output = "false";
defparam \vld~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \vga_r[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
defparam \vga_r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \vga_r[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
defparam \vga_r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \vga_r[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
defparam \vga_r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \vga_r[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[3]),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
defparam \vga_r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \vga_r[4]~output (
	.i(vga_data[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[4]),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
defparam \vga_r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \vga_r[5]~output (
	.i(vga_data[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[5]),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
defparam \vga_r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \vga_r[6]~output (
	.i(vga_data[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[6]),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
defparam \vga_r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \vga_r[7]~output (
	.i(vga_data[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[7]),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
defparam \vga_r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \vga_g[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
defparam \vga_g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \vga_g[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
defparam \vga_g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \vga_g[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
defparam \vga_g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \vga_g[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[3]),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
defparam \vga_g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \vga_g[4]~output (
	.i(vga_data[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[4]),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
defparam \vga_g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \vga_g[5]~output (
	.i(vga_data[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[5]),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
defparam \vga_g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \vga_g[6]~output (
	.i(vga_data[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[6]),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
defparam \vga_g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \vga_g[7]~output (
	.i(vga_data[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[7]),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
defparam \vga_g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \vga_b[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
defparam \vga_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \vga_b[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
defparam \vga_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \vga_b[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[2]),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
defparam \vga_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \vga_b[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[3]),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
defparam \vga_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \vga_b[4]~output (
	.i(vga_data[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[4]),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
defparam \vga_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \vga_b[5]~output (
	.i(vga_data[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[5]),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
defparam \vga_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \vga_b[6]~output (
	.i(vga_data[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[6]),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
defparam \vga_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \vga_b[7]~output (
	.i(vga_data[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[7]),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
defparam \vga_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y6_N31
dffeas \u0|clkcount[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[30] .is_wysiwyg = "true";
defparam \u0|clkcount[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N0
cyclonev_lcell_comb \u0|Add0~105 (
// Equation(s):
// \u0|Add0~105_sumout  = SUM(( \u0|clkcount [0] ) + ( VCC ) + ( !VCC ))
// \u0|Add0~106  = CARRY(( \u0|clkcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~105_sumout ),
	.cout(\u0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~105 .extended_lut = "off";
defparam \u0|Add0~105 .lut_mask = 64'h00000000000000FF;
defparam \u0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N2
dffeas \u0|clkcount[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[0] .is_wysiwyg = "true";
defparam \u0|clkcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N3
cyclonev_lcell_comb \u0|Add0~109 (
// Equation(s):
// \u0|Add0~109_sumout  = SUM(( \u0|clkcount [1] ) + ( GND ) + ( \u0|Add0~106  ))
// \u0|Add0~110  = CARRY(( \u0|clkcount [1] ) + ( GND ) + ( \u0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~109_sumout ),
	.cout(\u0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~109 .extended_lut = "off";
defparam \u0|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N5
dffeas \u0|clkcount[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[1] .is_wysiwyg = "true";
defparam \u0|clkcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N6
cyclonev_lcell_comb \u0|Add0~113 (
// Equation(s):
// \u0|Add0~113_sumout  = SUM(( \u0|clkcount [2] ) + ( GND ) + ( \u0|Add0~110  ))
// \u0|Add0~114  = CARRY(( \u0|clkcount [2] ) + ( GND ) + ( \u0|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~113_sumout ),
	.cout(\u0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~113 .extended_lut = "off";
defparam \u0|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N7
dffeas \u0|clkcount[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[2] .is_wysiwyg = "true";
defparam \u0|clkcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N9
cyclonev_lcell_comb \u0|Add0~117 (
// Equation(s):
// \u0|Add0~117_sumout  = SUM(( \u0|clkcount [3] ) + ( GND ) + ( \u0|Add0~114  ))
// \u0|Add0~118  = CARRY(( \u0|clkcount [3] ) + ( GND ) + ( \u0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~117_sumout ),
	.cout(\u0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~117 .extended_lut = "off";
defparam \u0|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N10
dffeas \u0|clkcount[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[3] .is_wysiwyg = "true";
defparam \u0|clkcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N12
cyclonev_lcell_comb \u0|Add0~121 (
// Equation(s):
// \u0|Add0~121_sumout  = SUM(( \u0|clkcount [4] ) + ( GND ) + ( \u0|Add0~118  ))
// \u0|Add0~122  = CARRY(( \u0|clkcount [4] ) + ( GND ) + ( \u0|Add0~118  ))

	.dataa(gnd),
	.datab(!\u0|clkcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~121_sumout ),
	.cout(\u0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~121 .extended_lut = "off";
defparam \u0|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N14
dffeas \u0|clkcount[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[4] .is_wysiwyg = "true";
defparam \u0|clkcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N15
cyclonev_lcell_comb \u0|Add0~125 (
// Equation(s):
// \u0|Add0~125_sumout  = SUM(( \u0|clkcount [5] ) + ( GND ) + ( \u0|Add0~122  ))
// \u0|Add0~126  = CARRY(( \u0|clkcount [5] ) + ( GND ) + ( \u0|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~125_sumout ),
	.cout(\u0|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~125 .extended_lut = "off";
defparam \u0|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N16
dffeas \u0|clkcount[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[5] .is_wysiwyg = "true";
defparam \u0|clkcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N18
cyclonev_lcell_comb \u0|Add0~53 (
// Equation(s):
// \u0|Add0~53_sumout  = SUM(( \u0|clkcount [6] ) + ( GND ) + ( \u0|Add0~126  ))
// \u0|Add0~54  = CARRY(( \u0|clkcount [6] ) + ( GND ) + ( \u0|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~53_sumout ),
	.cout(\u0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~53 .extended_lut = "off";
defparam \u0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N19
dffeas \u0|clkcount[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[6] .is_wysiwyg = "true";
defparam \u0|clkcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N21
cyclonev_lcell_comb \u0|Add0~57 (
// Equation(s):
// \u0|Add0~57_sumout  = SUM(( \u0|clkcount [7] ) + ( GND ) + ( \u0|Add0~54  ))
// \u0|Add0~58  = CARRY(( \u0|clkcount [7] ) + ( GND ) + ( \u0|Add0~54  ))

	.dataa(!\u0|clkcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~57_sumout ),
	.cout(\u0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~57 .extended_lut = "off";
defparam \u0|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N23
dffeas \u0|clkcount[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[7] .is_wysiwyg = "true";
defparam \u0|clkcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N24
cyclonev_lcell_comb \u0|Add0~61 (
// Equation(s):
// \u0|Add0~61_sumout  = SUM(( \u0|clkcount [8] ) + ( GND ) + ( \u0|Add0~58  ))
// \u0|Add0~62  = CARRY(( \u0|clkcount [8] ) + ( GND ) + ( \u0|Add0~58  ))

	.dataa(gnd),
	.datab(!\u0|clkcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~61_sumout ),
	.cout(\u0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~61 .extended_lut = "off";
defparam \u0|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N25
dffeas \u0|clkcount[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[8] .is_wysiwyg = "true";
defparam \u0|clkcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N27
cyclonev_lcell_comb \u0|Add0~33 (
// Equation(s):
// \u0|Add0~33_sumout  = SUM(( \u0|clkcount [9] ) + ( GND ) + ( \u0|Add0~62  ))
// \u0|Add0~34  = CARRY(( \u0|clkcount [9] ) + ( GND ) + ( \u0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~33_sumout ),
	.cout(\u0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~33 .extended_lut = "off";
defparam \u0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N28
dffeas \u0|clkcount[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[9] .is_wysiwyg = "true";
defparam \u0|clkcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N30
cyclonev_lcell_comb \u0|Add0~37 (
// Equation(s):
// \u0|Add0~37_sumout  = SUM(( \u0|clkcount [10] ) + ( GND ) + ( \u0|Add0~34  ))
// \u0|Add0~38  = CARRY(( \u0|clkcount [10] ) + ( GND ) + ( \u0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~37_sumout ),
	.cout(\u0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~37 .extended_lut = "off";
defparam \u0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N31
dffeas \u0|clkcount[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[10] .is_wysiwyg = "true";
defparam \u0|clkcount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N33
cyclonev_lcell_comb \u0|Add0~85 (
// Equation(s):
// \u0|Add0~85_sumout  = SUM(( \u0|clkcount [11] ) + ( GND ) + ( \u0|Add0~38  ))
// \u0|Add0~86  = CARRY(( \u0|clkcount [11] ) + ( GND ) + ( \u0|Add0~38  ))

	.dataa(!\u0|clkcount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~85_sumout ),
	.cout(\u0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~85 .extended_lut = "off";
defparam \u0|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N35
dffeas \u0|clkcount[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[11] .is_wysiwyg = "true";
defparam \u0|clkcount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N36
cyclonev_lcell_comb \u0|Add0~89 (
// Equation(s):
// \u0|Add0~89_sumout  = SUM(( \u0|clkcount [12] ) + ( GND ) + ( \u0|Add0~86  ))
// \u0|Add0~90  = CARRY(( \u0|clkcount [12] ) + ( GND ) + ( \u0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~89_sumout ),
	.cout(\u0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~89 .extended_lut = "off";
defparam \u0|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N37
dffeas \u0|clkcount[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[12] .is_wysiwyg = "true";
defparam \u0|clkcount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N39
cyclonev_lcell_comb \u0|Add0~93 (
// Equation(s):
// \u0|Add0~93_sumout  = SUM(( \u0|clkcount [13] ) + ( GND ) + ( \u0|Add0~90  ))
// \u0|Add0~94  = CARRY(( \u0|clkcount [13] ) + ( GND ) + ( \u0|Add0~90  ))

	.dataa(gnd),
	.datab(!\u0|clkcount [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~93_sumout ),
	.cout(\u0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~93 .extended_lut = "off";
defparam \u0|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N41
dffeas \u0|clkcount[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[13] .is_wysiwyg = "true";
defparam \u0|clkcount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N42
cyclonev_lcell_comb \u0|Add0~97 (
// Equation(s):
// \u0|Add0~97_sumout  = SUM(( \u0|clkcount [14] ) + ( GND ) + ( \u0|Add0~94  ))
// \u0|Add0~98  = CARRY(( \u0|clkcount [14] ) + ( GND ) + ( \u0|Add0~94  ))

	.dataa(gnd),
	.datab(!\u0|clkcount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~97_sumout ),
	.cout(\u0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~97 .extended_lut = "off";
defparam \u0|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N44
dffeas \u0|clkcount[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[14] .is_wysiwyg = "true";
defparam \u0|clkcount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N45
cyclonev_lcell_comb \u0|Add0~41 (
// Equation(s):
// \u0|Add0~41_sumout  = SUM(( \u0|clkcount [15] ) + ( GND ) + ( \u0|Add0~98  ))
// \u0|Add0~42  = CARRY(( \u0|clkcount [15] ) + ( GND ) + ( \u0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~41_sumout ),
	.cout(\u0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~41 .extended_lut = "off";
defparam \u0|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N46
dffeas \u0|clkcount[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[15] .is_wysiwyg = "true";
defparam \u0|clkcount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N48
cyclonev_lcell_comb \u0|Add0~101 (
// Equation(s):
// \u0|Add0~101_sumout  = SUM(( \u0|clkcount [16] ) + ( GND ) + ( \u0|Add0~42  ))
// \u0|Add0~102  = CARRY(( \u0|clkcount [16] ) + ( GND ) + ( \u0|Add0~42  ))

	.dataa(gnd),
	.datab(!\u0|clkcount [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~101_sumout ),
	.cout(\u0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~101 .extended_lut = "off";
defparam \u0|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N50
dffeas \u0|clkcount[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[16] .is_wysiwyg = "true";
defparam \u0|clkcount[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N51
cyclonev_lcell_comb \u0|Add0~45 (
// Equation(s):
// \u0|Add0~45_sumout  = SUM(( \u0|clkcount [17] ) + ( GND ) + ( \u0|Add0~102  ))
// \u0|Add0~46  = CARRY(( \u0|clkcount [17] ) + ( GND ) + ( \u0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~45_sumout ),
	.cout(\u0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~45 .extended_lut = "off";
defparam \u0|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N52
dffeas \u0|clkcount[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[17] .is_wysiwyg = "true";
defparam \u0|clkcount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N54
cyclonev_lcell_comb \u0|Add0~49 (
// Equation(s):
// \u0|Add0~49_sumout  = SUM(( \u0|clkcount [18] ) + ( GND ) + ( \u0|Add0~46  ))
// \u0|Add0~50  = CARRY(( \u0|clkcount [18] ) + ( GND ) + ( \u0|Add0~46  ))

	.dataa(gnd),
	.datab(!\u0|clkcount [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~49_sumout ),
	.cout(\u0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~49 .extended_lut = "off";
defparam \u0|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N55
dffeas \u0|clkcount[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[18] .is_wysiwyg = "true";
defparam \u0|clkcount[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N57
cyclonev_lcell_comb \u0|Add0~13 (
// Equation(s):
// \u0|Add0~13_sumout  = SUM(( \u0|clkcount [19] ) + ( GND ) + ( \u0|Add0~50  ))
// \u0|Add0~14  = CARRY(( \u0|clkcount [19] ) + ( GND ) + ( \u0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~13_sumout ),
	.cout(\u0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~13 .extended_lut = "off";
defparam \u0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N58
dffeas \u0|clkcount[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[19] .is_wysiwyg = "true";
defparam \u0|clkcount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \u0|Add0~17 (
// Equation(s):
// \u0|Add0~17_sumout  = SUM(( \u0|clkcount [20] ) + ( GND ) + ( \u0|Add0~14  ))
// \u0|Add0~18  = CARRY(( \u0|clkcount [20] ) + ( GND ) + ( \u0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~17_sumout ),
	.cout(\u0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~17 .extended_lut = "off";
defparam \u0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N50
dffeas \u0|clkcount[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[20] .is_wysiwyg = "true";
defparam \u0|clkcount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N3
cyclonev_lcell_comb \u0|Add0~65 (
// Equation(s):
// \u0|Add0~65_sumout  = SUM(( \u0|clkcount [21] ) + ( GND ) + ( \u0|Add0~18  ))
// \u0|Add0~66  = CARRY(( \u0|clkcount [21] ) + ( GND ) + ( \u0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~65_sumout ),
	.cout(\u0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~65 .extended_lut = "off";
defparam \u0|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N38
dffeas \u0|clkcount[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[21] .is_wysiwyg = "true";
defparam \u0|clkcount[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \u0|Add0~69 (
// Equation(s):
// \u0|Add0~69_sumout  = SUM(( \u0|clkcount [22] ) + ( GND ) + ( \u0|Add0~66  ))
// \u0|Add0~70  = CARRY(( \u0|clkcount [22] ) + ( GND ) + ( \u0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~69_sumout ),
	.cout(\u0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~69 .extended_lut = "off";
defparam \u0|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N56
dffeas \u0|clkcount[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[22] .is_wysiwyg = "true";
defparam \u0|clkcount[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N9
cyclonev_lcell_comb \u0|Add0~73 (
// Equation(s):
// \u0|Add0~73_sumout  = SUM(( \u0|clkcount [23] ) + ( GND ) + ( \u0|Add0~70  ))
// \u0|Add0~74  = CARRY(( \u0|clkcount [23] ) + ( GND ) + ( \u0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~73_sumout ),
	.cout(\u0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~73 .extended_lut = "off";
defparam \u0|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N47
dffeas \u0|clkcount[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[23] .is_wysiwyg = "true";
defparam \u0|clkcount[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N12
cyclonev_lcell_comb \u0|Add0~77 (
// Equation(s):
// \u0|Add0~77_sumout  = SUM(( \u0|clkcount [24] ) + ( GND ) + ( \u0|Add0~74  ))
// \u0|Add0~78  = CARRY(( \u0|clkcount [24] ) + ( GND ) + ( \u0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~77_sumout ),
	.cout(\u0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~77 .extended_lut = "off";
defparam \u0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N53
dffeas \u0|clkcount[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[24] .is_wysiwyg = "true";
defparam \u0|clkcount[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N15
cyclonev_lcell_comb \u0|Add0~21 (
// Equation(s):
// \u0|Add0~21_sumout  = SUM(( \u0|clkcount [25] ) + ( GND ) + ( \u0|Add0~78  ))
// \u0|Add0~22  = CARRY(( \u0|clkcount [25] ) + ( GND ) + ( \u0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~21_sumout ),
	.cout(\u0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~21 .extended_lut = "off";
defparam \u0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N41
dffeas \u0|clkcount[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[25] .is_wysiwyg = "true";
defparam \u0|clkcount[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N18
cyclonev_lcell_comb \u0|Add0~81 (
// Equation(s):
// \u0|Add0~81_sumout  = SUM(( \u0|clkcount [26] ) + ( GND ) + ( \u0|Add0~22  ))
// \u0|Add0~82  = CARRY(( \u0|clkcount [26] ) + ( GND ) + ( \u0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~81_sumout ),
	.cout(\u0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~81 .extended_lut = "off";
defparam \u0|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N59
dffeas \u0|clkcount[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[26] .is_wysiwyg = "true";
defparam \u0|clkcount[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N21
cyclonev_lcell_comb \u0|Add0~25 (
// Equation(s):
// \u0|Add0~25_sumout  = SUM(( \u0|clkcount [27] ) + ( GND ) + ( \u0|Add0~82  ))
// \u0|Add0~26  = CARRY(( \u0|clkcount [27] ) + ( GND ) + ( \u0|Add0~82  ))

	.dataa(!\u0|clkcount [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~25_sumout ),
	.cout(\u0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~25 .extended_lut = "off";
defparam \u0|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \u0|clkcount[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[27] .is_wysiwyg = "true";
defparam \u0|clkcount[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \u0|Add0~29 (
// Equation(s):
// \u0|Add0~29_sumout  = SUM(( \u0|clkcount [28] ) + ( GND ) + ( \u0|Add0~26  ))
// \u0|Add0~30  = CARRY(( \u0|clkcount [28] ) + ( GND ) + ( \u0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|clkcount [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~29_sumout ),
	.cout(\u0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~29 .extended_lut = "off";
defparam \u0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N23
dffeas \u0|clkcount[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[28] .is_wysiwyg = "true";
defparam \u0|clkcount[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N27
cyclonev_lcell_comb \u0|Add0~1 (
// Equation(s):
// \u0|Add0~1_sumout  = SUM(( \u0|clkcount [29] ) + ( GND ) + ( \u0|Add0~30  ))
// \u0|Add0~2  = CARRY(( \u0|clkcount [29] ) + ( GND ) + ( \u0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~1_sumout ),
	.cout(\u0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~1 .extended_lut = "off";
defparam \u0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N30
cyclonev_lcell_comb \u0|Add0~5 (
// Equation(s):
// \u0|Add0~5_sumout  = SUM(( \u0|clkcount [30] ) + ( GND ) + ( \u0|Add0~2  ))
// \u0|Add0~6  = CARRY(( \u0|clkcount [30] ) + ( GND ) + ( \u0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|clkcount [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~5_sumout ),
	.cout(\u0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~5 .extended_lut = "off";
defparam \u0|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N34
dffeas \u0|clkcount[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[31] .is_wysiwyg = "true";
defparam \u0|clkcount[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \u0|Add0~9 (
// Equation(s):
// \u0|Add0~9_sumout  = SUM(( \u0|clkcount [31] ) + ( GND ) + ( \u0|Add0~6  ))

	.dataa(!\u0|clkcount [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Add0~9 .extended_lut = "off";
defparam \u0|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N51
cyclonev_lcell_comb \u0|LessThan0~3 (
// Equation(s):
// \u0|LessThan0~3_combout  = ( !\u0|Add0~33_sumout  & ( !\u0|Add0~41_sumout  & ( (!\u0|Add0~57_sumout  & (!\u0|Add0~53_sumout  & (!\u0|Add0~61_sumout  & !\u0|Add0~37_sumout ))) ) ) )

	.dataa(!\u0|Add0~57_sumout ),
	.datab(!\u0|Add0~53_sumout ),
	.datac(!\u0|Add0~61_sumout ),
	.datad(!\u0|Add0~37_sumout ),
	.datae(!\u0|Add0~33_sumout ),
	.dataf(!\u0|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan0~3 .extended_lut = "off";
defparam \u0|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \u0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N6
cyclonev_lcell_comb \u0|LessThan0~4 (
// Equation(s):
// \u0|LessThan0~4_combout  = ( !\u0|Add0~13_sumout  & ( !\u0|Add0~45_sumout  & ( !\u0|Add0~49_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|Add0~49_sumout ),
	.datae(!\u0|Add0~13_sumout ),
	.dataf(!\u0|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan0~4 .extended_lut = "off";
defparam \u0|LessThan0~4 .lut_mask = 64'hFF00000000000000;
defparam \u0|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N51
cyclonev_lcell_comb \u0|LessThan0~0 (
// Equation(s):
// \u0|LessThan0~0_combout  = ( !\u0|Add0~25_sumout  & ( \u0|LessThan0~4_combout  & ( (!\u0|Add0~29_sumout  & (!\u0|Add0~17_sumout  & (!\u0|Add0~21_sumout  & \u0|LessThan0~3_combout ))) ) ) )

	.dataa(!\u0|Add0~29_sumout ),
	.datab(!\u0|Add0~17_sumout ),
	.datac(!\u0|Add0~21_sumout ),
	.datad(!\u0|LessThan0~3_combout ),
	.datae(!\u0|Add0~25_sumout ),
	.dataf(!\u0|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan0~0 .extended_lut = "off";
defparam \u0|LessThan0~0 .lut_mask = 64'h0000000000800000;
defparam \u0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N21
cyclonev_lcell_comb \u0|LessThan0~1 (
// Equation(s):
// \u0|LessThan0~1_combout  = ( !\u0|Add0~117_sumout  & ( !\u0|Add0~125_sumout  & ( (!\u0|Add0~113_sumout  & (!\u0|Add0~121_sumout  & (!\u0|Add0~105_sumout  & !\u0|Add0~109_sumout ))) ) ) )

	.dataa(!\u0|Add0~113_sumout ),
	.datab(!\u0|Add0~121_sumout ),
	.datac(!\u0|Add0~105_sumout ),
	.datad(!\u0|Add0~109_sumout ),
	.datae(!\u0|Add0~117_sumout ),
	.dataf(!\u0|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan0~1 .extended_lut = "off";
defparam \u0|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \u0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N3
cyclonev_lcell_comb \u0|LessThan0~5 (
// Equation(s):
// \u0|LessThan0~5_combout  = ( !\u0|Add0~97_sumout  & ( !\u0|Add0~81_sumout  & ( (!\u0|Add0~89_sumout  & (!\u0|Add0~85_sumout  & (!\u0|Add0~101_sumout  & !\u0|Add0~93_sumout ))) ) ) )

	.dataa(!\u0|Add0~89_sumout ),
	.datab(!\u0|Add0~85_sumout ),
	.datac(!\u0|Add0~101_sumout ),
	.datad(!\u0|Add0~93_sumout ),
	.datae(!\u0|Add0~97_sumout ),
	.dataf(!\u0|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan0~5 .extended_lut = "off";
defparam \u0|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \u0|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \u0|LessThan0~2 (
// Equation(s):
// \u0|LessThan0~2_combout  = ( !\u0|Add0~65_sumout  & ( \u0|LessThan0~5_combout  & ( (!\u0|Add0~73_sumout  & (!\u0|Add0~69_sumout  & (\u0|LessThan0~1_combout  & !\u0|Add0~77_sumout ))) ) ) )

	.dataa(!\u0|Add0~73_sumout ),
	.datab(!\u0|Add0~69_sumout ),
	.datac(!\u0|LessThan0~1_combout ),
	.datad(!\u0|Add0~77_sumout ),
	.datae(!\u0|Add0~65_sumout ),
	.dataf(!\u0|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|LessThan0~2 .extended_lut = "off";
defparam \u0|LessThan0~2 .lut_mask = 64'h0000000008000000;
defparam \u0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N57
cyclonev_lcell_comb \u0|clkcount[28]~0 (
// Equation(s):
// \u0|clkcount[28]~0_combout  = ( \u0|LessThan0~0_combout  & ( \u0|LessThan0~2_combout  & ( (((\u0|Add0~9_sumout ) # (\u0|Add0~5_sumout )) # (\rst~input_o )) # (\u0|Add0~1_sumout ) ) ) ) # ( !\u0|LessThan0~0_combout  & ( \u0|LessThan0~2_combout  ) ) # ( 
// \u0|LessThan0~0_combout  & ( !\u0|LessThan0~2_combout  ) ) # ( !\u0|LessThan0~0_combout  & ( !\u0|LessThan0~2_combout  ) )

	.dataa(!\u0|Add0~1_sumout ),
	.datab(!\rst~input_o ),
	.datac(!\u0|Add0~5_sumout ),
	.datad(!\u0|Add0~9_sumout ),
	.datae(!\u0|LessThan0~0_combout ),
	.dataf(!\u0|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|clkcount[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|clkcount[28]~0 .extended_lut = "off";
defparam \u0|clkcount[28]~0 .lut_mask = 64'hFFFFFFFFFFFF7FFF;
defparam \u0|clkcount[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N16
dffeas \u0|clkcount[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|clkcount[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkcount [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkcount[29] .is_wysiwyg = "true";
defparam \u0|clkcount[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \u0|clkout~0 (
// Equation(s):
// \u0|clkout~0_combout  = ( \u0|LessThan0~0_combout  & ( \u0|clkout~q  & ( (!\u0|Add0~1_sumout  & (!\u0|Add0~5_sumout  & (\u0|LessThan0~2_combout  & !\u0|Add0~9_sumout ))) ) ) ) # ( \u0|LessThan0~0_combout  & ( !\u0|clkout~q  & ( (((!\u0|LessThan0~2_combout 
// ) # (\u0|Add0~9_sumout )) # (\u0|Add0~5_sumout )) # (\u0|Add0~1_sumout ) ) ) ) # ( !\u0|LessThan0~0_combout  & ( !\u0|clkout~q  ) )

	.dataa(!\u0|Add0~1_sumout ),
	.datab(!\u0|Add0~5_sumout ),
	.datac(!\u0|LessThan0~2_combout ),
	.datad(!\u0|Add0~9_sumout ),
	.datae(!\u0|LessThan0~0_combout ),
	.dataf(!\u0|clkout~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|clkout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|clkout~0 .extended_lut = "off";
defparam \u0|clkout~0 .lut_mask = 64'hFFFFF7FF00000800;
defparam \u0|clkout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \u0|clkout~feeder (
// Equation(s):
// \u0|clkout~feeder_combout  = ( \u0|clkout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|clkout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|clkout~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|clkout~feeder .extended_lut = "off";
defparam \u0|clkout~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|clkout~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N59
dffeas \u0|clkout (
	.clk(\clk~input_o ),
	.d(\u0|clkout~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|clkout .is_wysiwyg = "true";
defparam \u0|clkout .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \u2|Add0~13 (
// Equation(s):
// \u2|Add0~13_sumout  = SUM(( !\u2|x_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u2|Add0~14  = CARRY(( !\u2|x_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u2|x_cnt[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~13_sumout ),
	.cout(\u2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~13 .extended_lut = "off";
defparam \u2|Add0~13 .lut_mask = 64'h000000000000CCCC;
defparam \u2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N9
cyclonev_lcell_comb \u2|x_cnt[0]~0 (
// Equation(s):
// \u2|x_cnt[0]~0_combout  = !\u2|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|x_cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|x_cnt[0]~0 .extended_lut = "off";
defparam \u2|x_cnt[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u2|x_cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N10
dffeas \u2|x_cnt[0]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(\u2|x_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N33
cyclonev_lcell_comb \u2|Add0~25 (
// Equation(s):
// \u2|Add0~25_sumout  = SUM(( \u2|x_cnt [1] ) + ( GND ) + ( \u2|Add0~14  ))
// \u2|Add0~26  = CARRY(( \u2|x_cnt [1] ) + ( GND ) + ( \u2|Add0~14  ))

	.dataa(!\u2|x_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~25_sumout ),
	.cout(\u2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~25 .extended_lut = "off";
defparam \u2|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N11
dffeas \u2|x_cnt[0] (
	.clk(\u0|clkout~q ),
	.d(\u2|x_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[0] .is_wysiwyg = "true";
defparam \u2|x_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \u2|Equal0~0 (
// Equation(s):
// \u2|Equal0~0_combout  = ( !\u2|x_cnt [1] & ( !\u2|x_cnt[2]~DUPLICATE_q  & ( (\u2|x_cnt [0] & (!\u2|x_cnt[3]~DUPLICATE_q  & !\u2|x_cnt [4])) ) ) )

	.dataa(!\u2|x_cnt [0]),
	.datab(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datac(!\u2|x_cnt [4]),
	.datad(gnd),
	.datae(!\u2|x_cnt [1]),
	.dataf(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Equal0~0 .extended_lut = "off";
defparam \u2|Equal0~0 .lut_mask = 64'h4040000000000000;
defparam \u2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N45
cyclonev_lcell_comb \u2|Add0~5 (
// Equation(s):
// \u2|Add0~5_sumout  = SUM(( \u2|x_cnt [5] ) + ( GND ) + ( \u2|Add0~10  ))
// \u2|Add0~6  = CARRY(( \u2|x_cnt [5] ) + ( GND ) + ( \u2|Add0~10  ))

	.dataa(gnd),
	.datab(!\u2|x_cnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~5_sumout ),
	.cout(\u2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~5 .extended_lut = "off";
defparam \u2|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \u2|Add0~1 (
// Equation(s):
// \u2|Add0~1_sumout  = SUM(( \u2|x_cnt [6] ) + ( GND ) + ( \u2|Add0~6  ))
// \u2|Add0~2  = CARRY(( \u2|x_cnt [6] ) + ( GND ) + ( \u2|Add0~6  ))

	.dataa(gnd),
	.datab(!\u2|x_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~1_sumout ),
	.cout(\u2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~1 .extended_lut = "off";
defparam \u2|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N28
dffeas \u2|x_cnt[6] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~1_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[6] .is_wysiwyg = "true";
defparam \u2|x_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N51
cyclonev_lcell_comb \u2|Add0~29 (
// Equation(s):
// \u2|Add0~29_sumout  = SUM(( \u2|x_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~2  ))
// \u2|Add0~30  = CARRY(( \u2|x_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~29_sumout ),
	.cout(\u2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~29 .extended_lut = "off";
defparam \u2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \u2|x_cnt[7]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~29_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N45
cyclonev_lcell_comb \u2|Equal0~1 (
// Equation(s):
// \u2|Equal0~1_combout  = ( \u2|x_cnt [5] & ( !\u2|x_cnt[7]~DUPLICATE_q  & ( !\u2|x_cnt [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt [6]),
	.datad(gnd),
	.datae(!\u2|x_cnt [5]),
	.dataf(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Equal0~1 .extended_lut = "off";
defparam \u2|Equal0~1 .lut_mask = 64'h0000F0F000000000;
defparam \u2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \u2|Add0~37 (
// Equation(s):
// \u2|Add0~37_sumout  = SUM(( \u2|x_cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~30  ))
// \u2|Add0~38  = CARRY(( \u2|x_cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~30  ))

	.dataa(gnd),
	.datab(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~37_sumout ),
	.cout(\u2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~37 .extended_lut = "off";
defparam \u2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \u2|x_cnt[8]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~37_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N57
cyclonev_lcell_comb \u2|Add0~33 (
// Equation(s):
// \u2|Add0~33_sumout  = SUM(( \u2|x_cnt [9] ) + ( GND ) + ( \u2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~33 .extended_lut = "off";
defparam \u2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N8
dffeas \u2|x_cnt[9] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~33_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[9] .is_wysiwyg = "true";
defparam \u2|x_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N31
dffeas \u2|x_cnt[8] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~37_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[8] .is_wysiwyg = "true";
defparam \u2|x_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \u2|Equal0~2 (
// Equation(s):
// \u2|Equal0~2_combout  = ( \u2|x_cnt [8] & ( (\u2|Equal0~1_combout  & \u2|x_cnt [9]) ) )

	.dataa(gnd),
	.datab(!\u2|Equal0~1_combout ),
	.datac(!\u2|x_cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|x_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Equal0~2 .extended_lut = "off";
defparam \u2|Equal0~2 .lut_mask = 64'h0000000003030303;
defparam \u2|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N57
cyclonev_lcell_comb \u2|Equal0~3 (
// Equation(s):
// \u2|Equal0~3_combout  = ( \u2|Equal0~2_combout  & ( \u2|Equal0~0_combout  ) )

	.dataa(!\u2|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Equal0~3 .extended_lut = "off";
defparam \u2|Equal0~3 .lut_mask = 64'h0000000055555555;
defparam \u2|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N10
dffeas \u2|x_cnt[1] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~25_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[1] .is_wysiwyg = "true";
defparam \u2|x_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \u2|Add0~21 (
// Equation(s):
// \u2|Add0~21_sumout  = SUM(( \u2|x_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~26  ))
// \u2|Add0~22  = CARRY(( \u2|x_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~21_sumout ),
	.cout(\u2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~21 .extended_lut = "off";
defparam \u2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N4
dffeas \u2|x_cnt[2]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~21_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N39
cyclonev_lcell_comb \u2|Add0~17 (
// Equation(s):
// \u2|Add0~17_sumout  = SUM(( \u2|x_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~22  ))
// \u2|Add0~18  = CARRY(( \u2|x_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \u2|Add0~22  ))

	.dataa(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~17_sumout ),
	.cout(\u2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~17 .extended_lut = "off";
defparam \u2|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N22
dffeas \u2|x_cnt[3]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~17_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \u2|Add0~9 (
// Equation(s):
// \u2|Add0~9_sumout  = SUM(( \u2|x_cnt [4] ) + ( GND ) + ( \u2|Add0~18  ))
// \u2|Add0~10  = CARRY(( \u2|x_cnt [4] ) + ( GND ) + ( \u2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~9_sumout ),
	.cout(\u2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~9 .extended_lut = "off";
defparam \u2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N17
dffeas \u2|x_cnt[4] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~9_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[4] .is_wysiwyg = "true";
defparam \u2|x_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \u2|x_cnt[5] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~5_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[5] .is_wysiwyg = "true";
defparam \u2|x_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \u2|LessThan0~0 (
// Equation(s):
// \u2|LessThan0~0_combout  = ( \u2|x_cnt [6] & ( \u2|Equal0~0_combout  & ( ((\u2|x_cnt[7]~DUPLICATE_q ) # (\u2|x_cnt [9])) # (\u2|x_cnt [8]) ) ) ) # ( !\u2|x_cnt [6] & ( \u2|Equal0~0_combout  & ( ((\u2|x_cnt[7]~DUPLICATE_q ) # (\u2|x_cnt [9])) # (\u2|x_cnt 
// [8]) ) ) ) # ( \u2|x_cnt [6] & ( !\u2|Equal0~0_combout  & ( (((\u2|x_cnt[7]~DUPLICATE_q ) # (\u2|x_cnt [9])) # (\u2|x_cnt [8])) # (\u2|x_cnt [5]) ) ) ) # ( !\u2|x_cnt [6] & ( !\u2|Equal0~0_combout  & ( ((\u2|x_cnt[7]~DUPLICATE_q ) # (\u2|x_cnt [9])) # 
// (\u2|x_cnt [8]) ) ) )

	.dataa(!\u2|x_cnt [5]),
	.datab(!\u2|x_cnt [8]),
	.datac(!\u2|x_cnt [9]),
	.datad(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datae(!\u2|x_cnt [6]),
	.dataf(!\u2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan0~0 .extended_lut = "off";
defparam \u2|LessThan0~0 .lut_mask = 64'h3FFF7FFF3FFF3FFF;
defparam \u2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \u2|Add1~1 (
// Equation(s):
// \u2|Add1~1_sumout  = SUM(( \u2|y_cnt [1] ) + ( GND ) + ( \u2|Add1~6  ))
// \u2|Add1~2  = CARRY(( \u2|y_cnt [1] ) + ( GND ) + ( \u2|Add1~6  ))

	.dataa(!\u2|y_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~1_sumout ),
	.cout(\u2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~1 .extended_lut = "off";
defparam \u2|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N6
cyclonev_lcell_comb \u2|Add1~17 (
// Equation(s):
// \u2|Add1~17_sumout  = SUM(( \u2|y_cnt [2] ) + ( GND ) + ( \u2|Add1~2  ))
// \u2|Add1~18  = CARRY(( \u2|y_cnt [2] ) + ( GND ) + ( \u2|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~17_sumout ),
	.cout(\u2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~17 .extended_lut = "off";
defparam \u2|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N12
cyclonev_lcell_comb \u2|Add1~25 (
// Equation(s):
// \u2|Add1~25_sumout  = SUM(( GND ) + ( \u2|y_cnt [4] ) + ( \u2|Add1~14  ))
// \u2|Add1~26  = CARRY(( GND ) + ( \u2|y_cnt [4] ) + ( \u2|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|y_cnt [4]),
	.datag(gnd),
	.cin(\u2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~25_sumout ),
	.cout(\u2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~25 .extended_lut = "off";
defparam \u2|Add1~25 .lut_mask = 64'h0000FF0000000000;
defparam \u2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N15
cyclonev_lcell_comb \u2|Add1~21 (
// Equation(s):
// \u2|Add1~21_sumout  = SUM(( \u2|y_cnt [5] ) + ( GND ) + ( \u2|Add1~26  ))
// \u2|Add1~22  = CARRY(( \u2|y_cnt [5] ) + ( GND ) + ( \u2|Add1~26  ))

	.dataa(gnd),
	.datab(!\u2|y_cnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~21_sumout ),
	.cout(\u2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~21 .extended_lut = "off";
defparam \u2|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N27
cyclonev_lcell_comb \u2|y_cnt[1]~1 (
// Equation(s):
// \u2|y_cnt[1]~1_combout  = ( \u2|Equal0~0_combout  & ( ((\u2|x_cnt [8] & (\u2|Equal0~1_combout  & \u2|x_cnt [9]))) # (\rst~input_o ) ) ) # ( !\u2|Equal0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\u2|x_cnt [8]),
	.datab(!\u2|Equal0~1_combout ),
	.datac(!\rst~input_o ),
	.datad(!\u2|x_cnt [9]),
	.datae(gnd),
	.dataf(!\u2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|y_cnt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|y_cnt[1]~1 .extended_lut = "off";
defparam \u2|y_cnt[1]~1 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \u2|y_cnt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N20
dffeas \u2|y_cnt[5] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[5] .is_wysiwyg = "true";
defparam \u2|y_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \u2|Add1~37 (
// Equation(s):
// \u2|Add1~37_sumout  = SUM(( \u2|y_cnt [6] ) + ( GND ) + ( \u2|Add1~22  ))
// \u2|Add1~38  = CARRY(( \u2|y_cnt [6] ) + ( GND ) + ( \u2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~37_sumout ),
	.cout(\u2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~37 .extended_lut = "off";
defparam \u2|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N47
dffeas \u2|y_cnt[6] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[6] .is_wysiwyg = "true";
defparam \u2|y_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N21
cyclonev_lcell_comb \u2|Add1~33 (
// Equation(s):
// \u2|Add1~33_sumout  = SUM(( \u2|y_cnt [7] ) + ( GND ) + ( \u2|Add1~38  ))
// \u2|Add1~34  = CARRY(( \u2|y_cnt [7] ) + ( GND ) + ( \u2|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~33_sumout ),
	.cout(\u2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~33 .extended_lut = "off";
defparam \u2|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N53
dffeas \u2|y_cnt[7] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[7] .is_wysiwyg = "true";
defparam \u2|y_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \u2|Add1~29 (
// Equation(s):
// \u2|Add1~29_sumout  = SUM(( \u2|y_cnt [8] ) + ( GND ) + ( \u2|Add1~34  ))
// \u2|Add1~30  = CARRY(( \u2|y_cnt [8] ) + ( GND ) + ( \u2|Add1~34  ))

	.dataa(gnd),
	.datab(!\u2|y_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~29_sumout ),
	.cout(\u2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~29 .extended_lut = "off";
defparam \u2|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N56
dffeas \u2|y_cnt[8] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[8] .is_wysiwyg = "true";
defparam \u2|y_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N27
cyclonev_lcell_comb \u2|Add1~9 (
// Equation(s):
// \u2|Add1~9_sumout  = SUM(( \u2|y_cnt [9] ) + ( GND ) + ( \u2|Add1~30  ))

	.dataa(!\u2|y_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~9 .extended_lut = "off";
defparam \u2|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N41
dffeas \u2|y_cnt[9] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[9] .is_wysiwyg = "true";
defparam \u2|y_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N39
cyclonev_lcell_comb \u2|always1~1 (
// Equation(s):
// \u2|always1~1_combout  = ( \u2|y_cnt [2] & ( \u2|y_cnt [3] & ( (!\u2|y_cnt [1] & \u2|y_cnt [9]) ) ) )

	.dataa(!\u2|y_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|y_cnt [9]),
	.datae(!\u2|y_cnt [2]),
	.dataf(!\u2|y_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|always1~1 .extended_lut = "off";
defparam \u2|always1~1 .lut_mask = 64'h00000000000000AA;
defparam \u2|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \u2|y_cnt[1]~0 (
// Equation(s):
// \u2|y_cnt[1]~0_combout  = ( \u2|always1~1_combout  & ( \u2|Equal0~2_combout  & ( ((\u2|always1~0_combout  & (\u2|Equal0~0_combout  & \u2|y_cnt [0]))) # (\rst~input_o ) ) ) ) # ( !\u2|always1~1_combout  & ( \u2|Equal0~2_combout  & ( \rst~input_o  ) ) ) # ( 
// \u2|always1~1_combout  & ( !\u2|Equal0~2_combout  & ( \rst~input_o  ) ) ) # ( !\u2|always1~1_combout  & ( !\u2|Equal0~2_combout  & ( \rst~input_o  ) ) )

	.dataa(!\u2|always1~0_combout ),
	.datab(!\rst~input_o ),
	.datac(!\u2|Equal0~0_combout ),
	.datad(!\u2|y_cnt [0]),
	.datae(!\u2|always1~1_combout ),
	.dataf(!\u2|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|y_cnt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|y_cnt[1]~0 .extended_lut = "off";
defparam \u2|y_cnt[1]~0 .lut_mask = 64'h3333333333333337;
defparam \u2|y_cnt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \u2|y_cnt[2] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[2] .is_wysiwyg = "true";
defparam \u2|y_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N9
cyclonev_lcell_comb \u2|Add1~13 (
// Equation(s):
// \u2|Add1~13_sumout  = SUM(( \u2|y_cnt [3] ) + ( GND ) + ( \u2|Add1~18  ))
// \u2|Add1~14  = CARRY(( \u2|y_cnt [3] ) + ( GND ) + ( \u2|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|y_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~13_sumout ),
	.cout(\u2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~13 .extended_lut = "off";
defparam \u2|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N5
dffeas \u2|y_cnt[3] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[3] .is_wysiwyg = "true";
defparam \u2|y_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N14
dffeas \u2|y_cnt[4] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[4] .is_wysiwyg = "true";
defparam \u2|y_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \u2|always1~0 (
// Equation(s):
// \u2|always1~0_combout  = ( !\u2|y_cnt [5] & ( (!\u2|y_cnt [4] & (!\u2|y_cnt [8] & (!\u2|y_cnt [6] & !\u2|y_cnt [7]))) ) )

	.dataa(!\u2|y_cnt [4]),
	.datab(!\u2|y_cnt [8]),
	.datac(!\u2|y_cnt [6]),
	.datad(!\u2|y_cnt [7]),
	.datae(gnd),
	.dataf(!\u2|y_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|always1~0 .extended_lut = "off";
defparam \u2|always1~0 .lut_mask = 64'h8000800000000000;
defparam \u2|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N0
cyclonev_lcell_comb \u2|Add1~5 (
// Equation(s):
// \u2|Add1~5_sumout  = SUM(( \u2|y_cnt [0] ) + ( VCC ) + ( !VCC ))
// \u2|Add1~6  = CARRY(( \u2|y_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u2|y_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add1~5_sumout ),
	.cout(\u2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add1~5 .extended_lut = "off";
defparam \u2|Add1~5 .lut_mask = 64'h0000000000003333;
defparam \u2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \u2|y_cnt~2 (
// Equation(s):
// \u2|y_cnt~2_combout  = ( \u2|always1~1_combout  & ( \u2|Equal0~3_combout  & ( !\u2|Add1~5_sumout  $ (((!\u2|always1~0_combout ) # (!\u2|y_cnt [0]))) ) ) ) # ( !\u2|always1~1_combout  & ( \u2|Equal0~3_combout  & ( \u2|Add1~5_sumout  ) ) ) # ( 
// \u2|always1~1_combout  & ( !\u2|Equal0~3_combout  & ( \u2|y_cnt [0] ) ) ) # ( !\u2|always1~1_combout  & ( !\u2|Equal0~3_combout  & ( \u2|y_cnt [0] ) ) )

	.dataa(!\u2|always1~0_combout ),
	.datab(!\u2|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\u2|y_cnt [0]),
	.datae(!\u2|always1~1_combout ),
	.dataf(!\u2|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|y_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|y_cnt~2 .extended_lut = "off";
defparam \u2|y_cnt~2 .lut_mask = 64'h00FF00FF33333366;
defparam \u2|y_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \u2|y_cnt[0]~feeder (
// Equation(s):
// \u2|y_cnt[0]~feeder_combout  = \u2|y_cnt~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|y_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|y_cnt[0]~feeder .extended_lut = "off";
defparam \u2|y_cnt[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u2|y_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N47
dffeas \u2|y_cnt[0] (
	.clk(\u0|clkout~q ),
	.d(\u2|y_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[0] .is_wysiwyg = "true";
defparam \u2|y_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N35
dffeas \u2|y_cnt[1] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|y_cnt[1]~0_combout ),
	.sload(vcc),
	.ena(\u2|y_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|y_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|y_cnt[1] .is_wysiwyg = "true";
defparam \u2|y_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N3
cyclonev_lcell_comb \u2|v_valid~0 (
// Equation(s):
// \u2|v_valid~0_combout  = (!\u2|y_cnt [2] & !\u2|y_cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [2]),
	.datad(!\u2|y_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_valid~0 .extended_lut = "off";
defparam \u2|v_valid~0 .lut_mask = 64'hF000F000F000F000;
defparam \u2|v_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \u2|LessThan1~0 (
// Equation(s):
// \u2|LessThan1~0_combout  = ( \u2|v_valid~0_combout  & ( (!\u2|always1~0_combout ) # (((\u2|y_cnt [1] & \u2|y_cnt [0])) # (\u2|y_cnt [9])) ) ) # ( !\u2|v_valid~0_combout  )

	.dataa(!\u2|y_cnt [1]),
	.datab(!\u2|always1~0_combout ),
	.datac(!\u2|y_cnt [9]),
	.datad(!\u2|y_cnt [0]),
	.datae(gnd),
	.dataf(!\u2|v_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan1~0 .extended_lut = "off";
defparam \u2|LessThan1~0 .lut_mask = 64'hFFFFFFFFCFDFCFDF;
defparam \u2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N29
dffeas \u2|x_cnt[6]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~1_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \u2|LessThan2~0 (
// Equation(s):
// \u2|LessThan2~0_combout  = ( !\u2|x_cnt [5] & ( !\u2|x_cnt[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|x_cnt[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u2|x_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan2~0 .extended_lut = "off";
defparam \u2|LessThan2~0 .lut_mask = 64'hFF00FF0000000000;
defparam \u2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N33
cyclonev_lcell_comb \u2|LessThan2~1 (
// Equation(s):
// \u2|LessThan2~1_combout  = ( \u2|x_cnt [1] & ( \u2|LessThan2~0_combout  & ( !\u2|x_cnt [4] ) ) ) # ( !\u2|x_cnt [1] & ( \u2|LessThan2~0_combout  & ( (!\u2|x_cnt [4]) # ((!\u2|x_cnt[2]~DUPLICATE_q  & (!\u2|x_cnt[3]~DUPLICATE_q  & \u2|x_cnt [0]))) ) ) )

	.dataa(!\u2|x_cnt [4]),
	.datab(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datac(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datad(!\u2|x_cnt [0]),
	.datae(!\u2|x_cnt [1]),
	.dataf(!\u2|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan2~1 .extended_lut = "off";
defparam \u2|LessThan2~1 .lut_mask = 64'h00000000AAEAAAAA;
defparam \u2|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N57
cyclonev_lcell_comb \u2|v_valid~1 (
// Equation(s):
// \u2|v_valid~1_combout  = ( !\u2|y_cnt [7] & ( (!\u2|y_cnt [8] & !\u2|y_cnt [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [8]),
	.datad(!\u2|y_cnt [6]),
	.datae(gnd),
	.dataf(!\u2|y_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_valid~1 .extended_lut = "off";
defparam \u2|v_valid~1 .lut_mask = 64'hF000F00000000000;
defparam \u2|v_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N39
cyclonev_lcell_comb \u2|v_valid~2 (
// Equation(s):
// \u2|v_valid~2_combout  = ( \u2|y_cnt [5] & ( (!\u2|y_cnt [9] & (((!\u2|v_valid~0_combout ) # (!\u2|v_valid~1_combout )) # (\u2|y_cnt [4]))) ) ) # ( !\u2|y_cnt [5] & ( (!\u2|y_cnt [9] & (((!\u2|v_valid~1_combout )))) # (\u2|y_cnt [9] & (!\u2|y_cnt [4] & 
// (\u2|v_valid~0_combout  & \u2|v_valid~1_combout ))) ) )

	.dataa(!\u2|y_cnt [9]),
	.datab(!\u2|y_cnt [4]),
	.datac(!\u2|v_valid~0_combout ),
	.datad(!\u2|v_valid~1_combout ),
	.datae(gnd),
	.dataf(!\u2|y_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_valid~2 .extended_lut = "off";
defparam \u2|v_valid~2 .lut_mask = 64'hAA04AA04AAA2AAA2;
defparam \u2|v_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \u2|valid (
// Equation(s):
// \u2|valid~combout  = ( \u2|v_valid~2_combout  & ( (!\u2|x_cnt [8] & (!\u2|x_cnt [9] & ((!\u2|x_cnt[7]~DUPLICATE_q ) # (\u2|LessThan2~1_combout )))) # (\u2|x_cnt [8] & (\u2|x_cnt [9] & ((!\u2|LessThan2~1_combout ) # (\u2|x_cnt[7]~DUPLICATE_q )))) ) ) # ( 
// !\u2|v_valid~2_combout  )

	.dataa(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datab(!\u2|x_cnt [8]),
	.datac(!\u2|x_cnt [9]),
	.datad(!\u2|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\u2|v_valid~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|valid .extended_lut = "off";
defparam \u2|valid .lut_mask = 64'hFFFFFFFF83C183C1;
defparam \u2|valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N0
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( rom_addr[0] ) + ( VCC ) + ( !VCC ))
// \Add4~6  = CARRY(( rom_addr[0] ) + ( VCC ) + ( !VCC ))

	.dataa(!rom_addr[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000000000005555;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \u2|Add3~21 (
// Equation(s):
// \u2|Add3~21_sumout  = SUM(( \u2|y_cnt [0] ) + ( VCC ) + ( !VCC ))
// \u2|Add3~22  = CARRY(( \u2|y_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~21_sumout ),
	.cout(\u2|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~21 .extended_lut = "off";
defparam \u2|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \u2|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \u2|v_cnt[0]~3 (
// Equation(s):
// \u2|v_cnt[0]~3_combout  = ( \u2|y_cnt [5] & ( \u2|Add3~21_sumout  & ( (!\u2|y_cnt [9] & ((!\u2|v_valid~0_combout ) # ((!\u2|v_valid~1_combout ) # (\u2|y_cnt [4])))) ) ) ) # ( !\u2|y_cnt [5] & ( \u2|Add3~21_sumout  & ( (!\u2|y_cnt [9] & 
// (((!\u2|v_valid~1_combout )))) # (\u2|y_cnt [9] & (\u2|v_valid~0_combout  & (!\u2|y_cnt [4] & \u2|v_valid~1_combout ))) ) ) )

	.dataa(!\u2|y_cnt [9]),
	.datab(!\u2|v_valid~0_combout ),
	.datac(!\u2|y_cnt [4]),
	.datad(!\u2|v_valid~1_combout ),
	.datae(!\u2|y_cnt [5]),
	.dataf(!\u2|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_cnt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_cnt[0]~3 .extended_lut = "off";
defparam \u2|v_cnt[0]~3 .lut_mask = 64'h00000000AA10AA8A;
defparam \u2|v_cnt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N33
cyclonev_lcell_comb \u2|Add3~17 (
// Equation(s):
// \u2|Add3~17_sumout  = SUM(( \u2|y_cnt [1] ) + ( GND ) + ( \u2|Add3~22  ))
// \u2|Add3~18  = CARRY(( \u2|y_cnt [1] ) + ( GND ) + ( \u2|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|y_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~17_sumout ),
	.cout(\u2|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~17 .extended_lut = "off";
defparam \u2|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \u2|Add3~29 (
// Equation(s):
// \u2|Add3~29_sumout  = SUM(( \u2|y_cnt [2] ) + ( VCC ) + ( \u2|Add3~18  ))
// \u2|Add3~30  = CARRY(( \u2|y_cnt [2] ) + ( VCC ) + ( \u2|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~29_sumout ),
	.cout(\u2|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~29 .extended_lut = "off";
defparam \u2|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \u2|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N39
cyclonev_lcell_comb \u2|Add3~25 (
// Equation(s):
// \u2|Add3~25_sumout  = SUM(( \u2|y_cnt [3] ) + ( VCC ) + ( \u2|Add3~30  ))
// \u2|Add3~26  = CARRY(( \u2|y_cnt [3] ) + ( VCC ) + ( \u2|Add3~30  ))

	.dataa(!\u2|y_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~25_sumout ),
	.cout(\u2|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~25 .extended_lut = "off";
defparam \u2|Add3~25 .lut_mask = 64'h0000000000005555;
defparam \u2|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \u2|Add3~13 (
// Equation(s):
// \u2|Add3~13_sumout  = SUM(( \u2|y_cnt [4] ) + ( VCC ) + ( \u2|Add3~26  ))
// \u2|Add3~14  = CARRY(( \u2|y_cnt [4] ) + ( VCC ) + ( \u2|Add3~26  ))

	.dataa(gnd),
	.datab(!\u2|y_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~13_sumout ),
	.cout(\u2|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~13 .extended_lut = "off";
defparam \u2|Add3~13 .lut_mask = 64'h0000000000003333;
defparam \u2|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N45
cyclonev_lcell_comb \u2|Add3~9 (
// Equation(s):
// \u2|Add3~9_sumout  = SUM(( \u2|y_cnt [5] ) + ( GND ) + ( \u2|Add3~14  ))
// \u2|Add3~10  = CARRY(( \u2|y_cnt [5] ) + ( GND ) + ( \u2|Add3~14  ))

	.dataa(!\u2|y_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~9_sumout ),
	.cout(\u2|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~9 .extended_lut = "off";
defparam \u2|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u2|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \u2|Add3~5 (
// Equation(s):
// \u2|Add3~5_sumout  = SUM(( \u2|y_cnt [6] ) + ( VCC ) + ( \u2|Add3~10  ))
// \u2|Add3~6  = CARRY(( \u2|y_cnt [6] ) + ( VCC ) + ( \u2|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|y_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~5_sumout ),
	.cout(\u2|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~5 .extended_lut = "off";
defparam \u2|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \u2|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \u2|Add3~1 (
// Equation(s):
// \u2|Add3~1_sumout  = SUM(( \u2|y_cnt [7] ) + ( VCC ) + ( \u2|Add3~6  ))
// \u2|Add3~2  = CARRY(( \u2|y_cnt [7] ) + ( VCC ) + ( \u2|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|y_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~1_sumout ),
	.cout(\u2|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~1 .extended_lut = "off";
defparam \u2|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \u2|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N54
cyclonev_lcell_comb \u2|Add3~37 (
// Equation(s):
// \u2|Add3~37_sumout  = SUM(( \u2|y_cnt [8] ) + ( VCC ) + ( \u2|Add3~2  ))
// \u2|Add3~38  = CARRY(( \u2|y_cnt [8] ) + ( VCC ) + ( \u2|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|y_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~37_sumout ),
	.cout(\u2|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~37 .extended_lut = "off";
defparam \u2|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \u2|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N54
cyclonev_lcell_comb \rom_addr[13]~1 (
// Equation(s):
// \rom_addr[13]~1_combout  = ( \u2|Add3~37_sumout  & ( \u2|Add3~1_sumout  & ( \u2|v_valid~2_combout  ) ) ) # ( !\u2|Add3~37_sumout  & ( \u2|Add3~1_sumout  & ( \u2|v_valid~2_combout  ) ) ) # ( \u2|Add3~37_sumout  & ( !\u2|Add3~1_sumout  & ( 
// \u2|v_valid~2_combout  ) ) ) # ( !\u2|Add3~37_sumout  & ( !\u2|Add3~1_sumout  & ( (\u2|v_valid~2_combout  & (((\u2|Add3~9_sumout ) # (\u2|Add3~29_sumout )) # (\u2|Add3~25_sumout ))) ) ) )

	.dataa(!\u2|Add3~25_sumout ),
	.datab(!\u2|v_valid~2_combout ),
	.datac(!\u2|Add3~29_sumout ),
	.datad(!\u2|Add3~9_sumout ),
	.datae(!\u2|Add3~37_sumout ),
	.dataf(!\u2|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_addr[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_addr[13]~1 .extended_lut = "off";
defparam \rom_addr[13]~1 .lut_mask = 64'h1333333333333333;
defparam \rom_addr[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N57
cyclonev_lcell_comb \u2|Add3~33 (
// Equation(s):
// \u2|Add3~33_sumout  = SUM(( \u2|y_cnt [9] ) + ( VCC ) + ( \u2|Add3~38  ))

	.dataa(!\u2|y_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add3~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add3~33 .extended_lut = "off";
defparam \u2|Add3~33 .lut_mask = 64'h0000000000005555;
defparam \u2|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N21
cyclonev_lcell_comb \u2|v_cnt[9]~1 (
// Equation(s):
// \u2|v_cnt[9]~1_combout  = ( \u2|y_cnt [5] & ( \u2|Add3~33_sumout  & ( (!\u2|y_cnt [9] & ((!\u2|v_valid~0_combout ) # ((!\u2|v_valid~1_combout ) # (\u2|y_cnt [4])))) ) ) ) # ( !\u2|y_cnt [5] & ( \u2|Add3~33_sumout  & ( (!\u2|y_cnt [9] & 
// (((!\u2|v_valid~1_combout )))) # (\u2|y_cnt [9] & (\u2|v_valid~0_combout  & (\u2|v_valid~1_combout  & !\u2|y_cnt [4]))) ) ) )

	.dataa(!\u2|y_cnt [9]),
	.datab(!\u2|v_valid~0_combout ),
	.datac(!\u2|v_valid~1_combout ),
	.datad(!\u2|y_cnt [4]),
	.datae(!\u2|y_cnt [5]),
	.dataf(!\u2|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_cnt[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_cnt[9]~1 .extended_lut = "off";
defparam \u2|v_cnt[9]~1 .lut_mask = 64'h00000000A1A0A8AA;
defparam \u2|v_cnt[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \u2|v_cnt[4]~0 (
// Equation(s):
// \u2|v_cnt[4]~0_combout  = ( \u2|y_cnt [4] & ( \u2|Add3~13_sumout  & ( (!\u2|y_cnt [9] & ((!\u2|v_valid~1_combout ) # (\u2|y_cnt [5]))) ) ) ) # ( !\u2|y_cnt [4] & ( \u2|Add3~13_sumout  & ( (!\u2|y_cnt [9] & ((!\u2|v_valid~1_combout ) # 
// ((!\u2|v_valid~0_combout  & \u2|y_cnt [5])))) # (\u2|y_cnt [9] & (\u2|v_valid~0_combout  & (!\u2|y_cnt [5] & \u2|v_valid~1_combout ))) ) ) )

	.dataa(!\u2|y_cnt [9]),
	.datab(!\u2|v_valid~0_combout ),
	.datac(!\u2|y_cnt [5]),
	.datad(!\u2|v_valid~1_combout ),
	.datae(!\u2|y_cnt [4]),
	.dataf(!\u2|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_cnt[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_cnt[4]~0 .extended_lut = "off";
defparam \u2|v_cnt[4]~0 .lut_mask = 64'h00000000AA18AA0A;
defparam \u2|v_cnt[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \rom_addr[13]~2 (
// Equation(s):
// \rom_addr[13]~2_combout  = ( \u2|valid~combout  & ( !\u2|v_cnt[4]~0_combout  & ( (!\rst~input_o  & (!\u2|v_cnt[0]~3_combout  & (!\rom_addr[13]~1_combout  & !\u2|v_cnt[9]~1_combout ))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\u2|v_cnt[0]~3_combout ),
	.datac(!\rom_addr[13]~1_combout ),
	.datad(!\u2|v_cnt[9]~1_combout ),
	.datae(!\u2|valid~combout ),
	.dataf(!\u2|v_cnt[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_addr[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_addr[13]~2 .extended_lut = "off";
defparam \rom_addr[13]~2 .lut_mask = 64'h0000800000000000;
defparam \rom_addr[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \rom_addr[13]~0 (
// Equation(s):
// \rom_addr[13]~0_combout  = ( \u2|Add3~17_sumout  & ( \u2|v_valid~2_combout  ) ) # ( !\u2|Add3~17_sumout  & ( (\u2|Add3~5_sumout  & \u2|v_valid~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|Add3~5_sumout ),
	.datad(!\u2|v_valid~2_combout ),
	.datae(gnd),
	.dataf(!\u2|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_addr[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_addr[13]~0 .extended_lut = "off";
defparam \rom_addr[13]~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \rom_addr[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( logo_y[0] ) + ( VCC ) + ( !VCC ))
// \Add7~22  = CARRY(( logo_y[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_y[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( speed_cnt[0] ) + ( VCC ) + ( !VCC ))
// \Add5~22  = CARRY(( speed_cnt[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!speed_cnt[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000000000003333;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \u2|Add2~2 (
// Equation(s):
// \u2|Add2~2_combout  = ( \u2|x_cnt [4] & ( !\u2|x_cnt[6]~DUPLICATE_q  ) ) # ( !\u2|x_cnt [4] & ( !\u2|x_cnt[6]~DUPLICATE_q  $ (!\u2|x_cnt [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt[6]~DUPLICATE_q ),
	.datad(!\u2|x_cnt [5]),
	.datae(gnd),
	.dataf(!\u2|x_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add2~2 .extended_lut = "off";
defparam \u2|Add2~2 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \u2|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N5
dffeas \u2|x_cnt[2] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~21_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[2] .is_wysiwyg = "true";
defparam \u2|x_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N11
dffeas \u2|x_cnt[1]~DUPLICATE (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~25_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u2|x_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N23
dffeas \u2|x_cnt[3] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~17_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[3] .is_wysiwyg = "true";
defparam \u2|x_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \u2|LessThan2~2 (
// Equation(s):
// \u2|LessThan2~2_combout  = ( \u2|x_cnt [0] & ( (\u2|x_cnt [4] & (((\u2|x_cnt [3]) # (\u2|x_cnt[1]~DUPLICATE_q )) # (\u2|x_cnt [2]))) ) ) # ( !\u2|x_cnt [0] & ( \u2|x_cnt [4] ) )

	.dataa(!\u2|x_cnt [2]),
	.datab(!\u2|x_cnt [4]),
	.datac(!\u2|x_cnt[1]~DUPLICATE_q ),
	.datad(!\u2|x_cnt [3]),
	.datae(gnd),
	.dataf(!\u2|x_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|LessThan2~2 .extended_lut = "off";
defparam \u2|LessThan2~2 .lut_mask = 64'h3333333313331333;
defparam \u2|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N14
dffeas \u2|x_cnt[7] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u2|Add0~29_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\u2|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|x_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|x_cnt[7] .is_wysiwyg = "true";
defparam \u2|x_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N15
cyclonev_lcell_comb \u2|h_cnt[6]~4 (
// Equation(s):
// \u2|h_cnt[6]~4_combout  = ( \u2|LessThan2~2_combout  & ( \u2|x_cnt [7] & ( (!\u2|Add2~2_combout  & ((!\u2|x_cnt[8]~DUPLICATE_q ) # (!\u2|x_cnt [9]))) ) ) ) # ( !\u2|LessThan2~2_combout  & ( \u2|x_cnt [7] & ( (!\u2|Add2~2_combout  & 
// ((!\u2|x_cnt[8]~DUPLICATE_q  & ((!\u2|LessThan2~0_combout ) # (\u2|x_cnt [9]))) # (\u2|x_cnt[8]~DUPLICATE_q  & ((!\u2|x_cnt [9]))))) ) ) ) # ( \u2|LessThan2~2_combout  & ( !\u2|x_cnt [7] & ( (!\u2|Add2~2_combout  & (!\u2|x_cnt[8]~DUPLICATE_q  $ 
// (!\u2|x_cnt [9]))) ) ) ) # ( !\u2|LessThan2~2_combout  & ( !\u2|x_cnt [7] & ( (!\u2|Add2~2_combout  & ((!\u2|x_cnt[8]~DUPLICATE_q  & ((\u2|x_cnt [9]))) # (\u2|x_cnt[8]~DUPLICATE_q  & ((!\u2|x_cnt [9]) # (\u2|LessThan2~0_combout ))))) ) ) )

	.dataa(!\u2|LessThan2~0_combout ),
	.datab(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datac(!\u2|x_cnt [9]),
	.datad(!\u2|Add2~2_combout ),
	.datae(!\u2|LessThan2~2_combout ),
	.dataf(!\u2|x_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_cnt[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_cnt[6]~4 .extended_lut = "off";
defparam \u2|h_cnt[6]~4 .lut_mask = 64'h3D003C00BC00FC00;
defparam \u2|h_cnt[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N15
cyclonev_lcell_comb \u2|Add2~3 (
// Equation(s):
// \u2|Add2~3_combout  = ( \u2|x_cnt [5] & ( !\u2|x_cnt [4] ) ) # ( !\u2|x_cnt [5] & ( \u2|x_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|x_cnt [4]),
	.datae(gnd),
	.dataf(!\u2|x_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add2~3 .extended_lut = "off";
defparam \u2|Add2~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u2|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N27
cyclonev_lcell_comb \u2|h_cnt[5]~5 (
// Equation(s):
// \u2|h_cnt[5]~5_combout  = ( \u2|LessThan2~0_combout  & ( !\u2|Add2~3_combout  & ( (!\u2|x_cnt [9] & (((\u2|x_cnt[7]~DUPLICATE_q  & \u2|LessThan2~2_combout )) # (\u2|x_cnt[8]~DUPLICATE_q ))) # (\u2|x_cnt [9] & ((!\u2|x_cnt[8]~DUPLICATE_q ) # 
// ((!\u2|x_cnt[7]~DUPLICATE_q  & !\u2|LessThan2~2_combout )))) ) ) ) # ( !\u2|LessThan2~0_combout  & ( !\u2|Add2~3_combout  & ( (!\u2|x_cnt [9] & ((\u2|x_cnt[8]~DUPLICATE_q ) # (\u2|x_cnt[7]~DUPLICATE_q ))) # (\u2|x_cnt [9] & ((!\u2|x_cnt[8]~DUPLICATE_q ))) 
// ) ) )

	.dataa(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datab(!\u2|x_cnt [9]),
	.datac(!\u2|LessThan2~2_combout ),
	.datad(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datae(!\u2|LessThan2~0_combout ),
	.dataf(!\u2|Add2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_cnt[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_cnt[5]~5 .extended_lut = "off";
defparam \u2|h_cnt[5]~5 .lut_mask = 64'h77CC37EC00000000;
defparam \u2|h_cnt[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_lcell_comb \u2|h_cnt[4]~3 (
// Equation(s):
// \u2|h_cnt[4]~3_combout  = ( \u2|LessThan2~0_combout  & ( !\u2|x_cnt [4] & ( (!\u2|x_cnt [9] & (((\u2|x_cnt[7]~DUPLICATE_q  & \u2|LessThan2~2_combout )) # (\u2|x_cnt[8]~DUPLICATE_q ))) # (\u2|x_cnt [9] & ((!\u2|x_cnt[8]~DUPLICATE_q ) # 
// ((!\u2|x_cnt[7]~DUPLICATE_q  & !\u2|LessThan2~2_combout )))) ) ) ) # ( !\u2|LessThan2~0_combout  & ( !\u2|x_cnt [4] & ( (!\u2|x_cnt [9] & ((\u2|x_cnt[8]~DUPLICATE_q ) # (\u2|x_cnt[7]~DUPLICATE_q ))) # (\u2|x_cnt [9] & ((!\u2|x_cnt[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datab(!\u2|x_cnt [9]),
	.datac(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datad(!\u2|LessThan2~2_combout ),
	.datae(!\u2|LessThan2~0_combout ),
	.dataf(!\u2|x_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_cnt[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_cnt[4]~3 .extended_lut = "off";
defparam \u2|h_cnt[4]~3 .lut_mask = 64'h7C7C3E7C00000000;
defparam \u2|h_cnt[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \u2|h_valid~0 (
// Equation(s):
// \u2|h_valid~0_combout  = ( \u2|LessThan2~2_combout  & ( (!\u2|x_cnt [8] & (!\u2|x_cnt [7] & !\u2|x_cnt [9])) # (\u2|x_cnt [8] & ((\u2|x_cnt [9]))) ) ) # ( !\u2|LessThan2~2_combout  & ( (!\u2|x_cnt [8] & (!\u2|x_cnt [9] & ((!\u2|x_cnt [7]) # 
// (\u2|LessThan2~0_combout )))) # (\u2|x_cnt [8] & (\u2|x_cnt [9] & ((!\u2|LessThan2~0_combout ) # (\u2|x_cnt [7])))) ) )

	.dataa(!\u2|x_cnt [8]),
	.datab(!\u2|x_cnt [7]),
	.datac(!\u2|x_cnt [9]),
	.datad(!\u2|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\u2|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_valid~0 .extended_lut = "off";
defparam \u2|h_valid~0 .lut_mask = 64'h85A185A185858585;
defparam \u2|h_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( !\u2|h_valid~0_combout  & ( !\u2|x_cnt [0] & ( (!\u2|x_cnt [1] & (!\u2|x_cnt[3]~DUPLICATE_q  & !\u2|x_cnt[2]~DUPLICATE_q )) ) ) )

	.dataa(!\u2|x_cnt [1]),
	.datab(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datac(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u2|h_valid~0_combout ),
	.dataf(!\u2|x_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'h8080000000000000;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N45
cyclonev_lcell_comb \u2|Add2~0 (
// Equation(s):
// \u2|Add2~0_combout  = ( \u2|x_cnt [4] & ( \u2|x_cnt [7] ) ) # ( !\u2|x_cnt [4] & ( (\u2|x_cnt [7] & ((\u2|x_cnt[6]~DUPLICATE_q ) # (\u2|x_cnt [5]))) ) )

	.dataa(gnd),
	.datab(!\u2|x_cnt [7]),
	.datac(!\u2|x_cnt [5]),
	.datad(!\u2|x_cnt[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u2|x_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add2~0 .extended_lut = "off";
defparam \u2|Add2~0 .lut_mask = 64'h0333033333333333;
defparam \u2|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N6
cyclonev_lcell_comb \u2|h_cnt[8]~1 (
// Equation(s):
// \u2|h_cnt[8]~1_combout  = ( \u2|Add2~0_combout  & ( \u2|x_cnt[8]~DUPLICATE_q  & ( (!\u2|x_cnt [9]) # ((\u2|LessThan2~0_combout  & (!\u2|LessThan2~2_combout  & !\u2|x_cnt [7]))) ) ) ) # ( !\u2|Add2~0_combout  & ( !\u2|x_cnt[8]~DUPLICATE_q  & ( ((\u2|x_cnt 
// [7] & ((!\u2|LessThan2~0_combout ) # (\u2|LessThan2~2_combout )))) # (\u2|x_cnt [9]) ) ) )

	.dataa(!\u2|LessThan2~0_combout ),
	.datab(!\u2|x_cnt [9]),
	.datac(!\u2|LessThan2~2_combout ),
	.datad(!\u2|x_cnt [7]),
	.datae(!\u2|Add2~0_combout ),
	.dataf(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_cnt[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_cnt[8]~1 .extended_lut = "off";
defparam \u2|h_cnt[8]~1 .lut_mask = 64'h33BF00000000DCCC;
defparam \u2|h_cnt[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N3
cyclonev_lcell_comb \u2|Add2~1 (
// Equation(s):
// \u2|Add2~1_combout  = ( !\u2|x_cnt [4] & ( (!\u2|x_cnt [5] & !\u2|x_cnt[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|x_cnt [5]),
	.datad(!\u2|x_cnt[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u2|x_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add2~1 .extended_lut = "off";
defparam \u2|Add2~1 .lut_mask = 64'hF000F00000000000;
defparam \u2|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N33
cyclonev_lcell_comb \u2|h_cnt[7]~2 (
// Equation(s):
// \u2|h_cnt[7]~2_combout  = ( \u2|Add2~1_combout  & ( \u2|x_cnt [7] & ( (!\u2|x_cnt[8]~DUPLICATE_q  & ((!\u2|LessThan2~0_combout ) # ((\u2|LessThan2~2_combout ) # (\u2|x_cnt [9])))) # (\u2|x_cnt[8]~DUPLICATE_q  & (((!\u2|x_cnt [9])))) ) ) ) # ( 
// !\u2|Add2~1_combout  & ( !\u2|x_cnt [7] & ( (!\u2|x_cnt[8]~DUPLICATE_q  & (((\u2|x_cnt [9])))) # (\u2|x_cnt[8]~DUPLICATE_q  & ((!\u2|x_cnt [9]) # ((\u2|LessThan2~0_combout  & !\u2|LessThan2~2_combout )))) ) ) )

	.dataa(!\u2|LessThan2~0_combout ),
	.datab(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datac(!\u2|x_cnt [9]),
	.datad(!\u2|LessThan2~2_combout ),
	.datae(!\u2|Add2~1_combout ),
	.dataf(!\u2|x_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_cnt[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_cnt[7]~2 .extended_lut = "off";
defparam \u2|h_cnt[7]~2 .lut_mask = 64'h3D3C00000000BCFC;
defparam \u2|h_cnt[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N24
cyclonev_lcell_comb \u2|h_cnt[9]~0 (
// Equation(s):
// \u2|h_cnt[9]~0_combout  = ( \u2|Add2~0_combout  & ( \u2|x_cnt[8]~DUPLICATE_q  & ( (\u2|LessThan2~0_combout  & (\u2|x_cnt [9] & (!\u2|LessThan2~2_combout  & !\u2|x_cnt [7]))) ) ) ) # ( !\u2|Add2~0_combout  & ( \u2|x_cnt[8]~DUPLICATE_q  & ( 
// (\u2|LessThan2~0_combout  & (\u2|x_cnt [9] & (!\u2|LessThan2~2_combout  & !\u2|x_cnt [7]))) ) ) ) # ( \u2|Add2~0_combout  & ( !\u2|x_cnt[8]~DUPLICATE_q  & ( \u2|x_cnt [9] ) ) ) # ( !\u2|Add2~0_combout  & ( !\u2|x_cnt[8]~DUPLICATE_q  & ( (!\u2|x_cnt [9] & 
// (\u2|x_cnt [7] & ((!\u2|LessThan2~0_combout ) # (\u2|LessThan2~2_combout )))) ) ) )

	.dataa(!\u2|LessThan2~0_combout ),
	.datab(!\u2|x_cnt [9]),
	.datac(!\u2|LessThan2~2_combout ),
	.datad(!\u2|x_cnt [7]),
	.datae(!\u2|Add2~0_combout ),
	.dataf(!\u2|x_cnt[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|h_cnt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|h_cnt[9]~0 .extended_lut = "off";
defparam \u2|h_cnt[9]~0 .lut_mask = 64'h008C333310001000;
defparam \u2|h_cnt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \u2|Add3~9_sumout  & ( \u2|v_valid~2_combout  & ( (!\u2|h_cnt[8]~1_combout  & (!\u2|h_cnt[7]~2_combout  & !\u2|h_cnt[9]~0_combout )) ) ) )

	.dataa(!\u2|h_cnt[8]~1_combout ),
	.datab(gnd),
	.datac(!\u2|h_cnt[7]~2_combout ),
	.datad(!\u2|h_cnt[9]~0_combout ),
	.datae(!\u2|Add3~9_sumout ),
	.dataf(!\u2|v_valid~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h000000000000A000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \speed_cnt[6]~0 (
// Equation(s):
// \speed_cnt[6]~0_combout  = ( \always1~1_combout  & ( \always1~0_combout  & ( ((!\u2|h_cnt[6]~4_combout  & (!\u2|h_cnt[5]~5_combout  & !\u2|h_cnt[4]~3_combout ))) # (\rst~input_o ) ) ) ) # ( !\always1~1_combout  & ( \always1~0_combout  & ( \rst~input_o  ) 
// ) ) # ( \always1~1_combout  & ( !\always1~0_combout  & ( \rst~input_o  ) ) ) # ( !\always1~1_combout  & ( !\always1~0_combout  & ( \rst~input_o  ) ) )

	.dataa(!\u2|h_cnt[6]~4_combout ),
	.datab(!\u2|h_cnt[5]~5_combout ),
	.datac(!\rst~input_o ),
	.datad(!\u2|h_cnt[4]~3_combout ),
	.datae(!\always1~1_combout ),
	.dataf(!\always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\speed_cnt[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \speed_cnt[6]~0 .extended_lut = "off";
defparam \speed_cnt[6]~0 .lut_mask = 64'h0F0F0F0F0F0F8F0F;
defparam \speed_cnt[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N46
dffeas \speed_cnt[0] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add5~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\speed_cnt[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_cnt[0] .is_wysiwyg = "true";
defparam \speed_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( speed_cnt[1] ) + ( GND ) + ( \Add5~22  ))
// \Add5~18  = CARRY(( speed_cnt[1] ) + ( GND ) + ( \Add5~22  ))

	.dataa(!speed_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \speed_cnt[1] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add5~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\speed_cnt[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_cnt[1] .is_wysiwyg = "true";
defparam \speed_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( speed_cnt[2] ) + ( GND ) + ( \Add5~18  ))
// \Add5~14  = CARRY(( speed_cnt[2] ) + ( GND ) + ( \Add5~18  ))

	.dataa(!speed_cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \speed_cnt[2]~feeder (
// Equation(s):
// \speed_cnt[2]~feeder_combout  = \Add5~13_sumout 

	.dataa(gnd),
	.datab(!\Add5~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\speed_cnt[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \speed_cnt[2]~feeder .extended_lut = "off";
defparam \speed_cnt[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \speed_cnt[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N23
dffeas \speed_cnt[2] (
	.clk(\u0|clkout~q ),
	.d(\speed_cnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\speed_cnt[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_cnt[2] .is_wysiwyg = "true";
defparam \speed_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( speed_cnt[3] ) + ( GND ) + ( \Add5~14  ))
// \Add5~10  = CARRY(( speed_cnt[3] ) + ( GND ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!speed_cnt[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N49
dffeas \speed_cnt[3] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add5~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\speed_cnt[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_cnt[3] .is_wysiwyg = "true";
defparam \speed_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( speed_cnt[4] ) + ( GND ) + ( \Add5~10  ))
// \Add5~6  = CARRY(( speed_cnt[4] ) + ( GND ) + ( \Add5~10  ))

	.dataa(!speed_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N56
dffeas \speed_cnt[4] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add5~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\speed_cnt[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_cnt[4] .is_wysiwyg = "true";
defparam \speed_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( speed_cnt[5] ) + ( GND ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!speed_cnt[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N59
dffeas \speed_cnt[5] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add5~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\speed_cnt[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_cnt[5] .is_wysiwyg = "true";
defparam \speed_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \u3|q1~feeder (
// Equation(s):
// \u3|q1~feeder_combout  = speed_cnt[5]

	.dataa(!speed_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|q1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|q1~feeder .extended_lut = "off";
defparam \u3|q1~feeder .lut_mask = 64'h5555555555555555;
defparam \u3|q1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N40
dffeas \u3|q1 (
	.clk(\u0|clkout~q ),
	.d(\u3|q1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|q1 .is_wysiwyg = "true";
defparam \u3|q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N29
dffeas \u3|q2 (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u3|q1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|q2 .is_wysiwyg = "true";
defparam \u3|q2 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N25
dffeas \u3|q3 (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\u3|q2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|q3 .is_wysiwyg = "true";
defparam \u3|q3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N54
cyclonev_lcell_comb \logo_y[7]~0 (
// Equation(s):
// \logo_y[7]~0_combout  = ( \u3|q1~q  & ( \rst~input_o  ) ) # ( !\u3|q1~q  & ( \rst~input_o  ) ) # ( \u3|q1~q  & ( !\rst~input_o  & ( (\u3|q2~q  & !\u3|q3~q ) ) ) )

	.dataa(gnd),
	.datab(!\u3|q2~q ),
	.datac(!\u3|q3~q ),
	.datad(gnd),
	.datae(!\u3|q1~q ),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_y[7]~0 .extended_lut = "off";
defparam \logo_y[7]~0 .lut_mask = 64'h00003030FFFFFFFF;
defparam \logo_y[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N44
dffeas \logo_y[0] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[0] .is_wysiwyg = "true";
defparam \logo_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N0
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( logo_x[0] ) + ( VCC ) + ( !VCC ))
// \Add6~30  = CARRY(( logo_x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_x[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N56
dffeas \logo_x[0] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add6~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[0] .is_wysiwyg = "true";
defparam \logo_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N3
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( logo_x[1] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & (!\Equal4~2_combout ))) ) + ( \Add6~30  ))
// \Add6~26  = CARRY(( logo_x[1] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & (!\Equal4~2_combout ))) ) + ( \Add6~30  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\Equal4~2_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[1]),
	.datae(gnd),
	.dataf(!\flag_add_sub~1_combout ),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000F707000000FF;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \logo_x~3 (
// Equation(s):
// \logo_x~3_combout  = ( \Add6~25_sumout  ) # ( !\Add6~25_sumout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_x~3 .extended_lut = "off";
defparam \logo_x~3 .lut_mask = 64'h55555555FFFFFFFF;
defparam \logo_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \logo_x[1] (
	.clk(\u0|clkout~q ),
	.d(\logo_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[1] .is_wysiwyg = "true";
defparam \logo_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N6
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( logo_x[2] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~26  ))
// \Add6~38  = CARRY(( logo_x[2] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~26  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[2]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N51
cyclonev_lcell_comb \logo_x~5 (
// Equation(s):
// \logo_x~5_combout  = ( \Add6~37_sumout  ) # ( !\Add6~37_sumout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_x~5 .extended_lut = "off";
defparam \logo_x~5 .lut_mask = 64'h55555555FFFFFFFF;
defparam \logo_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N53
dffeas \logo_x[2] (
	.clk(\u0|clkout~q ),
	.d(\logo_x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[2] .is_wysiwyg = "true";
defparam \logo_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N9
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( logo_x[3] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~38  ))
// \Add6~34  = CARRY(( logo_x[3] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~38  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[3]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N39
cyclonev_lcell_comb \logo_x~4 (
// Equation(s):
// \logo_x~4_combout  = ( \Add6~33_sumout  ) # ( !\Add6~33_sumout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_x~4 .extended_lut = "off";
defparam \logo_x~4 .lut_mask = 64'h55555555FFFFFFFF;
defparam \logo_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N41
dffeas \logo_x[3] (
	.clk(\u0|clkout~q ),
	.d(\logo_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[3] .is_wysiwyg = "true";
defparam \logo_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N12
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( logo_x[4] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~34  ))
// \Add6~14  = CARRY(( logo_x[4] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~34  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[4]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( logo_x[5] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~14  ))
// \Add6~22  = CARRY(( logo_x[5] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~14  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[5]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N42
cyclonev_lcell_comb \logo_x~2 (
// Equation(s):
// \logo_x~2_combout  = ( \Add6~21_sumout  ) # ( !\Add6~21_sumout  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_x~2 .extended_lut = "off";
defparam \logo_x~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \logo_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N44
dffeas \logo_x[5] (
	.clk(\u0|clkout~q ),
	.d(\logo_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[5] .is_wysiwyg = "true";
defparam \logo_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( logo_x[6] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~22  ))
// \Add6~18  = CARRY(( logo_x[6] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~22  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[6]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N21
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( logo_x[7] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~18  ))
// \Add6~10  = CARRY(( logo_x[7] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~18  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[7]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N57
cyclonev_lcell_comb \logo_x~1 (
// Equation(s):
// \logo_x~1_combout  = ( \Add6~9_sumout  ) # ( !\Add6~9_sumout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_x~1 .extended_lut = "off";
defparam \logo_x~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \logo_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N59
dffeas \logo_x[7] (
	.clk(\u0|clkout~q ),
	.d(\logo_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[7] .is_wysiwyg = "true";
defparam \logo_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N24
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( logo_x[8] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~10  ))
// \Add6~6  = CARRY(( logo_x[8] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~10  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[8]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \logo_x~0 (
// Equation(s):
// \logo_x~0_combout  = (\Add6~5_sumout ) # (\rst~input_o )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_x~0 .extended_lut = "off";
defparam \logo_x~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \logo_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \logo_x[8] (
	.clk(\u0|clkout~q ),
	.d(\logo_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[8] .is_wysiwyg = "true";
defparam \logo_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !logo_x[7] & ( !logo_x[8] & ( (!logo_x[5] & (!logo_x[3] & (!logo_x[2] & !logo_x[1]))) ) ) )

	.dataa(!logo_x[5]),
	.datab(!logo_x[3]),
	.datac(!logo_x[2]),
	.datad(!logo_x[1]),
	.datae(!logo_x[7]),
	.dataf(!logo_x[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N27
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( logo_x[9] ) + ( (!\Equal2~1_combout  & (((\flag_add_sub~1_combout )))) # (\Equal2~1_combout  & (!\flag_add_sub~2_combout  & ((!\Equal4~2_combout )))) ) + ( \Add6~6  ))

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!logo_x[9]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000C5CF000000FF;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N29
dffeas \logo_x[9] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add6~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[9] .is_wysiwyg = "true";
defparam \logo_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N39
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( logo_x[0] & ( (!logo_x[4] & (!logo_x[6] & (\Equal2~0_combout  & !logo_x[9]))) ) )

	.dataa(!logo_x[4]),
	.datab(!logo_x[6]),
	.datac(!\Equal2~0_combout ),
	.datad(!logo_x[9]),
	.datae(gnd),
	.dataf(!logo_x[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000008000800;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N20
dffeas \logo_x[6] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add6~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[6] .is_wysiwyg = "true";
defparam \logo_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N51
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( !logo_x[9] & ( logo_x[0] & ( (logo_x[4] & logo_x[6]) ) ) )

	.dataa(!logo_x[4]),
	.datab(gnd),
	.datac(!logo_x[6]),
	.datad(gnd),
	.datae(!logo_x[9]),
	.dataf(!logo_x[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0000000005050000;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( logo_x[8] & ( logo_x[3] & ( (logo_x[7] & (logo_x[2] & (logo_x[1] & logo_x[5]))) ) ) )

	.dataa(!logo_x[7]),
	.datab(!logo_x[2]),
	.datac(!logo_x[1]),
	.datad(!logo_x[5]),
	.datae(!logo_x[8]),
	.dataf(!logo_x[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \flag_add_sub~1 (
// Equation(s):
// \flag_add_sub~1_combout  = ( \Equal4~0_combout  & ( \Equal3~0_combout  & ( (!\Equal3~1_combout  & (\logo_move.flag_add_sub [1])) # (\Equal3~1_combout  & ((!\logo_move.flag_add_sub [1]) # ((\Equal5~0_combout ) # (\Equal4~1_combout )))) ) ) ) # ( 
// !\Equal4~0_combout  & ( \Equal3~0_combout  & ( !\Equal3~1_combout  $ (!\logo_move.flag_add_sub [1]) ) ) ) # ( \Equal4~0_combout  & ( !\Equal3~0_combout  & ( \logo_move.flag_add_sub [1] ) ) ) # ( !\Equal4~0_combout  & ( !\Equal3~0_combout  & ( 
// \logo_move.flag_add_sub [1] ) ) )

	.dataa(!\Equal3~1_combout ),
	.datab(!\logo_move.flag_add_sub [1]),
	.datac(!\Equal4~1_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\Equal4~0_combout ),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_add_sub~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_add_sub~1 .extended_lut = "off";
defparam \flag_add_sub~1 .lut_mask = 64'h3333333366666777;
defparam \flag_add_sub~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \flag_add_sub~4 (
// Equation(s):
// \flag_add_sub~4_combout  = ( \Equal2~1_combout  & ( (!\flag_add_sub~2_combout  & !\Equal4~2_combout ) ) ) # ( !\Equal2~1_combout  & ( \flag_add_sub~1_combout  ) )

	.dataa(!\flag_add_sub~2_combout ),
	.datab(!\flag_add_sub~1_combout ),
	.datac(!\Equal4~2_combout ),
	.datad(gnd),
	.datae(!\Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_add_sub~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_add_sub~4 .extended_lut = "off";
defparam \flag_add_sub~4 .lut_mask = 64'h3333A0A03333A0A0;
defparam \flag_add_sub~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N56
dffeas \logo_move.flag_add_sub[1] (
	.clk(\u0|clkout~q ),
	.d(\flag_add_sub~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logo_move.flag_add_sub [1]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_move.flag_add_sub[1] .is_wysiwyg = "true";
defparam \logo_move.flag_add_sub[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \flag_add_sub~2 (
// Equation(s):
// \flag_add_sub~2_combout  = ( \Equal4~0_combout  & ( (\Equal5~0_combout ) # (\logo_move.flag_add_sub [1]) ) ) # ( !\Equal4~0_combout  & ( \logo_move.flag_add_sub [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logo_move.flag_add_sub [1]),
	.datad(!\Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_add_sub~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_add_sub~2 .extended_lut = "off";
defparam \flag_add_sub~2 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \flag_add_sub~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N47
dffeas \logo_x[4] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add6~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_x[4] .is_wysiwyg = "true";
defparam \logo_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \flag_add_sub~0 (
// Equation(s):
// \flag_add_sub~0_combout  = ( !logo_x[9] & ( \Equal3~0_combout  & ( (logo_x[0] & ((!logo_x[4] & (\Equal2~0_combout  & !logo_x[6])) # (logo_x[4] & ((logo_x[6]))))) ) ) ) # ( !logo_x[9] & ( !\Equal3~0_combout  & ( (!logo_x[4] & (\Equal2~0_combout  & 
// (logo_x[0] & !logo_x[6]))) ) ) )

	.dataa(!logo_x[4]),
	.datab(!\Equal2~0_combout ),
	.datac(!logo_x[0]),
	.datad(!logo_x[6]),
	.datae(!logo_x[9]),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_add_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_add_sub~0 .extended_lut = "off";
defparam \flag_add_sub~0 .lut_mask = 64'h0200000002050000;
defparam \flag_add_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[1] ) + ( \Add7~22  ))
// \Add7~18  = CARRY(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[1] ) + ( \Add7~22  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\Equal4~2_combout ),
	.datad(!\flag_add_sub~0_combout ),
	.datae(gnd),
	.dataf(!logo_y[1]),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000FF0000006C70;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[2] ) + ( \Add7~18  ))
// \Add7~30  = CARRY(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[2] ) + ( \Add7~18  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(!logo_y[2]),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000FF00000067C0;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N9
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( logo_y[3] ) + ( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) 
// # (\flag_add_sub~0_combout )))) ) + ( \Add7~30  ))
// \Add7~26  = CARRY(( logo_y[3] ) + ( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( \Add7~30  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!logo_y[3]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000983F000000FF;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N50
dffeas \logo_y[3] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[3] .is_wysiwyg = "true";
defparam \logo_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( logo_y[4] ) + ( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) 
// # (\flag_add_sub~0_combout )))) ) + ( \Add7~26  ))
// \Add7~14  = CARRY(( logo_y[4] ) + ( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( \Add7~26  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!logo_y[4]),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000983F000000FF;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \logo_y~2 (
// Equation(s):
// \logo_y~2_combout  = ( \Add7~13_sumout  ) # ( !\Add7~13_sumout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_y~2 .extended_lut = "off";
defparam \logo_y~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \logo_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \logo_y[4] (
	.clk(\u0|clkout~q ),
	.d(\logo_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[4] .is_wysiwyg = "true";
defparam \logo_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N15
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[5] ) + ( \Add7~14  ))
// \Add7~10  = CARRY(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[5] ) + ( \Add7~14  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(!logo_y[5]),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000FF00000067C0;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \logo_y~1 (
// Equation(s):
// \logo_y~1_combout  = (\Add7~9_sumout ) # (\rst~input_o )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\Add7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_y~1 .extended_lut = "off";
defparam \logo_y~1 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \logo_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N56
dffeas \logo_y[5] (
	.clk(\u0|clkout~q ),
	.d(\logo_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[5] .is_wysiwyg = "true";
defparam \logo_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[6] ) + ( \Add7~10  ))
// \Add7~6  = CARRY(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[6] ) + ( \Add7~10  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(!logo_y[6]),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000FF00000067C0;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N47
dffeas \logo_y[6] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[6] .is_wysiwyg = "true";
defparam \logo_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[7] ) + ( \Add7~6  ))
// \Add7~2  = CARRY(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[7] ) + ( \Add7~6  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(!logo_y[7]),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000FF00000067C0;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N53
dffeas \logo_y[7] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[7] .is_wysiwyg = "true";
defparam \logo_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N57
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !logo_y[7] & ( (!logo_y[9] & (logo_y[0] & !logo_y[5])) ) )

	.dataa(!logo_y[9]),
	.datab(gnd),
	.datac(!logo_y[0]),
	.datad(!logo_y[5]),
	.datae(gnd),
	.dataf(!logo_y[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0A000A0000000000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N57
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( \Equal4~1_combout  & ( \Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N36
cyclonev_lcell_comb \logo_y~3 (
// Equation(s):
// \logo_y~3_combout  = (\Add7~17_sumout ) # (\rst~input_o )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\Add7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_y~3 .extended_lut = "off";
defparam \logo_y~3 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \logo_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N38
dffeas \logo_y[1] (
	.clk(\u0|clkout~q ),
	.d(\logo_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[1] .is_wysiwyg = "true";
defparam \logo_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[8] ) + ( \Add7~2  ))
// \Add7~38  = CARRY(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[8] ) + ( \Add7~2  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(!logo_y[8]),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000FF00000067C0;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N23
dffeas \logo_y[8] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[8] .is_wysiwyg = "true";
defparam \logo_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( !logo_y[3] & ( !logo_y[4] & ( (!logo_y[1] & (!logo_y[2] & (!logo_y[8] & !logo_y[6]))) ) ) )

	.dataa(!logo_y[1]),
	.datab(!logo_y[2]),
	.datac(!logo_y[8]),
	.datad(!logo_y[6]),
	.datae(!logo_y[3]),
	.dataf(!logo_y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h8000000000000000;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N42
cyclonev_lcell_comb \flag_add_sub~3 (
// Equation(s):
// \flag_add_sub~3_combout  = ( \rst~input_o  & ( \flag_add_sub~0_combout  ) ) # ( !\rst~input_o  & ( \flag_add_sub~0_combout  & ( (!\Equal4~0_combout  & (((\logo_move.flag_add_sub [0])))) # (\Equal4~0_combout  & (!\Equal4~1_combout  & 
// ((\logo_move.flag_add_sub [0]) # (\Equal5~0_combout )))) ) ) ) # ( \rst~input_o  & ( !\flag_add_sub~0_combout  ) ) # ( !\rst~input_o  & ( !\flag_add_sub~0_combout  & ( !\logo_move.flag_add_sub [0] $ (((!\Equal4~0_combout ) # ((!\Equal4~1_combout  & 
// !\Equal5~0_combout )))) ) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(!\logo_move.flag_add_sub [0]),
	.datae(!\rst~input_o ),
	.dataf(!\flag_add_sub~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flag_add_sub~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flag_add_sub~3 .extended_lut = "off";
defparam \flag_add_sub~3 .lut_mask = 64'h07F8FFFF02FAFFFF;
defparam \flag_add_sub~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N15
cyclonev_lcell_comb \logo_move.flag_add_sub[0]~feeder (
// Equation(s):
// \logo_move.flag_add_sub[0]~feeder_combout  = \flag_add_sub~3_combout 

	.dataa(gnd),
	.datab(!\flag_add_sub~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_move.flag_add_sub[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_move.flag_add_sub[0]~feeder .extended_lut = "off";
defparam \logo_move.flag_add_sub[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \logo_move.flag_add_sub[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N17
dffeas \logo_move.flag_add_sub[0] (
	.clk(\u0|clkout~q ),
	.d(\logo_move.flag_add_sub[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logo_move.flag_add_sub [0]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_move.flag_add_sub[0] .is_wysiwyg = "true";
defparam \logo_move.flag_add_sub[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N59
dffeas \logo_y[2] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[2] .is_wysiwyg = "true";
defparam \logo_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( logo_y[4] & ( logo_y[3] & ( (logo_y[2] & (logo_y[6] & (logo_y[8] & logo_y[1]))) ) ) )

	.dataa(!logo_y[2]),
	.datab(!logo_y[6]),
	.datac(!logo_y[8]),
	.datad(!logo_y[1]),
	.datae(!logo_y[4]),
	.dataf(!logo_y[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h0000000000000001;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( \Equal4~0_combout  & ( \Equal5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N27
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( (!\logo_move.flag_add_sub [0] & ((!\Equal4~2_combout  & (\Equal5~1_combout )) # (\Equal4~2_combout  & ((!\flag_add_sub~0_combout ))))) # (\logo_move.flag_add_sub [0] & (!\Equal4~2_combout  & ((!\Equal5~1_combout ) # 
// (\flag_add_sub~0_combout )))) ) + ( logo_y[9] ) + ( \Add7~38  ))

	.dataa(!\Equal5~1_combout ),
	.datab(!\logo_move.flag_add_sub [0]),
	.datac(!\flag_add_sub~0_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(!logo_y[9]),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000FF00000067C0;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N2
dffeas \logo_y[9] (
	.clk(\u0|clkout~q ),
	.d(gnd),
	.asdata(\Add7~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\logo_y[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(logo_y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \logo_y[9] .is_wysiwyg = "true";
defparam \logo_y[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \u2|Add3~37_sumout  & ( (!\u2|v_valid~2_combout  & (!logo_y[9] & (!logo_y[8]))) # (\u2|v_valid~2_combout  & (logo_y[8] & (!logo_y[9] $ (\u2|Add3~33_sumout )))) ) ) # ( !\u2|Add3~37_sumout  & ( (!logo_y[8] & (!logo_y[9] $ 
// (((\u2|v_valid~2_combout  & \u2|Add3~33_sumout ))))) ) )

	.dataa(!logo_y[9]),
	.datab(!\u2|v_valid~2_combout ),
	.datac(!logo_y[8]),
	.datad(!\u2|Add3~33_sumout ),
	.datae(gnd),
	.dataf(!\u2|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'hA090A09082818281;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = ( \u2|h_cnt[9]~0_combout  & ( \u2|h_cnt[8]~1_combout  & ( (logo_x[9] & (logo_x[8] & (!logo_x[7] $ (\u2|h_cnt[7]~2_combout )))) ) ) ) # ( !\u2|h_cnt[9]~0_combout  & ( \u2|h_cnt[8]~1_combout  & ( (!logo_x[9] & (logo_x[8] & 
// (!logo_x[7] $ (\u2|h_cnt[7]~2_combout )))) ) ) ) # ( \u2|h_cnt[9]~0_combout  & ( !\u2|h_cnt[8]~1_combout  & ( (logo_x[9] & (!logo_x[8] & (!logo_x[7] $ (\u2|h_cnt[7]~2_combout )))) ) ) ) # ( !\u2|h_cnt[9]~0_combout  & ( !\u2|h_cnt[8]~1_combout  & ( 
// (!logo_x[9] & (!logo_x[8] & (!logo_x[7] $ (\u2|h_cnt[7]~2_combout )))) ) ) )

	.dataa(!logo_x[7]),
	.datab(!logo_x[9]),
	.datac(!logo_x[8]),
	.datad(!\u2|h_cnt[7]~2_combout ),
	.datae(!\u2|h_cnt[9]~0_combout ),
	.dataf(!\u2|h_cnt[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~5 .extended_lut = "off";
defparam \LessThan2~5 .lut_mask = 64'h8040201008040201;
defparam \LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N39
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \u2|Add3~9_sumout  & ( (!logo_y[6] & (!\u2|v_valid~2_combout  & logo_y[5])) ) ) # ( !\u2|Add3~9_sumout  & ( (logo_y[5] & (!logo_y[6] $ (((\u2|v_valid~2_combout  & \u2|Add3~5_sumout ))))) ) )

	.dataa(!logo_y[6]),
	.datab(!\u2|v_valid~2_combout ),
	.datac(!logo_y[5]),
	.datad(!\u2|Add3~5_sumout ),
	.datae(gnd),
	.dataf(!\u2|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0A090A0908080808;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \u2|Add3~1_sumout  & ( (!logo_y[6] & (((!logo_y[7])) # (\u2|v_valid~2_combout ))) # (logo_y[6] & (\u2|v_valid~2_combout  & ((!logo_y[7]) # (\u2|Add3~5_sumout )))) ) ) # ( !\u2|Add3~1_sumout  & ( (!logo_y[7] & ((!logo_y[6]) # 
// ((\u2|v_valid~2_combout  & \u2|Add3~5_sumout )))) ) )

	.dataa(!logo_y[6]),
	.datab(!\u2|v_valid~2_combout ),
	.datac(!logo_y[7]),
	.datad(!\u2|Add3~5_sumout ),
	.datae(gnd),
	.dataf(!\u2|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hA0B0A0B0B2B3B2B3;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \u2|Add3~5_sumout  & ( (!logo_y[6] & (!logo_y[5] & (!\u2|v_valid~2_combout ))) # (logo_y[6] & (\u2|v_valid~2_combout  & (!logo_y[5] $ (\u2|Add3~9_sumout )))) ) ) # ( !\u2|Add3~5_sumout  & ( (!logo_y[6] & (!logo_y[5] $ 
// (((\u2|v_valid~2_combout  & \u2|Add3~9_sumout ))))) ) )

	.dataa(!logo_y[5]),
	.datab(!logo_y[6]),
	.datac(!\u2|v_valid~2_combout ),
	.datad(!\u2|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\u2|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h8884888482818281;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N51
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \u2|v_valid~2_combout  & ( !logo_y[7] $ (!\u2|Add3~1_sumout ) ) ) # ( !\u2|v_valid~2_combout  & ( logo_y[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_y[7]),
	.datad(!\u2|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\u2|v_valid~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan1~0_combout  & ( \u2|v_cnt[4]~0_combout  & ( \LessThan0~4_combout  ) ) ) # ( !\LessThan1~0_combout  & ( \u2|v_cnt[4]~0_combout  & ( (!\LessThan0~3_combout  & \LessThan0~4_combout ) ) ) ) # ( \LessThan1~0_combout  & ( 
// !\u2|v_cnt[4]~0_combout  & ( \LessThan0~4_combout  ) ) ) # ( !\LessThan1~0_combout  & ( !\u2|v_cnt[4]~0_combout  & ( (!\LessThan0~3_combout  & (\LessThan0~4_combout  & ((!logo_y[4]) # (!\LessThan1~1_combout )))) ) ) )

	.dataa(!logo_y[4]),
	.datab(!\LessThan0~3_combout ),
	.datac(!\LessThan0~4_combout ),
	.datad(!\LessThan1~1_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\u2|v_cnt[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0C080F0F0C0C0F0F;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( \u2|h_cnt[5]~5_combout  & ( \u2|h_cnt[4]~3_combout  & ( (logo_x[6] & !\u2|h_cnt[6]~4_combout ) ) ) ) # ( !\u2|h_cnt[5]~5_combout  & ( \u2|h_cnt[4]~3_combout  & ( (!logo_x[5] & (logo_x[6] & !\u2|h_cnt[6]~4_combout )) # (logo_x[5] 
// & ((!\u2|h_cnt[6]~4_combout ) # (logo_x[6]))) ) ) ) # ( \u2|h_cnt[5]~5_combout  & ( !\u2|h_cnt[4]~3_combout  & ( (!logo_x[6] & (logo_x[5] & (!\u2|h_cnt[6]~4_combout  & logo_x[4]))) # (logo_x[6] & ((!\u2|h_cnt[6]~4_combout ) # ((logo_x[5] & logo_x[4])))) ) 
// ) ) # ( !\u2|h_cnt[5]~5_combout  & ( !\u2|h_cnt[4]~3_combout  & ( (!logo_x[6] & (!\u2|h_cnt[6]~4_combout  & ((logo_x[4]) # (logo_x[5])))) # (logo_x[6] & (((!\u2|h_cnt[6]~4_combout ) # (logo_x[4])) # (logo_x[5]))) ) ) )

	.dataa(!logo_x[5]),
	.datab(!logo_x[6]),
	.datac(!\u2|h_cnt[6]~4_combout ),
	.datad(!logo_x[4]),
	.datae(!\u2|h_cnt[5]~5_combout ),
	.dataf(!\u2|h_cnt[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h71F3307171713030;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N57
cyclonev_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ( \u2|h_valid~0_combout  & ( (!logo_x[2] & !logo_x[3]) ) ) # ( !\u2|h_valid~0_combout  & ( (!\u2|x_cnt[3]~DUPLICATE_q  & (!logo_x[3] & (!logo_x[2] $ (\u2|x_cnt[2]~DUPLICATE_q )))) # (\u2|x_cnt[3]~DUPLICATE_q  & (logo_x[3] & 
// (!logo_x[2] $ (\u2|x_cnt[2]~DUPLICATE_q )))) ) )

	.dataa(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datab(!logo_x[2]),
	.datac(!logo_x[3]),
	.datad(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u2|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~2 .extended_lut = "off";
defparam \LessThan3~2 .lut_mask = 64'h84218421C0C0C0C0;
defparam \LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N0
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \u2|h_valid~0_combout  & ( (!logo_x[3] & !logo_x[2]) ) ) # ( !\u2|h_valid~0_combout  & ( (!\u2|x_cnt[3]~DUPLICATE_q  & (!logo_x[3] & ((!logo_x[2]) # (\u2|x_cnt[2]~DUPLICATE_q )))) # (\u2|x_cnt[3]~DUPLICATE_q  & ((!logo_x[3]) # 
// ((!logo_x[2]) # (\u2|x_cnt[2]~DUPLICATE_q )))) ) )

	.dataa(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datab(!logo_x[3]),
	.datac(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datad(!logo_x[2]),
	.datae(gnd),
	.dataf(!\u2|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'hDD4DDD4DCC00CC00;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( \u2|h_cnt[5]~5_combout  & ( \u2|h_cnt[4]~3_combout  & ( (logo_x[5] & (logo_x[4] & (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) ) # ( !\u2|h_cnt[5]~5_combout  & ( \u2|h_cnt[4]~3_combout  & ( (!logo_x[5] & (logo_x[4] & 
// (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) ) # ( \u2|h_cnt[5]~5_combout  & ( !\u2|h_cnt[4]~3_combout  & ( (logo_x[5] & (!logo_x[4] & (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) ) # ( !\u2|h_cnt[5]~5_combout  & ( !\u2|h_cnt[4]~3_combout  & ( 
// (!logo_x[5] & (!logo_x[4] & (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) )

	.dataa(!logo_x[5]),
	.datab(!logo_x[6]),
	.datac(!\u2|h_cnt[6]~4_combout ),
	.datad(!logo_x[4]),
	.datae(!\u2|h_cnt[5]~5_combout ),
	.dataf(!\u2|h_cnt[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h8200410000820041;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( \u2|h_valid~0_combout  & ( (!logo_x[1] & !logo_x[0]) ) ) # ( !\u2|h_valid~0_combout  & ( (!logo_x[1] & (((!\u2|x_cnt[0]~DUPLICATE_q ) # (!logo_x[0])) # (\u2|x_cnt[1]~DUPLICATE_q ))) # (logo_x[1] & (\u2|x_cnt[1]~DUPLICATE_q  & 
// ((!\u2|x_cnt[0]~DUPLICATE_q ) # (!logo_x[0])))) ) )

	.dataa(!logo_x[1]),
	.datab(!\u2|x_cnt[1]~DUPLICATE_q ),
	.datac(!\u2|x_cnt[0]~DUPLICATE_q ),
	.datad(!logo_x[0]),
	.datae(gnd),
	.dataf(!\u2|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hBBB2BBB2AA00AA00;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = ( \LessThan2~0_combout  & ( (!\LessThan2~3_combout  & ((!\LessThan2~2_combout ) # (\LessThan2~1_combout ))) ) ) # ( !\LessThan2~0_combout  & ( (!\LessThan2~3_combout  & ((!\LessThan2~2_combout ) # ((!\LessThan3~2_combout  & 
// \LessThan2~1_combout )))) ) )

	.dataa(!\LessThan2~3_combout ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~1_combout ),
	.datad(!\LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~4 .extended_lut = "off";
defparam \LessThan2~4 .lut_mask = 64'hAA08AA08AA0AAA0A;
defparam \LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \u2|Add3~25_sumout  & ( (!logo_y[3] & (((!logo_y[2]) # (\u2|v_valid~2_combout )))) # (logo_y[3] & (\u2|v_valid~2_combout  & ((!logo_y[2]) # (\u2|Add3~29_sumout )))) ) ) # ( !\u2|Add3~25_sumout  & ( (!logo_y[3] & ((!logo_y[2]) # 
// ((\u2|Add3~29_sumout  & \u2|v_valid~2_combout )))) ) )

	.dataa(!\u2|Add3~29_sumout ),
	.datab(!logo_y[3]),
	.datac(!logo_y[2]),
	.datad(!\u2|v_valid~2_combout ),
	.datae(gnd),
	.dataf(!\u2|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hC0C4C0C4C0FDC0FD;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N3
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \u2|Add3~13_sumout  & ( !\u2|v_valid~2_combout  $ (!logo_y[4]) ) ) # ( !\u2|Add3~13_sumout  & ( logo_y[4] ) )

	.dataa(gnd),
	.datab(!\u2|v_valid~2_combout ),
	.datac(gnd),
	.datad(!logo_y[4]),
	.datae(gnd),
	.dataf(!\u2|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N45
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \u2|Add3~21_sumout  & ( (!logo_y[1] & (((!logo_y[0])) # (\u2|v_valid~2_combout ))) # (logo_y[1] & (\u2|v_valid~2_combout  & (\u2|Add3~17_sumout ))) ) ) # ( !\u2|Add3~21_sumout  & ( (!logo_y[1] & ((!logo_y[0]) # 
// ((\u2|v_valid~2_combout  & \u2|Add3~17_sumout )))) # (logo_y[1] & (\u2|v_valid~2_combout  & (\u2|Add3~17_sumout  & !logo_y[0]))) ) )

	.dataa(!logo_y[1]),
	.datab(!\u2|v_valid~2_combout ),
	.datac(!\u2|Add3~17_sumout ),
	.datad(!logo_y[0]),
	.datae(gnd),
	.dataf(!\u2|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hAB02AB02AB23AB23;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \u2|Add3~25_sumout  & ( (!logo_y[3] & (((!\u2|v_valid~2_combout  & !logo_y[2])))) # (logo_y[3] & (\u2|v_valid~2_combout  & (!\u2|Add3~29_sumout  $ (logo_y[2])))) ) ) # ( !\u2|Add3~25_sumout  & ( (!logo_y[3] & (!logo_y[2] $ 
// (((\u2|Add3~29_sumout  & \u2|v_valid~2_combout ))))) ) )

	.dataa(!\u2|Add3~29_sumout ),
	.datab(!logo_y[3]),
	.datac(!\u2|v_valid~2_combout ),
	.datad(!logo_y[2]),
	.datae(gnd),
	.dataf(!\u2|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hC804C804C201C201;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N18
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \LessThan1~4_combout  & ( \LessThan1~1_combout  & ( (!\LessThan1~0_combout  & (!\LessThan1~2_combout  & ((!\LessThan0~1_combout ) # (!\LessThan0~0_combout )))) ) ) ) # ( !\LessThan1~4_combout  & ( \LessThan1~1_combout  & ( 
// (!\LessThan0~1_combout  & (!\LessThan1~0_combout  & !\LessThan1~2_combout )) ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\LessThan1~4_combout ),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h000000008080C080;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \logo_area~5 (
// Equation(s):
// \logo_area~5_combout  = ( \LessThan2~4_combout  & ( \LessThan0~2_combout  & ( !\LessThan0~6_combout  ) ) ) # ( !\LessThan2~4_combout  & ( \LessThan0~2_combout  & ( (!\LessThan0~6_combout  & !\LessThan2~5_combout ) ) ) ) # ( \LessThan2~4_combout  & ( 
// !\LessThan0~2_combout  & ( (!\LessThan0~6_combout ) # (\LessThan0~5_combout ) ) ) ) # ( !\LessThan2~4_combout  & ( !\LessThan0~2_combout  & ( (!\LessThan2~5_combout  & ((!\LessThan0~6_combout ) # (\LessThan0~5_combout ))) ) ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(!\LessThan2~5_combout ),
	.datac(!\LessThan0~5_combout ),
	.datad(gnd),
	.datae(!\LessThan2~4_combout ),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_area~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_area~5 .extended_lut = "off";
defparam \logo_area~5 .lut_mask = 64'h8C8CAFAF8888AAAA;
defparam \logo_area~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N51
cyclonev_lcell_comb \rom_addr[13]~3 (
// Equation(s):
// \rom_addr[13]~3_combout  = ( \u2|x_cnt [9] & ( \u2|LessThan2~1_combout  & ( (\u2|v_valid~2_combout  & (!\rst~input_o  & ((!\u2|x_cnt[7]~DUPLICATE_q ) # (!\u2|x_cnt [8])))) ) ) ) # ( !\u2|x_cnt [9] & ( \u2|LessThan2~1_combout  & ( (\u2|v_valid~2_combout  & 
// (!\rst~input_o  & \u2|x_cnt [8])) ) ) ) # ( \u2|x_cnt [9] & ( !\u2|LessThan2~1_combout  & ( (\u2|v_valid~2_combout  & (!\rst~input_o  & !\u2|x_cnt [8])) ) ) ) # ( !\u2|x_cnt [9] & ( !\u2|LessThan2~1_combout  & ( (\u2|v_valid~2_combout  & (!\rst~input_o  & 
// ((\u2|x_cnt [8]) # (\u2|x_cnt[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\u2|v_valid~2_combout ),
	.datab(!\rst~input_o ),
	.datac(!\u2|x_cnt[7]~DUPLICATE_q ),
	.datad(!\u2|x_cnt [8]),
	.datae(!\u2|x_cnt [9]),
	.dataf(!\u2|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_addr[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_addr[13]~3 .extended_lut = "off";
defparam \rom_addr[13]~3 .lut_mask = 64'h0444440000444440;
defparam \rom_addr[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \u2|v_valid~2_combout  & ( \u2|Add3~29_sumout  & ( (!logo_y[2] & ((!logo_y[3]) # (\u2|Add3~25_sumout ))) # (logo_y[2] & (!logo_y[3] & \u2|Add3~25_sumout )) ) ) ) # ( \u2|v_valid~2_combout  & ( !\u2|Add3~29_sumout  & ( (!logo_y[3] 
// & \u2|Add3~25_sumout ) ) ) )

	.dataa(!logo_y[2]),
	.datab(!logo_y[3]),
	.datac(!\u2|Add3~25_sumout ),
	.datad(gnd),
	.datae(!\u2|v_valid~2_combout ),
	.dataf(!\u2|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h00000C0C00008E8E;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \u2|Add3~21_sumout  & ( (\u2|v_valid~2_combout  & ((!logo_y[1] & ((!logo_y[0]) # (\u2|Add3~17_sumout ))) # (logo_y[1] & (!logo_y[0] & \u2|Add3~17_sumout )))) ) ) # ( !\u2|Add3~21_sumout  & ( (!logo_y[1] & (\u2|v_valid~2_combout  
// & \u2|Add3~17_sumout )) ) )

	.dataa(!logo_y[1]),
	.datab(!\u2|v_valid~2_combout ),
	.datac(!logo_y[0]),
	.datad(!\u2|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\u2|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0022002220322032;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~3_combout  & ( !\LessThan1~2_combout  & ( (\LessThan1~1_combout  & (\LessThan1~0_combout  & ((\LessThan1~5_combout ) # (\LessThan1~4_combout )))) ) ) ) # ( !\LessThan1~3_combout  & ( !\LessThan1~2_combout  & ( 
// (\LessThan1~1_combout  & (\LessThan1~5_combout  & \LessThan1~0_combout )) ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\LessThan1~1_combout ),
	.datac(!\LessThan1~5_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\LessThan1~3_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0003001300000000;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N9
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \u2|Add3~5_sumout  & ( (\u2|v_valid~2_combout  & (logo_y[6] & (!logo_y[5] & \u2|Add3~9_sumout ))) ) ) # ( !\u2|Add3~5_sumout  & ( (\u2|v_valid~2_combout  & (!logo_y[6] & (!logo_y[5] & \u2|Add3~9_sumout ))) ) )

	.dataa(!\u2|v_valid~2_combout ),
	.datab(!logo_y[6]),
	.datac(!logo_y[5]),
	.datad(!\u2|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\u2|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h0040004000100010;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \u2|Add3~1_sumout  & ( (\u2|v_valid~2_combout  & (((!logo_y[6] & \u2|Add3~5_sumout )) # (logo_y[7]))) ) ) # ( !\u2|Add3~1_sumout  & ( (\u2|v_valid~2_combout  & (!logo_y[6] & (\u2|Add3~5_sumout  & logo_y[7]))) ) )

	.dataa(!\u2|v_valid~2_combout ),
	.datab(!logo_y[6]),
	.datac(!\u2|Add3~5_sumout ),
	.datad(!logo_y[7]),
	.datae(gnd),
	.dataf(!\u2|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h0004000404550455;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \LessThan1~0_combout  & ( \u2|v_cnt[4]~0_combout  & ( (!\LessThan1~7_combout  & (!\LessThan1~8_combout  & ((!\LessThan1~1_combout ) # (logo_y[4])))) ) ) ) # ( !\LessThan1~0_combout  & ( \u2|v_cnt[4]~0_combout  & ( 
// !\LessThan1~8_combout  ) ) ) # ( \LessThan1~0_combout  & ( !\u2|v_cnt[4]~0_combout  & ( (!\LessThan1~7_combout  & !\LessThan1~8_combout ) ) ) ) # ( !\LessThan1~0_combout  & ( !\u2|v_cnt[4]~0_combout  & ( !\LessThan1~8_combout  ) ) )

	.dataa(!logo_y[4]),
	.datab(!\LessThan1~7_combout ),
	.datac(!\LessThan1~8_combout ),
	.datad(!\LessThan1~1_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\u2|v_cnt[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'hF0F0C0C0F0F0C040;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N15
cyclonev_lcell_comb \u2|v_cnt[8]~2 (
// Equation(s):
// \u2|v_cnt[8]~2_combout  = ( \u2|y_cnt [4] & ( \u2|Add3~37_sumout  & ( (!\u2|y_cnt [9] & ((!\u2|v_valid~1_combout ) # (\u2|y_cnt [5]))) ) ) ) # ( !\u2|y_cnt [4] & ( \u2|Add3~37_sumout  & ( (!\u2|y_cnt [9] & ((!\u2|v_valid~1_combout ) # 
// ((!\u2|v_valid~0_combout  & \u2|y_cnt [5])))) # (\u2|y_cnt [9] & (\u2|v_valid~0_combout  & (\u2|v_valid~1_combout  & !\u2|y_cnt [5]))) ) ) )

	.dataa(!\u2|y_cnt [9]),
	.datab(!\u2|v_valid~0_combout ),
	.datac(!\u2|v_valid~1_combout ),
	.datad(!\u2|y_cnt [5]),
	.datae(!\u2|y_cnt [4]),
	.dataf(!\u2|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|v_cnt[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|v_cnt[8]~2 .extended_lut = "off";
defparam \u2|v_cnt[8]~2 .lut_mask = 64'h00000000A1A8A0AA;
defparam \u2|v_cnt[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( logo_y[0] ) + ( VCC ) + ( !VCC ))
// \Add0~42  = CARRY(( logo_y[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!logo_y[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000000000003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N3
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( logo_y[1] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( logo_y[1] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_y[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( logo_y[2] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( logo_y[2] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_y[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( logo_y[3] ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( logo_y[3] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!logo_y[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( logo_y[4] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( logo_y[4] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!logo_y[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( logo_y[5] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( logo_y[5] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_y[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( logo_y[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( logo_y[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_y[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N21
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( logo_y[7] ) + ( VCC ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( logo_y[7] ) + ( VCC ) + ( \Add0~18  ))

	.dataa(!logo_y[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( logo_y[8] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( logo_y[8] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_y[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_cout  = CARRY(( \Add0~41_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~46 .extended_lut = "off";
defparam \Add1~46 .lut_mask = 64'h00000000000000FF;
defparam \Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N3
cyclonev_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_cout  = CARRY(( \Add0~37_sumout  ) + ( VCC ) + ( \Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~42 .extended_lut = "off";
defparam \Add1~42 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_cout  = CARRY(( \Add0~33_sumout  ) + ( VCC ) + ( \Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~38 .extended_lut = "off";
defparam \Add1~38 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N9
cyclonev_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_cout  = CARRY(( \Add0~29_sumout  ) + ( VCC ) + ( \Add1~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~34 .extended_lut = "off";
defparam \Add1~34 .lut_mask = 64'h00000000000000FF;
defparam \Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_cout  = CARRY(( \Add0~25_sumout  ) + ( VCC ) + ( \Add1~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~30 .extended_lut = "off";
defparam \Add1~30 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N15
cyclonev_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_cout  = CARRY(( \Add0~21_sumout  ) + ( VCC ) + ( \Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~26 .extended_lut = "off";
defparam \Add1~26 .lut_mask = 64'h00000000000000FF;
defparam \Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_cout  = CARRY(( \Add0~17_sumout  ) + ( VCC ) + ( \Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~22 .extended_lut = "off";
defparam \Add1~22 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N21
cyclonev_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_cout  = CARRY(( \Add0~13_sumout  ) + ( VCC ) + ( \Add1~22_cout  ))

	.dataa(!\Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~18 .extended_lut = "off";
defparam \Add1~18 .lut_mask = 64'h0000000000005555;
defparam \Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Add0~9_sumout  ) + ( VCC ) + ( \Add1~18_cout  ))
// \Add1~14  = CARRY(( \Add0~9_sumout  ) + ( VCC ) + ( \Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( logo_y[9] ) + ( GND ) + ( \Add0~10  ))
// \Add0~2  = CARRY(( logo_y[9] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!logo_y[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N27
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Add0~1_sumout  ) + ( VCC ) + ( \Add1~14  ))
// \Add1~2  = CARRY(( \Add0~1_sumout  ) + ( VCC ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Add0~5_sumout  ) + ( VCC ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \Add0~5_sumout  ) + ( VCC ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N33
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( VCC ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \Add1~1_sumout  & ( !\Add1~9_sumout  & ( (\u2|v_cnt[9]~1_combout  & (!\Add1~5_sumout  & (!\u2|v_cnt[8]~2_combout  $ (\Add1~13_sumout )))) ) ) ) # ( !\Add1~1_sumout  & ( !\Add1~9_sumout  & ( (!\u2|v_cnt[9]~1_combout  & 
// (!\Add1~5_sumout  & (!\u2|v_cnt[8]~2_combout  $ (\Add1~13_sumout )))) ) ) )

	.dataa(!\u2|v_cnt[9]~1_combout ),
	.datab(!\u2|v_cnt[8]~2_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h8200410000000000;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( logo_x[0] ) + ( VCC ) + ( !VCC ))
// \Add2~42  = CARRY(( logo_x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_x[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N3
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( logo_x[1] ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( logo_x[1] ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_x[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( logo_x[2] ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( logo_x[2] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_x[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N9
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( logo_x[3] ) + ( GND ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( logo_x[3] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_x[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( logo_x[4] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( logo_x[4] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_x[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( logo_x[5] ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( logo_x[5] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_x[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( logo_x[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( logo_x[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_x[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N21
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( logo_x[7] ) + ( VCC ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( logo_x[7] ) + ( VCC ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_x[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( logo_x[8] ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( logo_x[8] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!logo_x[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_cout  = CARRY(( \Add2~41_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~46 .extended_lut = "off";
defparam \Add3~46 .lut_mask = 64'h00000000000000FF;
defparam \Add3~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_cout  = CARRY(( \Add2~37_sumout  ) + ( VCC ) + ( \Add3~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~42 .extended_lut = "off";
defparam \Add3~42 .lut_mask = 64'h00000000000000FF;
defparam \Add3~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_cout  = CARRY(( \Add2~33_sumout  ) + ( VCC ) + ( \Add3~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~38 .extended_lut = "off";
defparam \Add3~38 .lut_mask = 64'h00000000000000FF;
defparam \Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_cout  = CARRY(( \Add2~29_sumout  ) + ( VCC ) + ( \Add3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~34 .extended_lut = "off";
defparam \Add3~34 .lut_mask = 64'h00000000000000FF;
defparam \Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_cout  = CARRY(( \Add2~25_sumout  ) + ( VCC ) + ( \Add3~34_cout  ))

	.dataa(gnd),
	.datab(!\Add2~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~30 .extended_lut = "off";
defparam \Add3~30 .lut_mask = 64'h0000000000003333;
defparam \Add3~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N15
cyclonev_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_cout  = CARRY(( \Add2~21_sumout  ) + ( VCC ) + ( \Add3~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~26 .extended_lut = "off";
defparam \Add3~26 .lut_mask = 64'h00000000000000FF;
defparam \Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_cout  = CARRY(( \Add2~17_sumout  ) + ( VCC ) + ( \Add3~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~22 .extended_lut = "off";
defparam \Add3~22 .lut_mask = 64'h00000000000000FF;
defparam \Add3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N21
cyclonev_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_cout  = CARRY(( \Add2~13_sumout  ) + ( VCC ) + ( \Add3~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~18 .extended_lut = "off";
defparam \Add3~18 .lut_mask = 64'h00000000000000FF;
defparam \Add3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \Add2~9_sumout  ) + ( VCC ) + ( \Add3~18_cout  ))
// \Add3~14  = CARRY(( \Add2~9_sumout  ) + ( VCC ) + ( \Add3~18_cout  ))

	.dataa(gnd),
	.datab(!\Add2~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000000000003333;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N27
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( logo_x[9] ) + ( GND ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( logo_x[9] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!logo_x[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( GND ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00000000;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N27
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \Add2~1_sumout  ) + ( VCC ) + ( \Add3~14  ))
// \Add3~2  = CARRY(( \Add2~1_sumout  ) + ( VCC ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \Add2~5_sumout  ) + ( VCC ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \Add2~5_sumout  ) + ( VCC ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N33
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( VCC ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \logo_area~0 (
// Equation(s):
// \logo_area~0_combout  = ( \Add3~1_sumout  & ( !\Add3~9_sumout  & ( (\u2|h_cnt[8]~1_combout  & (\u2|h_cnt[9]~0_combout  & (!\Add3~13_sumout  & !\Add3~5_sumout ))) ) ) ) # ( !\Add3~1_sumout  & ( !\Add3~9_sumout  & ( (!\Add3~5_sumout  & 
// (((\u2|h_cnt[8]~1_combout  & !\Add3~13_sumout )) # (\u2|h_cnt[9]~0_combout ))) ) ) )

	.dataa(!\u2|h_cnt[8]~1_combout ),
	.datab(!\u2|h_cnt[9]~0_combout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\Add3~1_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_area~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_area~0 .extended_lut = "off";
defparam \logo_area~0 .lut_mask = 64'h7300100000000000;
defparam \logo_area~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \Add1~1_sumout  & ( !\Add1~5_sumout  & ( (!\Add1~9_sumout  & (\u2|v_cnt[8]~2_combout  & (!\Add1~13_sumout  & \u2|v_cnt[9]~1_combout ))) ) ) ) # ( !\Add1~1_sumout  & ( !\Add1~5_sumout  & ( (!\Add1~9_sumout  & 
// (\u2|v_cnt[8]~2_combout  & (!\Add1~13_sumout  & !\u2|v_cnt[9]~1_combout ))) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\u2|v_cnt[8]~2_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\u2|v_cnt[9]~1_combout ),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h2000002000000000;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N27
cyclonev_lcell_comb \logo_area~2 (
// Equation(s):
// \logo_area~2_combout  = ( \u2|Add3~37_sumout  & ( \u2|Add3~33_sumout  & ( ((!logo_y[9] & !logo_y[8])) # (\u2|v_valid~2_combout ) ) ) ) # ( !\u2|Add3~37_sumout  & ( \u2|Add3~33_sumout  & ( (!\u2|v_valid~2_combout  & (!logo_y[9] & !logo_y[8])) # 
// (\u2|v_valid~2_combout  & ((!logo_y[9]) # (!logo_y[8]))) ) ) ) # ( \u2|Add3~37_sumout  & ( !\u2|Add3~33_sumout  & ( (!logo_y[9] & ((!logo_y[8]) # (\u2|v_valid~2_combout ))) ) ) ) # ( !\u2|Add3~37_sumout  & ( !\u2|Add3~33_sumout  & ( (!logo_y[9] & 
// !logo_y[8]) ) ) )

	.dataa(!\u2|v_valid~2_combout ),
	.datab(!logo_y[9]),
	.datac(!logo_y[8]),
	.datad(gnd),
	.datae(!\u2|Add3~37_sumout ),
	.dataf(!\u2|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_area~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_area~2 .extended_lut = "off";
defparam \logo_area~2 .lut_mask = 64'hC0C0C4C4D4D4D5D5;
defparam \logo_area~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \logo_area~1 (
// Equation(s):
// \logo_area~1_combout  = ( \u2|h_cnt[7]~2_combout  & ( \u2|h_cnt[9]~0_combout  & ( (logo_x[9] & (!\u2|h_cnt[8]~1_combout  & logo_x[8])) ) ) ) # ( !\u2|h_cnt[7]~2_combout  & ( \u2|h_cnt[9]~0_combout  & ( (logo_x[9] & ((!logo_x[7] & (!\u2|h_cnt[8]~1_combout  
// & logo_x[8])) # (logo_x[7] & ((!\u2|h_cnt[8]~1_combout ) # (logo_x[8]))))) ) ) ) # ( \u2|h_cnt[7]~2_combout  & ( !\u2|h_cnt[9]~0_combout  & ( ((!\u2|h_cnt[8]~1_combout  & logo_x[8])) # (logo_x[9]) ) ) ) # ( !\u2|h_cnt[7]~2_combout  & ( 
// !\u2|h_cnt[9]~0_combout  & ( ((!logo_x[7] & (!\u2|h_cnt[8]~1_combout  & logo_x[8])) # (logo_x[7] & ((!\u2|h_cnt[8]~1_combout ) # (logo_x[8])))) # (logo_x[9]) ) ) )

	.dataa(!logo_x[9]),
	.datab(!logo_x[7]),
	.datac(!\u2|h_cnt[8]~1_combout ),
	.datad(!logo_x[8]),
	.datae(!\u2|h_cnt[7]~2_combout ),
	.dataf(!\u2|h_cnt[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_area~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_area~1 .extended_lut = "off";
defparam \logo_area~1 .lut_mask = 64'h75F755F510510050;
defparam \logo_area~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \logo_area~3 (
// Equation(s):
// \logo_area~3_combout  = ( \Add1~1_sumout  & ( \Add1~5_sumout  & ( (\logo_area~2_combout  & !\logo_area~1_combout ) ) ) ) # ( !\Add1~1_sumout  & ( \Add1~5_sumout  & ( (\logo_area~2_combout  & !\logo_area~1_combout ) ) ) ) # ( \Add1~1_sumout  & ( 
// !\Add1~5_sumout  & ( (\logo_area~2_combout  & !\logo_area~1_combout ) ) ) ) # ( !\Add1~1_sumout  & ( !\Add1~5_sumout  & ( (\logo_area~2_combout  & (!\logo_area~1_combout  & ((!\u2|v_cnt[9]~1_combout ) # (\Add1~9_sumout )))) ) ) )

	.dataa(!\u2|v_cnt[9]~1_combout ),
	.datab(!\logo_area~2_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\logo_area~1_combout ),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_area~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_area~3 .extended_lut = "off";
defparam \logo_area~3 .lut_mask = 64'h2300330033003300;
defparam \logo_area~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N45
cyclonev_lcell_comb \logo_area~4 (
// Equation(s):
// \logo_area~4_combout  = ( !\LessThan1~11_combout  & ( \logo_area~3_combout  & ( (!\logo_area~0_combout  & ((!\LessThan1~10_combout ) # ((!\LessThan1~6_combout  & \LessThan1~9_combout )))) ) ) )

	.dataa(!\LessThan1~6_combout ),
	.datab(!\LessThan1~9_combout ),
	.datac(!\LessThan1~10_combout ),
	.datad(!\logo_area~0_combout ),
	.datae(!\LessThan1~11_combout ),
	.dataf(!\logo_area~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logo_area~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logo_area~4 .extended_lut = "off";
defparam \logo_area~4 .lut_mask = 64'h00000000F2000000;
defparam \logo_area~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = ( \u2|h_cnt[5]~5_combout  & ( \u2|h_cnt[7]~2_combout  & ( ((!logo_x[5] & ((!logo_x[6]) # (\u2|h_cnt[6]~4_combout ))) # (logo_x[5] & (!logo_x[6] & \u2|h_cnt[6]~4_combout ))) # (logo_x[7]) ) ) ) # ( !\u2|h_cnt[5]~5_combout  & ( 
// \u2|h_cnt[7]~2_combout  & ( ((!logo_x[6] & \u2|h_cnt[6]~4_combout )) # (logo_x[7]) ) ) ) # ( \u2|h_cnt[5]~5_combout  & ( !\u2|h_cnt[7]~2_combout  & ( (logo_x[7] & ((!logo_x[5] & ((!logo_x[6]) # (\u2|h_cnt[6]~4_combout ))) # (logo_x[5] & (!logo_x[6] & 
// \u2|h_cnt[6]~4_combout )))) ) ) ) # ( !\u2|h_cnt[5]~5_combout  & ( !\u2|h_cnt[7]~2_combout  & ( (logo_x[7] & (!logo_x[6] & \u2|h_cnt[6]~4_combout )) ) ) )

	.dataa(!logo_x[7]),
	.datab(!logo_x[5]),
	.datac(!logo_x[6]),
	.datad(!\u2|h_cnt[6]~4_combout ),
	.datae(!\u2|h_cnt[5]~5_combout ),
	.dataf(!\u2|h_cnt[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~4 .extended_lut = "off";
defparam \LessThan3~4 .lut_mask = 64'h0050405455F5D5FD;
defparam \LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N51
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( !\u2|h_valid~0_combout  & ( (!logo_x[1] & (((!logo_x[0] & !\u2|x_cnt[0]~DUPLICATE_q )) # (\u2|x_cnt[1]~DUPLICATE_q ))) # (logo_x[1] & (\u2|x_cnt[1]~DUPLICATE_q  & (!logo_x[0] & !\u2|x_cnt[0]~DUPLICATE_q ))) ) )

	.dataa(!logo_x[1]),
	.datab(!\u2|x_cnt[1]~DUPLICATE_q ),
	.datac(!logo_x[0]),
	.datad(!\u2|x_cnt[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u2|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'hB222B22200000000;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N48
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( \u2|h_cnt[7]~2_combout  & ( \u2|h_cnt[5]~5_combout  & ( (!logo_x[7] & (logo_x[5] & (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) ) # ( !\u2|h_cnt[7]~2_combout  & ( \u2|h_cnt[5]~5_combout  & ( (logo_x[7] & (logo_x[5] & 
// (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) ) # ( \u2|h_cnt[7]~2_combout  & ( !\u2|h_cnt[5]~5_combout  & ( (!logo_x[7] & (!logo_x[5] & (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) ) # ( !\u2|h_cnt[7]~2_combout  & ( !\u2|h_cnt[5]~5_combout  & ( 
// (logo_x[7] & (!logo_x[5] & (!logo_x[6] $ (\u2|h_cnt[6]~4_combout )))) ) ) )

	.dataa(!logo_x[7]),
	.datab(!logo_x[5]),
	.datac(!logo_x[6]),
	.datad(!\u2|h_cnt[6]~4_combout ),
	.datae(!\u2|h_cnt[7]~2_combout ),
	.dataf(!\u2|h_cnt[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h4004800810012002;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N39
cyclonev_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = ( !\u2|h_valid~0_combout  & ( (!\u2|x_cnt[3]~DUPLICATE_q  & (!logo_x[2] & (!logo_x[3] & \u2|x_cnt[2]~DUPLICATE_q ))) # (\u2|x_cnt[3]~DUPLICATE_q  & ((!logo_x[3]) # ((!logo_x[2] & \u2|x_cnt[2]~DUPLICATE_q )))) ) )

	.dataa(!\u2|x_cnt[3]~DUPLICATE_q ),
	.datab(!logo_x[2]),
	.datac(!logo_x[3]),
	.datad(!\u2|x_cnt[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u2|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~3 .extended_lut = "off";
defparam \LessThan3~3 .lut_mask = 64'h50D450D400000000;
defparam \LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = ( \LessThan3~0_combout  & ( \LessThan3~3_combout  & ( (!logo_x[4]) # (\u2|h_cnt[4]~3_combout ) ) ) ) # ( \LessThan3~0_combout  & ( !\LessThan3~3_combout  & ( (!logo_x[4] & (((\LessThan3~1_combout  & \LessThan3~2_combout )) # 
// (\u2|h_cnt[4]~3_combout ))) # (logo_x[4] & (\LessThan3~1_combout  & (\u2|h_cnt[4]~3_combout  & \LessThan3~2_combout ))) ) ) )

	.dataa(!logo_x[4]),
	.datab(!\LessThan3~1_combout ),
	.datac(!\u2|h_cnt[4]~3_combout ),
	.datad(!\LessThan3~2_combout ),
	.datae(!\LessThan3~0_combout ),
	.dataf(!\LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~6 .extended_lut = "off";
defparam \LessThan3~6 .lut_mask = 64'h00000A2B0000AFAF;
defparam \LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_combout  = ( \LessThan3~4_combout  & ( \LessThan3~6_combout  & ( !\u2|h_cnt[8]~1_combout  $ (\Add3~13_sumout ) ) ) ) # ( !\LessThan3~4_combout  & ( \LessThan3~6_combout  & ( !\u2|h_cnt[8]~1_combout  $ (\Add3~13_sumout ) ) ) ) # ( 
// \LessThan3~4_combout  & ( !\LessThan3~6_combout  & ( !\u2|h_cnt[8]~1_combout  $ (\Add3~13_sumout ) ) ) )

	.dataa(!\u2|h_cnt[8]~1_combout ),
	.datab(gnd),
	.datac(!\Add3~13_sumout ),
	.datad(gnd),
	.datae(!\LessThan3~4_combout ),
	.dataf(!\LessThan3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~7 .extended_lut = "off";
defparam \LessThan3~7 .lut_mask = 64'h0000A5A5A5A5A5A5;
defparam \LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = ( \LessThan3~7_combout  & ( !\Add3~9_sumout  & ( (!\Add3~5_sumout  & (!\u2|h_cnt[9]~0_combout  $ (\Add3~1_sumout ))) ) ) )

	.dataa(!\u2|h_cnt[9]~0_combout ),
	.datab(gnd),
	.datac(!\Add3~1_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(!\LessThan3~7_combout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~5 .extended_lut = "off";
defparam \LessThan3~5 .lut_mask = 64'h0000A50000000000;
defparam \LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \rom_addr[13]~4 (
// Equation(s):
// \rom_addr[13]~4_combout  = ( \logo_area~4_combout  & ( \LessThan3~5_combout  & ( (\rom_addr[13]~2_combout  & !\rom_addr[13]~0_combout ) ) ) ) # ( !\logo_area~4_combout  & ( \LessThan3~5_combout  & ( (\rom_addr[13]~2_combout  & !\rom_addr[13]~0_combout ) ) 
// ) ) # ( \logo_area~4_combout  & ( !\LessThan3~5_combout  & ( (!\rom_addr[13]~2_combout  & (((\logo_area~5_combout  & \rom_addr[13]~3_combout )))) # (\rom_addr[13]~2_combout  & ((!\rom_addr[13]~0_combout ) # ((\logo_area~5_combout  & 
// \rom_addr[13]~3_combout )))) ) ) ) # ( !\logo_area~4_combout  & ( !\LessThan3~5_combout  & ( (\rom_addr[13]~2_combout  & !\rom_addr[13]~0_combout ) ) ) )

	.dataa(!\rom_addr[13]~2_combout ),
	.datab(!\rom_addr[13]~0_combout ),
	.datac(!\logo_area~5_combout ),
	.datad(!\rom_addr[13]~3_combout ),
	.datae(!\logo_area~4_combout ),
	.dataf(!\LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_addr[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_addr[13]~4 .extended_lut = "off";
defparam \rom_addr[13]~4 .lut_mask = 64'h4444444F44444444;
defparam \rom_addr[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N2
dffeas \rom_addr[0] (
	.clk(\u0|clkout~q ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[0] .is_wysiwyg = "true";
defparam \rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N3
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( rom_addr[1] ) + ( GND ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( rom_addr[1] ) + ( GND ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rom_addr[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N5
dffeas \rom_addr[1] (
	.clk(\u0|clkout~q ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[1] .is_wysiwyg = "true";
defparam \rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( rom_addr[2] ) + ( GND ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( rom_addr[2] ) + ( GND ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N8
dffeas \rom_addr[2] (
	.clk(\u0|clkout~q ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[2] .is_wysiwyg = "true";
defparam \rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N9
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( rom_addr[3] ) + ( GND ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( rom_addr[3] ) + ( GND ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rom_addr[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N11
dffeas \rom_addr[3] (
	.clk(\u0|clkout~q ),
	.d(\Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[3] .is_wysiwyg = "true";
defparam \rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( rom_addr[4] ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( rom_addr[4] ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N14
dffeas \rom_addr[4] (
	.clk(\u0|clkout~q ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[4] .is_wysiwyg = "true";
defparam \rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N15
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( rom_addr[5] ) + ( GND ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( rom_addr[5] ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N17
dffeas \rom_addr[5] (
	.clk(\u0|clkout~q ),
	.d(\Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[5] .is_wysiwyg = "true";
defparam \rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N18
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( rom_addr[6] ) + ( GND ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( rom_addr[6] ) + ( GND ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(!rom_addr[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N20
dffeas \rom_addr[6] (
	.clk(\u0|clkout~q ),
	.d(\Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[6] .is_wysiwyg = "true";
defparam \rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N21
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( rom_addr[7] ) + ( GND ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( rom_addr[7] ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N23
dffeas \rom_addr[7] (
	.clk(\u0|clkout~q ),
	.d(\Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[7] .is_wysiwyg = "true";
defparam \rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N24
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( rom_addr[8] ) + ( GND ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( rom_addr[8] ) + ( GND ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N26
dffeas \rom_addr[8] (
	.clk(\u0|clkout~q ),
	.d(\Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[8] .is_wysiwyg = "true";
defparam \rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N27
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( rom_addr[9] ) + ( GND ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( rom_addr[9] ) + ( GND ) + ( \Add4~38  ))

	.dataa(!rom_addr[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N29
dffeas \rom_addr[9] (
	.clk(\u0|clkout~q ),
	.d(\Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[9] .is_wysiwyg = "true";
defparam \rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N30
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( rom_addr[10] ) + ( GND ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( rom_addr[10] ) + ( GND ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(!rom_addr[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N32
dffeas \rom_addr[10] (
	.clk(\u0|clkout~q ),
	.d(\Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[10] .is_wysiwyg = "true";
defparam \rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N33
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( rom_addr[11] ) + ( GND ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( rom_addr[11] ) + ( GND ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N35
dffeas \rom_addr[11] (
	.clk(\u0|clkout~q ),
	.d(\Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[11] .is_wysiwyg = "true";
defparam \rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( rom_addr[12] ) + ( GND ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( rom_addr[12] ) + ( GND ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(!rom_addr[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N38
dffeas \rom_addr[12] (
	.clk(\u0|clkout~q ),
	.d(\Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[12] .is_wysiwyg = "true";
defparam \rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N39
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( rom_addr[13] ) + ( GND ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rom_addr[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N41
dffeas \rom_addr[13] (
	.clk(\u0|clkout~q ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u2|valid~combout ),
	.sload(gnd),
	.ena(\rom_addr[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[13] .is_wysiwyg = "true";
defparam \rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = rom_addr[13]

	.dataa(gnd),
	.datab(!rom_addr[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N52
dffeas \u1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\u0|clkout~q ),
	.d(\u1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \u1|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(!\u1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \u1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\u0|clkout~q ),
	.d(\u1|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "200001F8EFF9F00FE8612CEFFFFFFFFFFC0003F587F0F005E0DE193FFFFFFFFFFC000FE35FF1E007C126337FFFFFFFFFF4401FD67FC7810F8248D23FFFFFFFFFF8001FA6FFCF801E0578703FFFFFFFFFF8007F8DFF0F003E0048C87FFFFFFEFFF801FF07FE1F00380C30001FFFFFFFFFE001FE97FE3C003810C0C82FFFFFFFFFE003FD2FFF7C10782708A01FFFFFFFFFE00FFA63FCFC00703E21D21FFFFFFFF7E01FFAE1FDFA40E07D61843FFFFFFFFFE03FA4B0F0E001E01EC20C3FFFFFFFFBC03FE999B3E003C03C84181FFFFFFFFBC0FFFA6FE33047A5BB86111FFFFFFFFBC5FFD257E7E00F81F09A101FFFFFFFF3C3F73477C7C00F28D0B0001FEFFFFFF3";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "AFE76CD79D801E03C088507F5FFFFFF30FFCDAF31F801AE785B0007FAFFFFFF381FCD8D63F02746F8F0090FFA7FFFFFD8BFCEAA26600EBC75EE681FF87FFFBFDFFF9EC2C5F01D2BC3DA401FFB3FFFFFFEFFA1628E601ECFD73A021FFC3FFFDFFFFF08E280901EB5262C061FF1FFFFFFFFFE82E31D803DA2DCA00E1FF87FFFFFFF3E85E333807B7FFF156E9FFEFFFFEFFEF905E06180F6FB574511CBFFEFFFFFFDFA09E46EC0EEAE4510607DFEEFFFFFFDF61775E611ED4CC3FFF18C5CFFFFFFF9E40FD18E05DA992FF718DCDE5FFFF7F7EC0B1B180BB7FBDFF004EE105DFFFFF1D8501A38076DF03FB000792FD9FFFFF5D09016661F9AF6F79802990B93FFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "7A13F9D641E71F2D78C009CF531FFFFFF426A7AF83DEBCFAD8C0062E8E9FFFFFF44C795703BD75C49CD4065247B7FFDFE87CF93E0CBAFB4B0654C3E84013FFFFD2FFC23C1DB1BF308DFEC1335403FF7F90FE34591B674E0D0BA283CF51FFFFFFA2F8847433D698D58FCD068747FFFFFF590E68E447A933E605C823E0AFFFFFFF793CD1F4EF4B63BC04CD3AE73FFFFFFF7AF181995F830FF6470AAFED7FFFFFFFFF81A0B6F37107F443064B6927FFEFF7F02743EDE2330FF8E3426D0EBFFFDFF7A06804D2E41E0F216201D2910FFFBFFF01100B90C4AB000D140098C147FF7FDF4021170D4A8BF00F7458D07F07FEFFFFC082AE1A9C0BF007367B8CDA8BFDFFF7";
defparam \u1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "87057F5E0128D013A2B109B5BFFFFFFF060A789C27318C830259F37C61FFFFFFAF46FFA81F373F4362E91568257FFFFFF08F5F40E151DED96293CDD4DAFFBFFFFF85BF81DB55CFF271264F1EC5FFBFFFFC336E43ABBCDB0CC0A67ECFF3FFBDFFE4C6ED864BB712174002C317F3FFFFFFFA075309876723F0A46385123BFFFE7F5914831F365F7C4FE69CC230097FBDFF48216C4F421FC612A2064BF75CFFFF6F7277F796485F246FA663D7CDDC3FFFFF940D0C8C57C012F9B66F47E2FAFFBEFFAD8A9D70DDF177585A9E3B80357FFFFFBD0F1CE3553BEF506C2C18351E7F7EFFD8CC2FE999FEDFF82A2AC3FF88FFFFFF7E2CB75989E34D8842CED140F0FFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "AA7D80D0C9C654D036C990AFD0FFFFFFFC74E7394991C7C883829F175DFF3FFFF2C0173179CDF9BF1FC19BE29DFF3FFFFBC392094BC3514EB18A8F28EBFF3FFFFF4D160348BBCE28F2CDDFE735FC3FFFFE3916153CB9C9E9E0BBFE78B5FC3FFF367B1E233B29077BC0F8C9A53EFC1FFFE619E76B72F0480B21A7CB4ACBF43FFF8033D99C61E1C6B7077AC73A57F41FFF3707931465C2ED8737007F62D3B03FFF075F872C546CB213B6AA63867FA83FFFB8203618378E7C3628D3282B3FF8FFFF97BF3118071E7872A87D966B1FCFFFFFF0C71901BEFF99511F8B0C1E3709FBFF81C818B7F04F186950400EBC270DFFFF66129EDFD2651BFC5F3B8DFC479FFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "7AC087D8D1638A12FDA790059F3F7FFF89508E55C85B9589FF7F94ADFF37FFFDA8449B6DBF308FFE56DBCD917E3E7FFFC178B15F2431E0CF938A80957E5EFFFF157375FE0EF1C59201F7D39B7E1CFFFFC007247A4C77ECE793E7B685FE28BFFF7CF41722D74F707C2DD0EB0FFF9CBFFD868BF814521EB27CDC215D2CFE91FFFD41C538E225B0005E3443DBF87E623FFC731C3D9E467A101B597D2DD59ECCBFFC275E90078EDE0DE47EFE19C59FA8BFFF0A1A2001F364DF2BBE1228ADCE04BFFF63C700001FB41260186A5F75C609BFBE4B25000753CE0B4D169B5A8DF305FEBE915101000C29636FD92EFF819D00FCFF9D60000000073FFAD83212F9D403FCFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "1D00000003AF8FA4FBF46DFD9403F93F8590000000D944FE4FC584E3BD33FFBFAC80000004C44F11D2A7BEEC109FFE3F7F880000318CB2503102E427018BFE3F66C73000722D5D1BFA2334264002FE3FF1C0100098096E05F9060E224021FFFF9480180230005C03373FB8220001FFFF2C000800000815A3036F44E18001FFFF800809000080A15EC9F621708005FFFF403C0A20000171D105CC69E80004FFFF803FF0F000006DD081494700000CFFFF003BFE6000406EA0C1C52AB2601FFFFF00200000484857E140207F80001FFFFF003000000E6019B0C2560A01600FFFFF002601801C601FF20B384C01F01FFFFF002E51800DC847F30BF058DEE007FFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0C2F91C87F700CF55070C7ED4007FFFF09CF89F8B26005D1D070B1B07007FFFF0F0FFFF867F20071F210B10FD004FFFF0387FBFC7F704673EA17FCBD8005FC7F03F7FFFEFF6C4674EB33FE23A005C01F73E7FFFFFFF64672EA50FFF18006403F1FFFEFFF7F764277F85CAE630000407F7FEFFFFEFFF76677B83E4ECD000001FFFFFFFFFF7FFE2677ABF60E67800043FFFF7FFFFFFF7F2677B8430F0F800047FFFE3FFFFFFFFF3777B9FB00FF00002FFFFECFFFFFFFFFF677BA7BC07E00011FFFFC37FFFFFFFFF2B7B837FC7C0001BFFFF33FFFFFFFFFF49FB0DFF43C20031FFFF53FFFFFFFFFF28FBE3C743600007FFF686DFFFFFFFFE237BCE6D7EC00013FFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \vga_data~0 (
// Equation(s):
// \vga_data~0_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\u1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~0 .extended_lut = "off";
defparam \vga_data~0 .lut_mask = 64'h57DF57DF57DF57DF;
defparam \vga_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \vga_data[9]~1 (
// Equation(s):
// \vga_data[9]~1_combout  = ( \LessThan3~5_combout  & ( \logo_area~4_combout  & ( (!\u2|valid~combout ) # (\rst~input_o ) ) ) ) # ( !\LessThan3~5_combout  & ( \logo_area~4_combout  & ( ((!\u2|valid~combout  & !\logo_area~5_combout )) # (\rst~input_o ) ) ) ) 
// # ( \LessThan3~5_combout  & ( !\logo_area~4_combout  & ( (!\u2|valid~combout ) # (\rst~input_o ) ) ) ) # ( !\LessThan3~5_combout  & ( !\logo_area~4_combout  & ( (!\u2|valid~combout ) # (\rst~input_o ) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\u2|valid~combout ),
	.datac(!\logo_area~5_combout ),
	.datad(gnd),
	.datae(!\LessThan3~5_combout ),
	.dataf(!\logo_area~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data[9]~1 .extended_lut = "off";
defparam \vga_data[9]~1 .lut_mask = 64'hDDDDDDDDD5D5DDDD;
defparam \vga_data[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N37
dffeas \vga_data[8] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[8] .is_wysiwyg = "true";
defparam \vga_data[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "000000034001F00FE061FC0000000000000000068000F005E0DFF900000000000000000D0001E007C1A7F20000000000004000180007800F834BF000000000000000003A000F801E07FFF4000000000000000034000F003E07CFE8000000010000000078001F00380BFFC00000000000000000E0003C00381FFFC00000000000000001C0007C00783FFF800000000000000003BC00FC00702FDF8000000000080000031E01FA00E05F9F0000000000000000070F00E001E07F3F00000000000400000E8643E003C0FF7E00000000000400001D6003B007813C7E00000000000400001C7007E00F80FFFA00000000000C00003A7007C00F03FFF000000000000C";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000070F01F801E05FFE800006000000C0000E0F01F801E03FBF000002000000C0000E8D03F007C07F380000000000002000098E07E00F81FE7E6000030000402000118E07F01F02FCFA40000200000000003F0E0FE01E05F97A0000050000200000360E0F901E03FA600400000000000000FE0E1F803C0FE49FF000020000000000FC0E3F807817CF7D6F00000000100001FC0C7F80F02F9CE50180000000000003FA0C7EC0E01F3D100043800000000007F09DFE11E03E30000012630000000007E019FE05C07CE008E00AD3A00008000FC01BF80B8070C00FF80A07A20000001FC01BF80702E6000FFC0427A60000001F8017E61F45CE0807FD0023EE00000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "03F001EE41E8F802803FF00303E0000007E15BDF83C17205203FF8028EA0000007C381B70382EC3B602BF842478800200F0301FE0F85C8B4F82BFC60400C00001E0003FC1F4F90CF7001FE3353FC00801C0037F81E9E21E2F451FC00450800003A00E7F0382C47E27030F90044000000790FEFE070588FF1FA30D80210000000793FDFE0E0B91FF3FB304100C00000007AFF9F81C072FFF9B8F44000A0000000FFFFBF878890FFFBBCF82400F8001008FFDF7F0F1178FFFF1CFC007050002008FF987C1F128DFFFE1DFE326DE0004000FEF0F81A2198FFF22BFF735CA8008020BFE1F03002F80FF70BFF16E0700100003F83606004B80FFA0BFE1F8474020008";
defparam \u1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "7F06C1E200382FE09FFE9DC944000000FE0D03C4013073161FFE3D801A000000FF4A09080330C0671FFE1FD01A800000F09493101C5601651FFCBBA027004000FFB207203C4200741EDC7AE018004000FC6C9E006883044EBFDC56700D004200E2BA2D01C88801193FECDFE00D00000040F1120788D80DE11F95FFE0C50001809FC4440700C013E89FE0FDD007804200A750803F4D8019DC9FFA45C7210000909DE8207605C03BB09FFBDBF103C00000C2B041CC0A403F230FF5CFFD05004100BA9003C002317FEFC7F5F7FFC0800000821A07000A1BEFD8A3E7F7CEEF80810047281806021FDF9061BA70003F000000A1D07A86121CEDE060C03003D5000000";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "4584D10F521824C80C8A70913100000003870006620C97D98BA97F10B000C0000107F00E220667C8060F7BE05000C0000007943E220F8A6E0C81FF68E200C000000D903C2147F3F00C0A2BF5F003C0000039902A6147F5583E04037C1E03C000C07B101C65F738F83EA4D3870203E000001800142CFF1FE8FE2FBF45BC0BC000003012833EE7CC70F8062B38A80BE0003000100B3AC3E870C8A001E6E84FC000000000232261FAF000C13E846057C000B8000007100070F508FEC82CF0070000FF8F02071080717048FB667D70300000FFC7040E690010E13593F02238F60400FFF8048879B010C0805FF60A38F200009F8E82C0599A12E5402FF00708600000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00DF81D4509C00C0822EE00780C080008F2F8C51DCA418D980F6EF67C0C800028003916DE2CF110E001675F181C18000C6C6B15FCECE3D4380067C9481A10000EF0F61FF9C0E136E02773C0181E30000BF1FC1FBD0082CFF0065510001D740001C0395E34500307D215788020063400250387BD7DE00307FF1255C07016E000247C07BFECCF0005DD157DA0F819DC0034F807C41F07A1018B971242A613340035E02FFD1623E0DEFFEF0080A605740007E0AFFFF34DCDFEBB416003231FB4000BFCFFFFFD79C1FE11906002A39F6404177AFFFFFFDBE0CC5138200220CFA014197FFFFFFF87D64E59926A0EE62FF0300639FFFFFFC3F3C60D8360A162BFC0300";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "E39FFFFFFC59BE607FFC1E026BFC06C0EB8FFFFFFF24FB3E4AFDB20442CC0040D38FFFFFFFC230FFF55F8803EF6001C0B607FFFFFFCB84AFCEFED004FE7401C06AC00FFFFFF2C0F405DF4001BFFD01C0FD400FFFFFFE9DFA01BA5E03BFDE0000968007FFFFFFA4EC3DB68800FFFE00006C0007FFFFFFEFA37D37E7D07FFE0000000006FFFFFFDEDE7FE5FB20FFFA0000C00005DFFFFF8E2F7E3EF4E03FFB000080000F0FFFFF922FFE3929407FF300000004019FFFFF915FFDDC27C01FE00000001FFFFFFFFFA81F7C795E019FE00000000FFFFFFFFFE64FF8004C017FF00000001FFFFFFFFFE00E710018052FE00000001FFFFFFFFFF80FBD001004CFF80000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "001FFFFFFFFFF308BD0000128FF80000063FFFFFFFFFFA0FFD0000008FF8000007FFFFFFFFFFFF8FFC0080902FFB000007FFFFFFFFFFF98CFC00001E1FFA038007FFFFFFFFFFF98FFD0000045FFA3FE00FFFFFFFFFFFF98FFC2000063FF9BFC0FFFFFFFFFFFFFD8FFC200006FFFFBF80FFFFFFFFFFFFF98FBC0000227FFFFE00FFFFFFFFFFFFF98FBC0000407FFFBC00FFFFFFFFFFFFF98FBC0000007FFFB800FFFFFFFFFFFFF88FBD000000FFFFD000FF3FFFFFFFFFF98FBF000001FFFEE000FF0FFFFFFFFFFDCFBD000002FFFE4000FC07FFFFFFFFFBFFBD400042FFFCE000F807FFFFFFFFFDFFBC820049FFFF8000F005FFFFFFFFFDCFBD000001FFFEC000";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N39
cyclonev_lcell_comb \vga_data~2 (
// Equation(s):
// \vga_data~2_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\u1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~2 .extended_lut = "off";
defparam \vga_data~2 .lut_mask = 64'h57DF57DF57DF57DF;
defparam \vga_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N40
dffeas \vga_data[9] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[9] .is_wysiwyg = "true";
defparam \vga_data[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFF827FFBC001B1040560F7E0E000000FFF80FFF9C008810F35400EF0E000000FFF80FFF9C006012FA34041FAE000000FFF86FFF9C000375FC7000971C000000FFF26FFF9E000117FE7804080E000000FFC66FFF9E000047FF08008300000000FF84EFFF9E00C007FF38C47900000000FFE7FFFF9F00E017FFDF80B880000000FFCFEF7F9F18300FFF7E00C400000000CFFFEFFF9F3C100FFF20001A00000000FFFFFFDF9F9E020FFF00C0780000000047FFFFFF8FFF800BF701F7D0000000000070FFFF8FFF800FF704F980800000000038FBFFA7FFE00EC26D7FC1C00000000007FB7FB7FFE01FFFBE79F1C00000000001793F97FFE21BBFDE7FF8F0000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00C0782F97FFF03F7FDE7FF8600000008F0075AE1BFFE0A67F8E7018000000008000609239FFE101FFEEFA0E00000000C7C140A035FFC0407FFEFF6B00000000FF00800021FFE801FF8FEFFE00000000FF00000461FFD300FF9FEFFE000000007C00141C1AFFCF82DEAC77FC00000000703878283EFFCF800EDCA3F8000000007FC078010F0FFFA00EAE25F0000000007F807C3E0705EFE4068CDBF0000000007E02FFC0F381F210010DF7F000000000FE0AFFFF79C3201443EDFFC0000000003FCFFFFFD0C3E01EE6FDFFA0000000009FAFFFFFFBE1F03AEC7DFF20000000007FFFFFFFFFE2981A66D95CE0000000000FFFFFFFFFF0C01F27C9F6F000000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "0FFFFFFFFFF8401F8003E7F0000000000FFFFFFFFFFC0001B00267F0000000001FFFFFFFFFFE000008006FF800000000367FFFFFFFF7800000012FFC000000006D3FFFFFFFFFC0000000BFFC00000000FEBFFFFFFFFFFC000001B1FE00000000AF7FFFFFFFFFFC003C015FFE0000000013FFFFFFFFFFFFA37C001F5F00000000FFFFFFFFFFFFFFDE7C8A077F80000000BFFFFFFFFFFFFFFF7C0003DF800000007FFFFFFFFFFFFFFFFC0110FFC0000000FFFFFFFFFFFFFFFFFDCF203FC0000000FFFFFFFFFFFFFFFF7CFFDFFFC0000000FFFFFFFFFFFFFFFFF8FFCFFF60000000FFFFFFFFFFFFFFFE71FFFFFD20000000FFFFFFFFFFFFFFFC3DFFEFFCE0000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFF93DFFFFFFE0000000FFFFFFFFFFFFFFF9BDFFFFFFE0000000FFFFFFFFFFFFFFFC7CFF7FFFE0000000FFFFFFFFFFFFFFFCFCFFFFFFC0000000FFFFFFFFFFFFFFFFFDFFFFFFC0000000FFFFFFFFFFFFFFFFFCFFFFFF80000000FFFFFFFFFFFFFFFFFCFFFFFF80000000FFFFFFFFFFFFFFFFBCFFFFBF00000000FFFFFFFFFFFFFFFFBCFFFFFF00000000FFFFFFFFFFFFFFFFBCFFFFFF00000000FFFFFFFFFFFFFFFFBDFFFFFF00000000FFFFFFFFFFFFFFFFBFFFFFFF00000000FFFFFFFFFFFFFFFFBDFFFFFE00000000FFFFFFFFFFFFFFFFBCBFFFFE00000000FFFFFFFFFFFFFFFFBDFFFFFF00000000FFFDFFFFFFFFFFFFBCFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFC3FFE0FF01F9E030000000000FFFFFFF87FFF0FFA1F20060000000000FFFFFFF0FFFE1FF83E580C0000000000FFBFFFE1FFF87FF07CB40C0000000000FFFFFFC1FFF07FE1F800080000000000FFFFFFC3FFF0FFC1F830100000000000FFFFFF87FFE0FFC7F000300000000000FFFFFF0FFFC3FFC7E000200000000000FFFFFE1FFF83FF87C000400000000000FFFFFC1FFF03FF8FC000000000000000FFFFFC3FFE05FF1F8000000000000000FFFFF87FFF1FFE1F8000000000000000FFFFF07FFC1FFC3F0000000000000000FFFFE09FFC4FF87E4002000000000000FFFFE18FF81FF07E0002000000000000FFFFC18FF83FF0FC0000000000000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFF830FE07FE1F80008000000000000FFFF070FE07FE1F80030000000000000FFFF072FC0FF83F00000000000000000FFFF071F81FF07E000E6000000000000FFFE071F80FE0FC001A4000050000000FFFC0F1F01FE1F800BA0000008000000FFFC1F1F06FE1F801600400070000000FFF01F1E07FC3F002800000000000000FFF03F1C07F87E003029000000000000FFE03F3807F0FC0041AFE00000000000FFC07F3813F1FC002EFFF80000000000FF80FE201EE1F800FFFFFE1800000000FF81FE601FA3F001FFFFFF1200000000FF03FE407F47E003FFFFFF1F80000000FE03FE407F8FC01FFFFFFFBD80000000FE07FE819E0F801FFFFFFFFDC0000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FC0FFE01BE1F00FFFFFFFFFCFC000000F81FFC007C3E01FFFFFFFFFD71400000F83FFE08FC7C03FFFFFFFFBDB8700000F0FFFE01F07807FFFFFFFF9FBFF80000E1FFFC03E0F00FFFFFFFFFCCAFF80000E3FFC807E1E01FFFFFFFFFFFB9080000C5FF180FC7C03FFFFFFFFFFFB400000086F0101F8F807FFFFFFFFFFFE000000086C0201F1F08FFFFFFFFFFFFE00000008500607E3E11FFFFFFFFFFFFC0000000000040787C37FFFFFFFFFFFFC0000000000080F0F877FFFFFFFFFFFFE0000000000783E1E083FFFFFFFFEDFEF0000000000F07E7C187FFFFFFFFECFFF0000000001E0FCF8287FFF8FFFFE9DFF8000000007C1F9F0447FFFCFFFFE1FFF8000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00F83E3C00C7FFFC7FFFE3BEF800000001F0FC7800CFFFE6FFFFC3BFFC00000000B1F0F000CFFF86FFFFE33FFC0000000F63E0E003AFFF84FFFF47FFFC000000004FC0C003BFFF85FFFF877FFE000000039F0180177FFF937FFF8EFFFE0000001F7C1200377FFFF2FFFF3FFFFE0000003FF8EC00773FFE0EFFFE3CFFFE00000027E3F800FF3FE00E7FFF3DEFFE0000001F8FF000BE7FE01E7FFDBBF8FE0000000E1FC009FE3FC03F7FFC27FEFE0000000F7F8033FC3FC03C7FF83FFFFE000000477F003FFC0E8070BFE00FFFFE0000007FE400FFFC0410601FDC0FFFF0000000BFF001FFFC0020205FCE0FFFC0000000DFF801FFFC0032301F460FFC0A000000";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \vga_data~3 (
// Equation(s):
// \vga_data~3_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u1|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u1|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~3 .extended_lut = "off";
defparam \vga_data~3 .lut_mask = 64'h5D7F5D7F5D7F5D7F;
defparam \vga_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N43
dffeas \vga_data[10] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[10] .is_wysiwyg = "true";
defparam \vga_data[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFE03F89FFFFFFFFFFFFFFFFFFFFFFFF7FE07CFBFFFFFFFFFFFFFFFFFFFFFFFF9FE1FDFBFFFFFFFFFFFFFFFFFFFFFFFFFC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF37FFFFFFFFFFFFFFFFFFFFFFFFFFBFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF073FFEFFFFFFFFFFFFFFFFFFFFFFFFFF007FFF7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF3FFFFFEFFFFFFFFFFFFFFFFFFFFFFF70FFFBFFE7FFFF7FFFFFFFFFFFFFFFFF7FFFFFFFC7FFFEFFFFFFFFFFFFFFFFFF383FFFFFC3FFFFBFFFFFFFFFFFFFFFFF00FFFFFFC3FFFFFFFFFEFFFFFFFFFFFF00FFFFFF83FFFFFFFFFEFFFFFFFFFFFF83FFEBFFE1FFFFFFFFFFFFFFFFFFFFFF8FC787FFE1FFFFFFFFFFFFFFFFFFFFFF803F87FFF0FFFFFFFFFDFFFFFFFFFFFF807F83FFF8FFFFFFFFFFFFFFFFFFFFFF81FD003FFC7FFFFFFFFFFFFFFFFFFFFF01F50000FE3FFFFFFFFFFFFFFFFFFFFFC03000002F3FFFFFFFFFFFDFFFFFFFFFE0500000001FFFFFFFFFFFDFFFFFFFFFE0000000001FFFFFFFFFFF1FFFFFFFFFF0000000000FFFFFFFFFFD0FFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "F00000000007FFFFFFFFF80FFFFFFFFFF00000000003FFFFFFFFF80FFFFFFFFFE00000000001FFFFFFFFF007FFFFFFFFC980000000007FFFFFFFF003FFFFFFFF9F80000000003FFFFFFFF003FFFFFFFF0F000000000003FFFFFFF801FFFFFFFF40000000000003FFC3FFFC01FFFFFFFFC00000000000005C83FFFE20FFFFFFFF8000000000000021837FFF807FFFFFFF000000000000000083FFFF807FFFFFFF000000000000000003FEFFC03FFFFFFF00000000000000000230DFC03FFFFFFF0000000000000000830020003FFFFFFF0000000000000000070030009FFFFFFF00000000000000018E000002DFFFFFFF0000000000000003C20000031FFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0000000000000006C20000001FFFFFFF0000000000000006420000001FFFFFFF0000000000000003830000001FFFFFFF0000000000000003030000003FFFFFFF0000000000000000020000003FFFFFFF0000000000000000030000007FFFFFFF0000000000000000030000007FFFFFFF000000000000000043000040FFFFFFFF000000000000000043000000FFFFFFFF000000000000000043000000FFFFFFFF000000000000000042000000FFFFFFFF000000000000000040000000FFFFFFFF000000000000000042000001FFFFFFFF000000000000000043000001FFFFFFFF000000000000000043000000FFFFFFFF000200000000000043000000FFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FE3FFFFFFFFFFFFFFFFFFFFFFFFFFC03FC1FFFFFFFFFFFFFFFFFFFFFFFFFFC03F89FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N45
cyclonev_lcell_comb \vga_data~4 (
// Equation(s):
// \vga_data~4_combout  = ( \u1|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( ((\u1|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\u2|valid~combout 
// ) ) ) # ( !\u1|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & \u1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\u2|valid~combout ) ) )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~4 .extended_lut = "off";
defparam \vga_data~4 .lut_mask = 64'h5D5D5D5D7F7F7F7F;
defparam \vga_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N46
dffeas \vga_data[11] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[11] .is_wysiwyg = "true";
defparam \vga_data[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "01FBFC00C203FE1FF0690C00FFFFFFFF03FFE401910FFCFFE85E18007FFFFFFF03FFE002800FFF3FDD3E3A007FFFFFFF09FFC013001DFC7FF6F412004FFFFFFF03FFC026001FF8FDBD78300057FFFFFF01FD0048003FC1FFB8186C007FFFFFFF07FE0080007FC3FF8C301801CFFFFFFF0FF8019000FF8BFE108250004FFFFFFF0FF0012000EECBF92404B0024FFFFFFF0FF0027C00FD97F62620E0007FFFFFFF07A004DE03FD07F66D6158007FFFFFFD0F800C4F23BC3F749EC0C00013FFFFFF1D80087787BCCEEE7BA1C000F1FFFFFF1C0013938F79AFC9B383E800B1FFFFFF3800258B0FF0FDB3E707E00000FFFFFF3C002C881EE57FB4460FB80010FFFFDF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "20406D8819FFF9239E1FA000207FFF7F7000D9C833BC730E183FF800003FFFEF5801B72871BFC69E147F6C00007FFFEF4001ED78E3D7AC84007FAC00107FFFFF0002C971DFEF891C20FFC200107FFFFE0006D1C087DFB2604E0FD400B87FFFFF020591C387E636C09D07DA00587FFFFF000A31C39FFE64E025597E00207FFFFF001A21E607FCC8000AA31C00007FFFFF003061AC07FC904ABE17F60000FFFFFF002031A83FF9141E93B7FD9811DFFFFF2042F8983FE32A391205760220FFFFFF60C522D03FE24452FA1AD72D2B7FFFFF40820E227FC41021FE5F042C7B3FFFFF41163EC4FF892010FE9FBC8EFB7FFFFF03447E819F0A51D86D3FCA0F3CFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "06100783BE35263006BFE537AFFFFFFF05B1F727DC29C0E000DFF25176A7FFFF0947E70CBC42859006EBF968B84BFFFF028FC6513005434032E3B8D83FE3FFFF162E3E82208ACE113199FEAC3BEBFFFF22046D1CE0142188314DFC592BF3FFFF6403783CC82353D8523AFAE02EFFFFFF4F7EB2548845F3E848360665D587FFFFFDF1602110B7CFF16873D668F147FFFFFFE0686220465FF938D4D78AA027FFFFFE08C0044CCEBFFA3CD8B016E007FFFF217881081D80DFFE3CB98FC1D0F7FFFF83F7A2101B182FFF9DFE70DFF077FFFF319F2C2D3A562FF16B7E49AAB42FFFFFFE1E585B362F0F8E8BAF3C20F03FFFFFF87EB0E17DF70E7849BE6445707FFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "F1FF41B2FE5329E0DDCE2902447FFFFF03FA8463CE726C4EFF9ED482DC7FFFFF06B40047A28C17C89FBEDA5BDCFFFFFF0F6940BF65AC5CF49DFA3EE11E7FFFFF1CC260769320E0FE96FBC9A5343FFFFF22CE10E5AB4088871F7EE9700E3FFFFF4B3A52784F4238ACDBF47AE0081FFFFF05FE90118585BBC29268FBFB447FFFFFE1D17C86B0AF1DE11D0434D0EE9FFFFFE4F6983F41BF312059B7B8EF4E1FFFFF9409006759A6FF20C7B6547A669FFFFF4232A10054584C1027BEC83E147FFFFF4D95E378960223E2F5E9EC7FEB3FFFFFB9A00AC3C6C296405BF3EB1E503FFFFFC3539BE9964195602DA336ED433FFFFF532F4548869F1B003705234D537FFFFF";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "298D345082DB44803B8E6659D6FFFFFF1C38E6D17ECD2620424178D8EA7FFFFF127F57A16EB217821E17141522FFFFFF3BF492895C3D9902BCED905C1D7FFFFFFF6096735E4472198F7E0200EF7FFFFFFE09D68173064D063C1D4199CB3FFFFF16017FA16016C9043FA6167DB87FFFFF1307AEA2E1C7C564DE283DAEBAFFFFFFEB9FBCD8EBDA0768F8403A8712FFFFFFC6FDE6D4735F8A78CCFF818C48FFFFFFE8FFF6987B1BCE6C49DFB8BC06FFFFFFC555260069F18C89DFFCD56605FFFFFF78002058587186CD5287643CEBFFFFFF1D2039519461E5AEF09F76FDD3FFFFFF7E7C78F0D681E7167E2C3179F3FFFFFF99BD7ADED098E003BFD77605FBFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "C5F878DBF68877EC5069E3F973FFFFFF3E8F7276418462410429E0503FFFFFFFC3BB62ECFC897341ABD6EDBF8FFFFFFF7EA6CE5F0D481F506846780A3FFFFFFF6E8C0B7E5300386E7439AFFD7FFFFFFFFFF81FFA21825219C1CF1B5A7FFFFFFF030BBBA33EB08F93D35C14D2FFFFFFFF3974751DABC5CD83408DE2CFFFFFFFF7FC78A4D6114FFF818A176008FFFFFFFFFC64CBADB8C06F002488DE20FFFFFF7F5835BDB875B0E0F38504E293FFFFFFFFF72D4C3F51D8A12C5328CA07FFFFFFBF0E60F87DF437EA47E57BE0BBFFFFFFFF6770FAF804B9B40AED23E55FFBFFFFFF5248FC07001C9C90275B20FFFFFFFFFF3B6AFDF1026E490521FDEE0FFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "359F7CFBC371685B842BD407FFE7FFFF819F7CD90116BB41B0A27217FFF7FFFFB18F7E590457B0EE2D48E813FFFFFFFFFF4FFEF9D1B44DAEDEFF4E1BFF7FFFFF0DC71E7882F1F6E60D54EA41FFE7FFFF3FC01EF8083E6DFFF21BB655FFE7FFFF68001FDC803F02ED55005420FFF6FFFFAC000FE0003B046AED26BAC33FEBFFFF80080FCC003F80386F88DF617FFDFFFF403E1F7E007920CE778592F06F1E7FFF803FFDFE003A285F77C856E0B90B7FFF003FFFEC003E21AF75CEA6102E407FFF003FFF78005E00AF37DFD6506A405FFF001FFF30003800A72FC0045F58003FFF00101008007C40A5F513900D26019FFF0030800000FC40BFE4099005C40807FF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0620000000FEC0E2750DB010040093FF0BE00000007EE0F4F50FC000000801FF0860000000FE6067B406C0003008035F0000000000FE7066960818042000000F0000000000FE7067050C0800600000023800000000FE60540103020000000000C0000000007F707800A10200400000010000000000FFF47400A08020800000020000000000FFF20001002040000000000000000000FFF00000008000000000000080000000FFF00801000000800000E000C0000000FFF88802000001800000C001F80000003FF88800010100A000002003380000007FF89841420000A00000050D38000000FEF88841004061800004009C3A000000FC28C80100000180000000";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \vga_data~5 (
// Equation(s):
// \vga_data~5_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\u1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~5 .extended_lut = "off";
defparam \vga_data~5 .lut_mask = 64'h57DF57DF57DF57DF;
defparam \vga_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N19
dffeas \vga_data[4] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[4] .is_wysiwyg = "true";
defparam \vga_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "380BEE70E4C2246049D81FC0CFFFFFFF1C3CFEB19CC35601B3EC0FE85BFFFFFF1E780F61CCB487A2FA3C0FF533FFFFFF3FFB6B41DE323AC5F0E00FBDFEFFFFFFFFFF6FA3DE03BD1F827C09ED1EFFFFFFFFF66F41D20196AE012942E3D4FFFFFF1FFEEE61C121CF7C0113C5F8FBFFFFFF1FFFBF62C138E51C20D782FA01FFFFFFEFEFAD38C13DF21800C311FF11FFFFFFFEFDFF34C1BC7508005F807B83FFFFFFF8FFFF78D9FA311C491E8279E3FFFFFFFFDFEFE0F9F1F73CD7021FDA33FFFFFF87CFEDB8E871F6BD1F7C0BC997FFFFFFE0FFFBB1BC61F74FC56C07DFEFFFFFFF8187FB30A601F7567FE00771EFFFFFFF0673F93EA400F2E6FFF80600F7FFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "C527F92BAE00752CD0570FFCEFFFFFFFF180FF8FA3007299845F0435DFFFFFFFC3B8F7931E00610FABE38A0E7FFFFFFFF861FFA011002253EC7303FEFFFFFFFF8183EA802F002B03FC4E11FDFFFFFFFF80E7DE0403827FE6EDBA085BFFFFFFFF1F083E1D83B0BFEEF2289CD3FFFFFFFF694C7C2189E5FDFC92FABEC7FFFFFFF779F8FC16E3BFFFFC1AE8BE0FFFFFFFFF43E0BF97B7BFFFFC1FFBFA0FFFFFFF7F0623D216E88FFD047BF5EE1FFFFFFFFF8B2FB3C0C687FE17E7FBCA3FFFFFFFBF33EF07822C63F43EFEF9E0AFFFFFFFFFD3FF0507FA07F87FFEE5E56FFBFFFFFFF6F703F8FBA3F875BEFDA0EFFFFFFFFFC795020EFFC1FC65FFCBE6EFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "CB8083043D28DE3BFBD7CFFFFFE7FFFFEF008326FE22403FFA47C7E7FFF7FFFFDF0081A6FFBD8011D8076FEFFFFFFFFFB68001063FFCC900000195E3FF7FFFFF07C001877FE13210008385BFFFE7FFFF33400107FFFF9C0003A3E9A9FFE7FFFF060000237FFFFE0055B6DDFFFFF6FFFF6C00001FFFFFFFEAED375D5DBFEBFFFF00000033FFFFFFF86DED253E7FFDFFFFC0000081FFFFDF3E743F62CFAF1E7FFF80000201FFFFD7AF74B9399F390B7FFF00000013FFFFDE5F75DDA3EFEE407FFF00000087FFFFFF5F375957AF8A405FFF000000CFFFFFFF5F2B3FC7A158003FFF000FEFF7FFFFFF5C79EC77F536019FFF000F7FFFFFFFFF4FA5F66FFDF40807FF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "001FFFFFFFFFFF1DB5F24FFFF40093FF041FFFFFFFFFFF0EF5F03FFFF00801FF079FFFFFFFFFFF9FB4F93FFFF008035F07FFFFFFFFFFFF9D94F7E7FFC000000F07FFFFFFFFFFFF9F05F3F7FFE000000207FFFFFFFFFFFFAC01FCFFFFC00000003FFFFFFFFFFFFF88007EFFFF40000001FFFFFFFFFFFFFB8C007F7FBF00000002FFFFFFFFFFFFFDF800FFDFFF80000000FFFFFFFFFFFFFFF800FF7FFF80000000FF7FFFFFFFFFFFF801FFFFFF800000E0FF3FFFFFFFFFFFF803FFFFFF800000C0FE07FFFFFFFFFFF801FFFEFEA0000020FC07FFFFFFFFFFF800BFFFFEA0000005F007FFFFFFFEFFF800FFBFFF800004006007FFFFFFFC2FF800FFFFFF80000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "01FFFC034003FE1FF069FCFFFFFFFFFF03FFE406900FFCFFE8DFF8FFFFFFFFFF03FFE00D800FFF3FDDBFFBFFFFFFFFFF09FFC01D001FFC7FF7FFF1FFFFFFFFFF03FFC03A001FF8FFBFFFF7FFFFFFFFFF01FD0074003FC1FFBFDFEBFFFFFFFFFF07FE00F8007FC3FF8BFFD7FFFFFFFFFF0FF801E000FF8BFE1FFDCFFFFFFFFFFF0FF001C000FECBF93FFB8FFFFFFFFFFF0FF003A000FD97F63FDF9FFFFFFFFFFF07A0070003FD07F65F9FA7FFFFFFFFFD0F800F4003FC3FF4FF3F3FFFFFFFFFFF1D800EF007FCCFEEBC5E3FFFFFFFFFFF1C001CF00FF9AFC93C7C17FFFFFFFFFF380039F80FF0FFB2F8F81FFFFFFFFFFF3C0032F81FE57FB7F9F047FFFFFFFFDF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "200071F81FFFFF25E1E05FFFBFFFFF7F7000E1F83FBC7F0BE3C007FFDFFFFFEF5801CFF87FBFFE97E38093FFFFFFFFEF40019DB8FFD7FC9FE70053FFDFFFFFFF000339B1FFEFF92FCE003DFF8FFFFFFE00073120FFDFF25F9A002BFF97FFFFFF02067123FFE7F6BF3B0025FF8FFFFFFF000DF123FFFFE43E7CA601FFFFFFFFFF001DE127FFFFC97CF97FE3FFFFFFFFFF003FE16FFFFF92B371EFF9FFFFFFFFFF003F816FFFFF15EC6EFFFE7FFFFFFFFF207D815FFFFF29D8F205F7E3FFFFFFFF60FB035FFFFE43B1FA00F7EDFFFFFFFF40FE0FBDFFFC076FFE0034EC7FFFFFFF41EE3FFBFFF90E8CFE003CCE7FFFFFFF03BC7FFFFFFA0DB86F000E0F3FFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "07F007FFFFF49EF007800737AFFFFFFF067007DFDFE831E007C003D3F9BFFFFF0EC007FFBFC0638007C001AFFFCFFFFF0D8007BF3F808F4003C040BFFFEFFFFF1A003F7E3F815E10039800DFF817FFFF3E005EFCFE029018010C0069EB07FFFF7C039FFCF40F3018000A02F8EDFFFFFF7F7F7DF4F81F70080007067DCFFFFFFFFDFEFFE1F00EC000000396582FFFFFFFFFFFF7E3E00C00000001979A3FFFFFFFFFF7FF87C45E0000000190963FFFFFFFFE87FF0F0CB4000000419F811FFFFFFFFC0FDE1E0974000180000F931FFFFFFFCE7FDC351ACE0001C0801CE21BFFFFFF01FFB86A35870009805029C087FFFFFF07FF70817B4F007DC24068E107FFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0FFCC152F6EF01F34230628307FFFFFFFFFD86A7DFCE0D9CE040E143C7FFFFFFFFFA094FB1FC1E658040ED0FC7FFFFFFFFF413AF63F87F7F8202850303FFFFFFFFF04756CBE0CF47802383C52BFFFFFFFEA08EA597C0C74180A3B60003FFFFFFF9823F7837C28311C411A40005FFFFFF4509AA1075450AD684E9061F01FFFFFF78053880796F9EE382C7C22FE1FFFFFF508E1000B07FAF01C645F928C3FFFFFF20612018FA675C024045A78361FFFFFFB942E0BFF63F4BA1604937C011FFFFFFE5656037B43F47C1320C1B800AFFFFFF78EA04DFE4DCE240F80418301FFFFFFFA05B83F9F45DC3001C454EED41FFFFFF702F3778E48398E06F0D1FF88BFFFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N57
cyclonev_lcell_comb \vga_data~6 (
// Equation(s):
// \vga_data~6_combout  = ( \u1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( ((\u1|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\u2|valid~combout 
// ) ) ) # ( !\u1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & \u1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\u2|valid~combout ) ) )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~6 .extended_lut = "off";
defparam \vga_data~6 .lut_mask = 64'h5D5D5D5D7F7F7F7F;
defparam \vga_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N58
dffeas \vga_data[5] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[5] .is_wysiwyg = "true";
defparam \vga_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "C7F3098F18C3F3C03A8A003EC0000000E3C0F10E00C3F1C084E8000744000000E180001E50B0F84001F8000A8C000000C000043E40303C040FEC0002000000000000001C40003C087D340400000000000000003E4C001EE1FE314000C0000000E000001E5E000F03FE2BC001F8000000E000401D5E000503FF0F800280000000100042075E000307FFBF1003100000000102000B5E000707FF7F8003000000000700000746040703B61E4001800000000020101F660E07032001E0020000000000301207678E0682E000F000000000000000000E339E07000201781C000000000000000F31FE0709801E7880000000000070000133FF0219000E79F800000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "C5E0000439FF85132F8F700000000000FF80060038FF82A67B87700800000000C3B8060025FF8100540F700000000000FFE00E0024FFC250138FFC0100000000FF800A0042FFC0000387EE0200000000FFE01E00427D80001205E7A4000000007F083E01A04F40000C84632C00000000597C7C01971A02000C0601380000000847F8FC16FC000000040601F0000000007FE0FF81B8800000000601F0000000807E23FFFE0E000200000811E0000000007F2FFFFFB6400000000435C0000000403FEFFFFFFCA0000000041F20000000001FFFFFFFF9E0000000181A60040000001EFFFFFFFC60000A40005CE0000000000FFFFFFFFC30001A000012E000000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0FFFFFFFFED80004000027F0001800000F7FFFFFFFFE0000000027F0000800001F7FFFFFFFC3800000000FF800000000367FFFFFFFC3C90000002FF800800000083FFFFFFFFEF20000003FFC001800003CBFFFFFFFFFFC00020017FC001800003FFFFFFFFFFFFE0054010BFE0009000013FFFFFFFFFFFFEAEC0007DF40140000FFFFFFFFFFFFFFF86C82037F00020000BFFFFFFFFFFFFFFE740101FF90E180007FFFFFFFFFFFFFFF7481007F86F48000FFFFFFFFFFFFFFFF75CFA03FD1BF8000FFFFFFFFFFFFFFFF37DFD7FFD5BFA000FFFFFFFFFFFFFFFF2BFFC7FF47FFC000FFFFFFFFFFFFFFFC71FFF7FD29FE6000FFFFFFFFFFFFFFFC25FFFFFDEBF7F800";
defparam \u1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFF935FFFFFFEBFF6C00FFFFFFFFFFFFFFF8B5FFFFFFEFF7FE00FFFFFFFFFFFFFFFC34FFFFFFEFF7FCA0FFFFFFFFFFFFFFFC94FFFFFFDFFFFFF0FFFFFFFFFFFFFFFF05FFFFFFDFFFFFFDFFFFFFFFFFFFFFFC01FFFFFFBFFFFFFFFFFFFFFFFFFFFFF800FFFFFF3FFFFFFEFFFFFFFFFFFFFFFC00FFFFBF7FFFFFFDFFFFFFFFFFFFFFF800FFFFFF7FFFFFFFFFFFFFFFFFFFFFF800FFFFFF7FFFFFFFFFFFFFFFFFFFFFF801FFFFFF7FFFFF1FFFFFFFFFFFFFFFF803FFFFFF7FFFFF3FFFFFFFFFFFFFFFF801FFFFFE5FFFFFDFFFFFFFFFFFFFFFF800FFFFFE5FFFFFFAFFFFFFFFFFFEFFF800FFFFFF7FFFFBFFFFFFFFFFFFFC2FF800FFFFFF7FFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FE0003FC3FFC01E00F96030000000000FC001BF86FF003001720070000000000FC001FF07FF000C02240040000000000F6003FE0FFE0038008000C0000000000FC003FC1FFE007004000080000000000FE02FF83FFC03E004020100000000000F801FF07FF803C007000200000000000F007FE0FFF007401E000200000000000F00FFE1FFF013406C000400000000000F00FFC1FFF026809C000000000000000F85FF83FFC02F8098000000000000002F07FF03FFC03C00B0000000000000000E27FF00FF80330110000000000000000E3FFE00FF00650364000000000000000C7FFC007F00F004C0000000000000000C3FFC107E01A80480000000000000020";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "DFFF8207E00000D800000000400000808FFF0607C04380F00000000020000010A7FE0007804001600000000000000010BFFE0207002803600000000020000000FFFC060E001006C00000000070000001FFF80E1F00200D800200000048000000FDF80E1C001809000F00000070000000FFF00E1C00001B001C00000000000000FFE01E18000036003800000000000000FFC01E1000006C027000000000000000FFC07E100000E80C0000000000000000DF807E200000D0180DFA081C000000009F00FC200001B03005FF081200000000BF01F0400003E06001FFCB1380000000BE01C0000006C08301FFC33180000000FC0380000005818790FFF1F0C0000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "F80FF800000B060FF87FF8C850000000F80FF8002016001FF83FFC2C00400000F03FF800403C007FF83FFE1000300000F07FF800C07800BFFC3FFF0000180000E1FFC001C07041EFFC67FF0007F80000C1FF800301E08FE7FEF3FF861300000083FC000303C30FE7FFF5FD071C0000008080000B07870FF7FFF8F982200000000200001E0F0E3FFFFFFC69A7C00000000000001C1E1DFFFFFFFE6865C0000000000000783879FFFFFFFE6F69C0000000000000F0F4F3FFFFFFFE607EE0000000000001E1E9F3FFFE7FFFE06CE0000000000003C2DBC1FFFE3FFFE05DE000000000000785B780FFF07FFFC0DF7800000000000F1E7F00FF813FFF819EF8000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00003E2CFE00FE033FFF81BCF80000000000785BDE01F2121FFF03FC380000000001F0B7B003E07A7FFF0B30380000000003E04F6007807A7FFD43FCFC000000000F8096C01F004A7FDC06FADC000000011F0125803F00627FDC2FFFFC000000067C0078003D00E23FEE1FFFFE0000003AF04410023A05207F963EE0FE00000047E2C080061010017FF83FC01E0000004F01E0000E0030C13FF803D03C0000002E1EC000041863C13FF803FC9E000000363D2000080077C01FF00FFFEE000000021A600048007F808FE807FFF40000000704002018C0FE0047CC07CFE00000001FA382060841DF40438B0112800000008FD704871883B7C0204B000000000000";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \vga_data~7 (
// Equation(s):
// \vga_data~7_combout  = ( \u1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( ((\u1|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\u2|valid~combout 
// ) ) ) # ( !\u1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & \u1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\u2|valid~combout ) ) )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~7 .extended_lut = "off";
defparam \vga_data~7 .lut_mask = 64'h5D5D5D5D7F7F7F7F;
defparam \vga_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N22
dffeas \vga_data[6] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[6] .is_wysiwyg = "true";
defparam \vga_data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFEFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFF01FFFFFCFFFFFFFFFFFFFFFFFFFFFFFC21FFFFE1FFFFFFBFFFFFFFFFFFFFFFF84FFFFF81FFFFF7FFFFFFFFFFFFFFFFF09FFFFF81FFFFFF7FFFFFFFFFFFFFFFE93FFFFFB1FFFFFF7FFFFFFFFFFFFFFFDA7FFFFF81FFFFDEFFFFFFFFFFFFFFFF87FFFFFF01FFFFFEFFFFFFFFFFFFFFFFEFFFFFFE01FFFFFDFFFFFFFFFFBFFFFF7FFFFFE000FFFFFDFFFFFFFFFFBFFFFFFFFFFFC000FFFFFFFFFFFFFFFFDFFFFFFFFFFF8000FFFFFFFFFFFFFFFFCFFFDFFFFFFF8000FFFFFFFFFFFFFFFFFFFF9FFFFFFF80007FF7FFFFFFFFFFFFFFFFFFFFFF3F01803FE3FFFFFFFFFFFFFFFC7DFFFFBE20803FC0FFFFFFFFFFFFFFF8FBFFFF7C60001F80FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFCF7FFFF3C18000401FFFF3FFFFFFFFFFF0FFFFF3C08007813FFFFBFFFFFFFFFFFFFFFBF4F0001FC03FFFFFFFFFFFFFFFFFFFFBFCFC003FC13FFFFFFFFFFFFFFFFFFFFBFFFC207FE03FFFFFFFFFFFFFFFFFFFFBFFFE11FFF06BFFF3FFFFFFFFFFFFFFFBFFFF0FFFF043FFE07FFFFFFFFFFFFFFBFFFFAFFFF007FFD7FFFFFFFFFFFFFFFBFFFFCFFFF00EFFCEFFFFFFFFFFFFFFFBFFFF8FFFF807FFCFFFFFFFFFFFFFFFFBFFFF8FFFFE1FFFE7FFFFFFFFFFFFFFF9FFFF8FFFFFFFFFDFFFFFFFFFFFFFFFF9FFFF97FFFFFFFFFFFFFFFFFFFFFFFFFCFFFF8FFFFFEFFE3FFFFFFFFFFFFFFFFCFFFF8FFFFFFFFFFFFFFFFFFFF8FFFFFCFFFFDFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "3A1FFFFFC7FFFAFFFFFEFFFFFFFFFFFF007FF9FFC7FFFD7FFFFEFFFFFFFFFFFF3C47F9FFC3FFFEFFFFFEFFFFFFFFFFFF001FF1FFC3FFFDAFFFFEFFFFFFFFFFFF007FF5FF81FFFFFFFFFEFFFFFFFFFFFF001FE1FF81FFFFFFFFFEFFFFFFFFFFFF80F7C1FE41FFFFFFFFFFFFFFFFFFFFFF868383FE60FFFFFFFFFDFFFFFFFFFFFF800703E900FFFFFFFFFDFFFFFFFFFFFF801F007E407FFFFFFFFDFFFFFFFFFFFF81DC0001F07FFFFFFFFFFFFFFFFFFFFF00D00000783FFFFFFFFFFFFFFFFFFFFFC0100000031FFFFFFFFFFFDFFFFFFFFFE0000000001FFFFFFFFFFF9FFFFFFFFFE1000000001FFFFFFFFFFF1FFFFFFFFFF0000000000FFFFFFFFFFD1FFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "F00000000007FFFFFFFFF80FFFFFFFFFF08000000001FFFFFFFFF80FFFFFFFFFE080000000007FFFFFFFF007FFFFFFFFC9800000000036FFFFFFF007FFFFFFFFFF80000000000DFFFFFFF003FFFFFFFFCF000000000003FFFDFFF803FFFFFFFFC0000000000001FFABFFFC01FFFFFFFFC00000000000001513FFFE20FFFFFFFF8000000000000007937FFF80FFFFFFFF00000000000000018BFEFF807FFFFFFF00000000000000008B7EFFC07FFFFFFF00000000000000008A305FC03FFFFFFF0000000000000000C82028003FFFFFFF0000000000000000D4003800BFFFFFFF00000000000000038E000802DFFFFFFF0000000000000003DA0000021FFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000006CA0000001FFFFFFF00000000000000074A0000001FFFFFFF0000000000000003CB0000001FFFFFFF00000000000000036B0000003FFFFFFF0000000000000000FA0000003FFFFFFF0000000000000003FE0000007FFFFFFF0000000000000007FF000000FFFFFFFF0000000000000003FF000040FFFFFFFF0000000000000007FF000000FFFFFFFF0000000000000007FF000000FFFFFFFF0000000000000007FE000000FFFFFFFF0000000000000007FC000000FFFFFFFF0000000000000007FE000001FFFFFFFF0000000000000007FF000001FFFFFFFF0000000000010007FF000000FFFFFFFF000000000003D007FF000000FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N54
cyclonev_lcell_comb \vga_data~8 (
// Equation(s):
// \vga_data~8_combout  = ( \u1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\u1|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\u2|valid~combout 
// ) ) ) # ( !\u1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( ((\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & \u1|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\u2|valid~combout ) ) )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(gnd),
	.dataf(!\u1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~8 .extended_lut = "off";
defparam \vga_data~8 .lut_mask = 64'h55775577DDFFDDFF;
defparam \vga_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N55
dffeas \vga_data[7] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[7] .is_wysiwyg = "true";
defparam \vga_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "E03E28D9AFF800000FB077FC00021FFFF01A03F767F00160062037E80007FFFFF81C03FED3F000C00041CFE80019FFFFF45C0EEFF5E003002D89CFE80009FFFFF0F01BDC2DE00F002283CBF0000EFFFFD8203FBBBF409C00218793F000043BFFF1803F3FBEC0170007C787F800067FFFE3E07E6F5F0050008FFD2FF80006FF7FC0E0FC8F4D0170200BF923F80008FEFFE2013CC3BF0248001DFF53FC0000FFFFE083F9FDFE00C80822DEA7EC0000FFFFE103F33FFC41C089613F1BFF00007FFFC00CF78FF8D14800C45E3BFF0001FBFF800DE777F886C0141C7C17FE20017FFF8003EE77D107C20158B810FE0001FFFF8047CB77E2108507B9F047FF40017FFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "8065957386000687E1F057FF00009DFF00FE1EB7CC010C00E78001FF60003FFF00BE70D7C2403B01EFC090FFC0006FFF001E72871E08707E0F8041FF400077FF4028E40C0018702FBD0029FCD80077FF0479CE3B18204D9D7C202BFEAC006FFF00799E2478198936F13029FEE0007BFF10E70C3460019135EBA7E9FED0005FFF90E61E10C823377BB554C3FF000015FF23CF3C53B0026D81C1A48EFF80001FFF439F5D52D804CA020AE981DCF00013FF079EFD45D00994F6E85C887BCC001FFF0E1DF9ABC091A8FC31E3207C140007FF0E3BB18F8013602038E1F37D30000FFF1E73C30F0052D16404AB782F64800FFF18E7C3580004A21007CA37EFB90007FF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "38EFEABC410B6482AF28765C9E0000FF319EFA382292CBC7A7A66BCC0720027FFB3C586203B5B9BFFEBE5C93462000FFE6F870CCC7EA7C1DFAA83C11563C007FC4F8C0D84F56AC4FF30A26D3C414009F8BFFB1E307EC5193F4FC4F27D398013F81FCA7C60FDAA7EB7BD2E11F5900007F8621C3C8F7A907F9FBD9DC18B00001FF06034FD0FFF89F07FF9F693F1C0001FF4C379EA5D7C8FF8FBFB978150C0003FF40EF9763A9F6FF8FE7B5D4891400131F03FF37FFD97CDE4FF73FF2F69400200F6FF878CF6AE9AF4C761E6D699F0040DFFFC0F286F0B47FF280136F354300D0FF07C0C635E2F49FE977836F1D0F8020FF1F81CD5AE7DC2F86B6A033BB838008FF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "3E433EAC1CD4FC172482F65FBF03C03FFCC7FB9C20CDF0BF09A30C7C6300410FF80DFBF820E3E93D6956C1A42100180FC09BF740A5B3871C610C015EE500700F00BBE78053D70F06683CB61ECE0061EFD47F8F04A6BF6B26C09D8E1FF98063FFA4582CA04D1C83DD8169357EF680007F41087E7584427518A95C6624FAC001AF6E43918EF0508B9DC293BB2F983007DF0B13E9BC8400F600B018B04A398007FFAEF7FFC743584120382D0E1A1A0006BF1F8DAE7E51C7B59C181B3F1B628005FF161A0D18D3FDB27AC812597EE54001FB436F7B83C93507C0640C270BA68083FF471CE52981BC1CE01250BC44FBC003FF579E004885C037D02F8EFEBB0C8003FF";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "27827E70C5765390238CDF5E090003BF1B8712C1752323433C016F24350083FF0903E5E1657F1423E9066FE4FC00E1FF0A086AB975E6E78E52ED7FB9CB86E6FF07FEFFB157BB8C1E407A21F75407E3FF6FF4FEA120F9B589C33C3E463400F2FFCFACEFA128A179EBC01CE9DA028076FF2DFF8EA02C30EA8A062EC2754703FEFF4DCE3CD06E20F896074AC568E902EFFFF0FF76D09EA475871200CF73A2066FFF70A3F6F06EA03613B5E09D51F0026FFFF89DF4020C61FA76230BD7D9F083FFFF07CAF0D61AC5E976BDB001CA3803FFFFE2E8F95851022951056495C2101FFFFF8037F9F09190EA693F3E731A849FEFFF56DAE1DABD9A2DC80E80F0E4089FEFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "3006E0D3B79E591292545C00DC9FCFFF43504D7F7ECE563BA1830BA2807F8FFF6F449CE8E2CD0C0E2183B1E0E03FEFFF7D7DE2F77BC8A2AFAE77D77C683FFFFFC4F3F0580C0E0F938E0BC223807FFFFFFCA7C0F68308A7A66C18EC8F817FFFFFC4F564C16235B09E0803EB2300FFFFFF548F8F165F3134FC37DA5D3200FFFFFF790E4258D2B6C53C17BCDFF201FFFFFF3C93F5E65537D705DA13295641FFFFFF48B16F598A01BCE77100196605FFFFFFF56DFFBE5E8BDD3EDDEC3DFC13FFFFFFEC78FFFEC683B2489B945F6403FFFFFFC45BBFF802A14AB510665AC00DFFFFFFEAA7FFFEA702FAB5D890FF8007FFFFFF9CFDFFEF9094EFA4DBCE19201EFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "448DFFFFC07E8D203C427BE82E7FFFFF81D7FFFF83E904BF3D388AA00EFFFFFF2B88FFFF852A6F19CEE7B0240FFFFFFF4240EFFF8195B7421102B4243FFFFFFF1A420FFF829ED11862213A263FFFFFFF3DC01FFE4072C2500552CC221FFFFFFF54801FFEC07F7B1007EFBA223FFFFFFFE0000BFB10FF3A9E278845DCFFFFFFFF000008FED0FFF068045F2A8C3FFFFFFF8005E8FE00FFF01920F2E1281FFFFFFF800103FF80FFAC2885B7A9C65FFFFFFF0007E7FFC0FFAC58833257671FFFFFFF40069FFFE1F71F5404BF1B839FFFFFFF401FFFFFC0FC1FD8850823018FFFFFFF000FFFFFC1EC7E598F40AC024FFF7FFF001FFFDFC0E44F6E06C012DEAFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "001FFFFFE0ECCF3283C00010FFFFFFFF2F7FFFBFE4FCEFA483250002FFFFFFFF0FFFFFFFE06E2787C38F4198EFFFFFFF07FFFFFFE0C73F8040880013BFFFFFFF17FFFFFFC0C33780438000035FFFFFFB07FFFFEF80C3178062800007BFFFFFFF3FFFDFEF80439782EA010207FFFFFFFFFBFFEFFF90C393806A8000E37FFFFBFFFFFFFFF3C0E397006A82000DFFFFFF3FFFFFAFFFC0E095166E20828DFFFFFF7FFFFFFFFF80E08506EE0102CE7FFFFFFFFF3FFFFF80E00D466E0000077FFFFDFFFE0FFEFD80602EC6EFC0800F7FFFFDFFFC37F10D80622F2EE200414E7FFFFDFFF837101E002027B8608000557FFFFFFFFA37FD0580382F806140001F7FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \vga_data~9 (
// Equation(s):
// \vga_data~9_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\u1|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\u1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~9 .extended_lut = "off";
defparam \vga_data~9 .lut_mask = 64'h57DF57DF57DF57DF;
defparam \vga_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N49
dffeas \vga_data[0] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[0] .is_wysiwyg = "true";
defparam \vga_data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "CFF9A1AF59E6306049D9C03EE7000000E7FBE55E69E150208FAFE0CF6F000000F3FBE2DE39FB84231A2EE01BCF000000F1F0049E29F0DCC1B2E370061C800000F800919E29B83119F27FF41A4F0000009000909E7EF82127C20FFC85E1000000F010019E7E80B097C11F2C22FD800000F200609F7F001F9707D1408F45000000B201D2CF3F180A8F0749D487FB0000000F0090CF1F18008F335F7E08320000008F5C00EF371E010FFEFE5D2A140000000760021F279E0D4AF409E003C4000000003002CF57BE0F8FA2849002A00000000200044FC7FFCF1ECA089A1DC8000000003004CF1FFF0F3F401FF8EF6C00000070B91CC51BFFCF0EB150FFFEF0000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF201ED411FFAD3F6F8153FA6C00000032D032785DFFA6A67F881B9A60000000FFFC6A68EDFFED01DE4839EE60000000F9380C7FC2FFC2FC538CD403E000000081F01E5F83FFE4907380C3DF8000000000E01EF740FFD0009382E4FF800000001BFC7AC220CF4F00DE8B77F300000000EDC7F3D43CDECB002D00A3F600000000B8FEBF60F9093A826D1421FE0000000083738A1E08802803C48CDB5E0000000096A390489CC042EB000FF77E000000000B6F004046A821E80A05FFCC0000000033F7000121A843C6656DFFF400000000F0F40007F9C0B38AEC1BFFF000000000E5D000005C20038A66495F7000000000ED8000006F50039B2405F70000000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "750000003D26411F8401E41800000000108000007ECB0480853B48000000000030C000007F97EF0006E0780C000000007D0000007FE37F421101200000000000E24000007F8FB3084222BA0200000000C0400001BFF31E000641240000000000F68000013FFF87100659760100000000E0000004EFFFC57E26AF18A180000000800000012FFF8E3805BA07A000000000C0000001FFFF8E29204D03E040000000800000007FFFD208058E908040000000000000003FFFD20802EEF08040000000400000001FF7E00C07E65E0020000000400000003FFFE08802082C00C0000000000000003FEFC0080A409807E0008000000000203FE7F02EC6C01A0350000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000001FEFF02CC2C0000010000000200000401BFFF02E8225000010000000000000001FEFB80F828F400020000000000000001FC7B00B0188000C00000000100000003FC3B8080280000440000004000000107FC398080380000040000000000020107FC398080301000080000000000010006FC3980803800040800004000000000C3FE3988803800040800000C0000050003FE098980320800080000080000000007FE088880300000100000000000000007FE008880200000100000200000001027FE0298802C000010000020000000EF27FE228D803000000000002000000EFE1FFE028C80000000100000000000002FA7FF828C80140000100000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "003E280180000000000070FC00000000001A000700000000000030E800000000001C000E000000000001C1E800000000005C000E000000000109C3E80000000000F0001C000000000283C3F0000000000020003800000000018787F000000000018000380000000007C78FF80000000003E00070000000000FFF1FF80000000000E000A0000000200BFF3FF800000000020000DC000000001DFF7FFC00000000008001C20000000022FEFFEC00000000010003800040008061FFFFFF000000000000078000C00000C7FFFFFF0000000000000770008000009FFFFFFE2000000000000E70010002015FFFFFFE0000000000000E7002000503BFFFFFFF40000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00001C7006000607FFEFFFFF00000000000018B00C000C04FBFFFFFF40000000000070D002003809F3BFFFFFC0000000000070C01E00701FF77FFFFF400000000000E0C00000703FCEFFFFFC880000000001C0E01800403F995FFFFEA4000000000180E07801807F370FFFFE90000000000700E0600180FE76001FFED0000000000600C0C80301FCCC2B3FFF00000000000F00C3B00200F8300B73FF80000000001F21C2D80401F000167FFCF0000000001E01C5D00803D61FFF7FFBCC000000001C018BC09007BCCFE3DFFC140000000038018F80101F71C7E1CFFD300000000070030F00502FE3FBAB47EF6480000000E0035800005F8FF8CA39EFB9000000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00E002BC41009F3FF8E879FFBE0000000181023802813E3FF8666C3FF8A000000303A0620382587FF87E5F3CB9E00000060780CC0785B3FFFC7C3F8EBFF40000040700D80F0963FFFCF6270C3C040000080031E00612CFEFFFF24FCF3B6000000000E7C00C279FF7FFDDE7E7BB0000000001C3C0F0577FF7FFDEFBE5E800000000034FC0F0067F0FFF9CFFE72C00000000379E81C005FF8FFFBAEFEF3C00000000EF97038069FF8FE7B64F7F3C00000003FF370F08CBFE4FF73E6D7F9C0000006FF8780E199BFF4DF61FE0FA9F000000FFC0F00C1373FFFF4013E3975F000000FFC0C0302673FFF0F483C61D8F800000FF81C0606C93FFFB7481D35A87800000";
defparam \u1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FE0300C01B13FFE46483947CBF000000FC0702C42603FF2DE9A3CE3FE7000000F80C0D080C0FF658E91708ABE7000000C0981B10DC0BD867E10F445DE700000000B43F20B43FC047E91F359FE5000000D460FE41617FA461403E289FF2800000A225EC03CA7F0030C17A117EF380000040F63A078B3F4E16E936623BFBC000007998440FC63F1B83403C3900793000005870001F8E7F6621701D0E727A800000CE6820070D3F62027808081CFB00000006F041CE0DB8C2217812081BFB800000532082A80FC2C7C1381A407EFE4000003F8A05601DE1F3C0DC082FDBB1800000DFE01EC61DE1C3800E05B3BBBDC000008FF6758719C3B0206687E14326800000";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \vga_data~10 (
// Equation(s):
// \vga_data~10_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u1|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~10 .extended_lut = "off";
defparam \vga_data~10 .lut_mask = 64'h5D7F5D7F5D7F5D7F;
defparam \vga_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N31
dffeas \vga_data[1] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[1] .is_wysiwyg = "true";
defparam \vga_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "0003082041E7E7C03A8BC000E0FFFFFF0003F04061E3F7C088ABE00060FFFFFF0003E0C061FBFBC101EAE00040FFFFFF0000008061F0F8040DEF7000007FFFFF0000918061B83C080D37F01240FFFFFF0000908060F83FE03C37FC04E0FFFFFF0000018060803F803E27E803FC7FFFFF0000008060001F80F80FC007C4FFFFFF000010C060000B80F8B7D403F8FFFFFF000010C040000780CC7FFE0331FFFFFF000000E06000070000FE1D0393FFFFFF0000000060000F4100080003C3FFFFFF000000C070000F804080600227FFFFFF0200044070000F100801E01C07FFFFFF003004C028000F208001800E03FFFFFF70F804C028000F11000E800607FFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFE006D028000D00000F200203FFFFFFFDD006786400068000076B821FFFFFFFFFFC0E68C4000D00000741E01FFFFFFFFEF80E7FC60002FC000328001FFFFFFFFFF01E5FC200049000072C007FFFFFFF7FE01EF782000000000503007FFFFFFF7FFC7EC3C00000000007000CFFFFFFFF5DFFFFD7E300000021060009FFFFFFFF07FEFF7F0400000261120001FFFFFFFF3FF3FFFFF0800003C00200A1FFFFFFFF7EA3FFB7904000EB00020081FFFFFFFFFF6FFFFFC86801E808000003FFFFFFFF3FFFFFFFFF2803C00100006BFFFFFFFF1CFFFFFFF8200380000200EFFFFFFFFF0CFFFFFFF8600380000003EFFFFFFFFF0CFFFFFFFC200380000403EFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "847FFFFFFEDE0100040007F7FFFFFFFFE07FFFFFFF37048005382FF7FFFFFFFFC07FFFFFFFC1EF0006E01FFBFFFFFFFF80FFFFFFFFC0FF4211000FFBFFFFFFFF0DBFFFFFFF907308422005FDFFFFFFFF0FBFFFFFFFF3FE00064013FDFFFFFFFF2F7FFFFFFFFFFF10064829FEFFFFFFFF1FFFFFFFFFFFFFFE2688077F7FFFFFFFFFFFFFFFFFFFFFF8049001FF7FFFFFFFBFFFFFFFFFFFFFF9204100DFBFFFFFFF7FFFFFFFFFFFFFF80587807FFFFFFFFFFFFFFFFFFFFFFFF803EDF03FFFFFFFFFBFFFFFFFFFF7FFFC0779DFFFDFFFFFFFBFFFFFFFFFFFFF7803F7EFFFDFFFFFFFFFFFFFFFFFEFFFF803BF7FFFFFFFFFFFFFFFFFFFFFE7FFDD073FEDFFEFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFEFFFD8033FFFFFEFFFFFFFDFFFFFFFFFFFFFD8C3DAFFFFEFFFFFFFFFFFFFFFFFEFBFFC0370BFFFFFFFFFFFFFFFFFFFFFC7BFF80177FFFFDFFFFFFFEFFFFFFFFFC3BFF8037FFFFFFFFFFFFFFFFFFFFFFFC39FF8037FFFFFBFFFFFFFFFFFFFFFFFC39FF803FEFFFFFFFFFFFFFFFFFFFFFFC39FF8037FFFFF7FFFFFFFFFFFFFFFFFE39FF8037FFFFF7FFFFFFFFFFFFFFFFFE09FE803DF7FFF7FFFFFFFFFFFFFFFFFE08FF803FFFFFFFFFFFFFFFFFFFFFFFFE00FF803FFFFFFFFFFFFFFFFFFFFFFFFE02FF8033FFFFFFFFFFFFFFFFFFFFFFFE22FF803FFFFFEFFFFFFFFFFFFFFFFFFE02FF800FFFFFFFFFFFFFFFFFFFFFFFFF82FF801BFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFC1D7FE7FFFFFFFFFFF8F03FFFFFFFFFFE5FFF8FFFFFFFFFFFFCF17FFFFFFFFFFE3FFF1FFFFFFFFFFFE3E17FFFFFFFFFFA3FFF1FFFFFFFFFEF63C17FFFFFFFFFF0FFFE3FFFFFFFFFD7C3C0FFFFFFFFFFFDFFFC7FFFFFFFFFE78780FFFFFFFFFFE7FFFC7FFFFFFFFF8387007FFFFFFFFFC1FFF8FFFFFFFFFF000E007FFFFFFFFFF1FFF5FFFFFFFDFF400C007FFFFFFFFFDFFFF3FFFFFFFFFE2008003FFFFFFFFFF7FFE3FFFFFFFFFDD010013FFFFFFFFFEFFFC7FFFBFFF7F9E000000FFFFFFFFFFFFF87FFF3FFFFF38000000FFFFFFFFFFFFF88FFF7FFFFF60000001DFFFFFFFFFFFF18FFEFFFDFEA0000001FFFFFFFFFFFFF18FFDFFFAFC40000000BFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFE38FF9FFF9F800000000FFFFFFFFFFFFE74FF3FFF3FB00000000BFFFFFFFFFFF8F2FFDFFC7F6000000003FFFFFFFFFFF8F3FE1FF8FE000000000BFFFFFFFFFFF1F3FFFFF8FC00000000377FFFFFFFFFE3F1FE7FFBFC0000000015BFFFFFFFFFE7F1F87FE7F80070000017FFFFFFFFFF8FF1F9FFE7F001E0000012FFFFFFFFFF9FF3F37FCFE003C000000FFFFFFFFFFF0FF3C4FFDFE00700000007FFFFFFFFFE0FE3D27FBFC00000000030FFFFFFFFFE1FE3A2FF7F8160000000433FFFFFFFFE3FE743F6FF03C001C0003EBFFFFFFFFC7FE707FEFE070001E0002CFFFFFFFFF8FFCF0FFAFC1E0005480109B7FFFFFFF1FFCA7FFFF83800035C01046FFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FF1FFD43BEFF07000017800041FFFFFFFE7FFDC7FD7E0E0000199000005FFFFFFCFFFF9DFC7C18000001A000001FFFFFF9FFFF33F87830000003C000000BFFFFFBFFFF27F0F060000001D80003FBFFFFF7FFCE1FF9E0C0000001B0000307FFFFFFFF183FF3C380000020180008FFFFFFFFFE3C3F0F8700000020000207FFFFFFFFFCB03F0F0E00F000600000C3FFFFFFFFC8617E3E1C007000440000C3FFFFFFFF1068FC7C58007018482000C3FFFFFFFC00C8F0F0B801B008C0000063FFFFFF900787F1E97800B209E0000460FFFFFF003F0FF3D2F000003FEC0348A0FFFFFF003F3FCFA5F000000B7C06C2707FFFFF007E3F9F6B9000030B7E1284787FFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "01FCFF3E171000071B7C15C040FFFFFF03F8FC783E000033165C0DC018FFFFFF07F3F0F03C00006216E80B9018FFFFFF3F67E0E0FC04007A1EF003A018FFFFFFFF4FC0C0F400004A16C032E018FFFFFF2B9F0181E00020423FC027600C7FFFFF5FFE1303C80000E23E840E810C7FFFFF3FF9C407880041E016805EC0043FFFFF47E7F80FC00014613FC006C006CFFFFF478FF01F800079C10FE00582047FFFFFE01FC00701007FC107F00BE004FFFFFF30BF804E0180FFC007E207E4047FFFFF101F008803C0FF8087FA478100BFFFFF0004010001E1FF8043C42004407FFFFF4000060001E1DFC0418BB0003C3FFFFF0006040001C39FC020C9E003257FFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N33
cyclonev_lcell_comb \vga_data~11 (
// Equation(s):
// \vga_data~11_combout  = ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\u1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\u1|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\u2|valid~combout )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\u1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~11 .extended_lut = "off";
defparam \vga_data~11 .lut_mask = 64'h5D7F5D7F5D7F5D7F;
defparam \vga_data~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N34
dffeas \vga_data[2] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[2] .is_wysiwyg = "true";
defparam \vga_data[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF607FFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0FFFFFFFFFFCFFFFFFFFFFFFFFFFFFD80FFFFFFFFFF9FFFFFFFFFFFFFFFFFF906FFFFCFFFFEDFFFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFE0EFFFF8FFFFEBBFFFFFFFFFFFFFFFFFC1FFFFC0FFFFF3BFFFFFFFFFFFFFFFFFC3FFFF81FFFFF77FFFFFFFFFFFFFFFFF03FFFF81FFFFFF7FFFFFFFFFFFFFFFFF0BFFFFB1FFFFCF7FFFFFFFFFFFFFFFFE1FFFDF81FFFFDEFFFFFFFFFFFFFFFFFC37FFFF01FFFFFEFFFFFFFFFFFFFFFFF877FFBE01FFFFBDFFFFFFFFFFBFFFFFF03FFFE000FFFFFDFFFFFFFFFFBFFFFFE07FFF8000FFFFFBFDFFFFFFFF1FFFFFF8FEFF8000FFFFF7FFFFFFFFFFCF7FFFB1FE7F0000FFFDFFFFFFFFFFFFEFFFFF77FC3F00007FE5BFFFFFFFFFFFFFFFFEFFFE1E00003FE3DFFFFFFFFFFFBFFFF9FFFE1E20003FC04FFFC3FFFFFFFFF9FBFFFE3C60001F001FFCDBFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \u1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|clkout~q ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../flying.mif";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "logo_rom:u1|altsyncram:altsyncram_component|altsyncram_5pf1:auto_generated|ALTSYNCRAM";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFCF7DFBE18180004003FFF1FFFFFFFFFFC0FBF9E1C080070501FFF9FFFFFFFFFFC1F3F9E040000FC111FFFBFFFFFFFFFFFFF7F9E0F0003FC108FFFFFFFFFFFFFFF6E7F9E47C207FE000FEDBFFFFFFFFFFF6F7F9F07C01FFF0003FB1FFFFFFFFFFFFE7F9F7FC07FFF0017FC03FFFFFFFFFFFF7F9FFFE07FFF003FF83BFFFFFFFFFFEF3F9FFFF47FFF002BFC07FFFFFFFFFFEF3FBFFFF87FFF8001FCCFFFFFFFFFFFFF1F9FFFF8FFFF01E2FC6FFFFFFFFFFFFFFF9FFFF0BFFFF7FFFC3FFFFFFFFFFFFF3F8FFFF07FFF7FFFFDDFFFFFFFFDFFFBBF8FFFF0EFF7FE7FE3FFFFFFFFFFCFFB3FC7FFF0DFFFFE7FF1FFFFFFFF8F07FB3FC7FFF0FFFFFF7FF9FFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "001FF92FC7FFF2FFFFFEFFFDFFFFFFFF002FF98783FFF97FFFFEF47DFFFFFFFF0003F19703FFF2FFFFFEFE1FFFFFFFFF0007F18001FFFD03FFFEFFFFFFFFFFFF000FE1A001FFFB6FFFFEFFFFFFFFFFFF801FE10801FFFFFFFFFEFFFFFFFFFFFF8003813C01FFFFFFFFFCFFFFFFFFFFFF8200002800FFFFFFDEFDFFFFFFFFFFFFC001008000FFFFFD9EEDFFFFFFFFFFFFC00C0000007FFFFC3FFDFFFFFFFFFFFF815C0000603FFF14FFFDFFFFFFFFFFFF009000003017FE17F7FFFFFFFFFFFFFFC00000000017FC3FFEFFFF9FFFFFFFFFE3000000001FFC7FFFFDFF1FFFFFFFFFF3000000001FFC7FFFFFFC1FFFFFFFFFF3000000000FFC7FFFFBFC1FFFFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FB8000000001FEFFFBFFF80FFFFFFFFFFF8000000000FB7FFAC7F00FFFFFFFFFFF800000000010FFF91FE007FFFFFFFFFF800000000000BDEEFFF007FFFFFFFFFF80000000600CF7BDDFF003FFFFFFFFFF000000000C01FFF9BFF803FFFFFFFFC0000000000000EFF9B7DC01FFFFFFFFC000000000000001D977FE00FFFFFFFF8000000000000007FB6FFF00FFFFFFFF0000000000000006DFBEFF807FFFFFFF0000000000000007FA787FC03FFFFFFF0000000000000007FC100FC03FFFFFFF0000000000080003F80020003FFFFFFF0000000000000007FC0010003FFFFFFF0000000000100007FC0000001FFFFFFF0000000000180003F80000001FFFFFFF";
defparam \u1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000100007FC0000001FFFFFFF00000000000000077C0000001FFFFFFF0000000000104003FC0000001FFFFFFF0000000000384007FE0000003FFFFFFF00000000003C4007FC0000003FFFFFFF00000000003C6007FC0000007FFFFFFF00000000003C6007FC0000007FFFFFFF00000000003C6007FC000000FFFFFFFF00000000001C6007FC000000FFFFFFFF00000000001F6007FC000000FFFFFFFF00000000001F7007FC000000FFFFFFFF00000000001FF007FC000000FFFFFFFF00000000001FD007FC000000FFFFFFFF00000000001DD007FC000001FFFFFFFF00000000001FD007FF000000FFFFFFFF000000000007D007FE000000FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N51
cyclonev_lcell_comb \vga_data~12 (
// Equation(s):
// \vga_data~12_combout  = ( \u1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( ((!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\u1|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (\u2|valid~combout ) ) ) # ( !\u1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( ((\u1|altsyncram_component|auto_generated|out_address_reg_a [0] & \u1|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (\u2|valid~combout ) ) )

	.dataa(!\u2|valid~combout ),
	.datab(!\u1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\u1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_data~12 .extended_lut = "off";
defparam \vga_data~12 .lut_mask = 64'h57575757DFDFDFDF;
defparam \vga_data~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N53
dffeas \vga_data[3] (
	.clk(\u0|clkout~q ),
	.d(\vga_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_data[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vga_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_data[3] .is_wysiwyg = "true";
defparam \vga_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
