ARM GAS  /tmp/ccdN7cBB.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"lv_printf.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text._out_buffer,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	_out_buffer:
  24              	.LVL0:
  25              	.LFB0:
  26              		.file 1 "Middlewares/lvgl/src/misc/lv_printf.c"
   1:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
   2:Middlewares/lvgl/src/misc/lv_printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Middlewares/lvgl/src/misc/lv_printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Middlewares/lvgl/src/misc/lv_printf.c **** //
   5:Middlewares/lvgl/src/misc/lv_printf.c **** // \license The MIT License (MIT)
   6:Middlewares/lvgl/src/misc/lv_printf.c **** //
   7:Middlewares/lvgl/src/misc/lv_printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Middlewares/lvgl/src/misc/lv_printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Middlewares/lvgl/src/misc/lv_printf.c **** // in the Software without restriction, including without limitation the rights
  10:Middlewares/lvgl/src/misc/lv_printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Middlewares/lvgl/src/misc/lv_printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Middlewares/lvgl/src/misc/lv_printf.c **** // furnished to do so, subject to the following conditions:
  13:Middlewares/lvgl/src/misc/lv_printf.c **** //
  14:Middlewares/lvgl/src/misc/lv_printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Middlewares/lvgl/src/misc/lv_printf.c **** // all copies or substantial portions of the Software.
  16:Middlewares/lvgl/src/misc/lv_printf.c **** //
  17:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Middlewares/lvgl/src/misc/lv_printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Middlewares/lvgl/src/misc/lv_printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Middlewares/lvgl/src/misc/lv_printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Middlewares/lvgl/src/misc/lv_printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Middlewares/lvgl/src/misc/lv_printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE.
  24:Middlewares/lvgl/src/misc/lv_printf.c **** //
  25:Middlewares/lvgl/src/misc/lv_printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Middlewares/lvgl/src/misc/lv_printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Middlewares/lvgl/src/misc/lv_printf.c **** //        safe and reentrant!
  28:Middlewares/lvgl/src/misc/lv_printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Middlewares/lvgl/src/misc/lv_printf.c **** //        malloc for printf (and may not be thread safe).
  30:Middlewares/lvgl/src/misc/lv_printf.c **** //
  31:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  32:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/ccdN7cBB.s 			page 2


  33:Middlewares/lvgl/src/misc/lv_printf.c **** /*Original repository: https://github.com/mpaland/printf*/
  34:Middlewares/lvgl/src/misc/lv_printf.c **** 
  35:Middlewares/lvgl/src/misc/lv_printf.c **** #include "lv_printf.h"
  36:Middlewares/lvgl/src/misc/lv_printf.c **** 
  37:Middlewares/lvgl/src/misc/lv_printf.c **** #if LV_SPRINTF_CUSTOM == 0
  38:Middlewares/lvgl/src/misc/lv_printf.c **** 
  39:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdbool.h>
  40:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdint.h>
  41:Middlewares/lvgl/src/misc/lv_printf.c **** 
  42:Middlewares/lvgl/src/misc/lv_printf.c **** #define PRINTF_DISABLE_SUPPORT_FLOAT    (!LV_SPRINTF_USE_FLOAT)
  43:Middlewares/lvgl/src/misc/lv_printf.c **** 
  44:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  45:Middlewares/lvgl/src/misc/lv_printf.c **** // numeric number including padded zeros (dynamically created on stack)
  46:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  47:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  48:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_NTOA_BUFFER_SIZE    32U
  49:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_printf.c **** 
  51:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  52:Middlewares/lvgl/src/misc/lv_printf.c **** // float number including padded zeros (dynamically created on stack)
  53:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  54:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  55:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_FTOA_BUFFER_SIZE    32U
  56:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  57:Middlewares/lvgl/src/misc/lv_printf.c **** 
  58:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the floating point type (%f)
  59:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  60:Middlewares/lvgl/src/misc/lv_printf.c **** #if !PRINTF_DISABLE_SUPPORT_FLOAT
  61:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_FLOAT
  62:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  63:Middlewares/lvgl/src/misc/lv_printf.c **** 
  64:Middlewares/lvgl/src/misc/lv_printf.c **** // support for exponential floating point notation (%e/%g)
  65:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  66:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  67:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_EXPONENTIAL
  68:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  69:Middlewares/lvgl/src/misc/lv_printf.c **** 
  70:Middlewares/lvgl/src/misc/lv_printf.c **** // define the default floating point precision
  71:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 6 digits
  72:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  73:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_DEFAULT_FLOAT_PRECISION 6U
  74:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  75:Middlewares/lvgl/src/misc/lv_printf.c **** 
  76:Middlewares/lvgl/src/misc/lv_printf.c **** // define the largest float suitable to print with %f
  77:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 1e9
  78:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_MAX_FLOAT
  79:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_MAX_FLOAT 1e9
  80:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  81:Middlewares/lvgl/src/misc/lv_printf.c **** 
  82:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the long long types (%llu or %p)
  83:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  84:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  85:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_LONG_LONG
  86:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  87:Middlewares/lvgl/src/misc/lv_printf.c **** 
  88:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the ptrdiff_t type (%t)
  89:Middlewares/lvgl/src/misc/lv_printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
ARM GAS  /tmp/ccdN7cBB.s 			page 3


  90:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  91:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  92:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_PTRDIFF_T
  93:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  94:Middlewares/lvgl/src/misc/lv_printf.c **** 
  95:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  96:Middlewares/lvgl/src/misc/lv_printf.c **** 
  97:Middlewares/lvgl/src/misc/lv_printf.c **** // internal flag definitions
  98:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
  99:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 100:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 101:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 102:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_HASH      (1U <<  4U)
 103:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 104:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 105:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 106:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG      (1U <<  8U)
 107:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 108:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PRECISION (1U << 10U)
 109:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 110:Middlewares/lvgl/src/misc/lv_printf.c **** 
 111:Middlewares/lvgl/src/misc/lv_printf.c **** // import float.h for DBL_MAX
 112:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 113:Middlewares/lvgl/src/misc/lv_printf.c ****     #include <float.h>
 114:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 115:Middlewares/lvgl/src/misc/lv_printf.c **** 
 116:Middlewares/lvgl/src/misc/lv_printf.c **** // output function type
 117:Middlewares/lvgl/src/misc/lv_printf.c **** typedef void (*out_fct_type)(char character, void * buffer, size_t idx, size_t maxlen);
 118:Middlewares/lvgl/src/misc/lv_printf.c **** 
 119:Middlewares/lvgl/src/misc/lv_printf.c **** // wrapper (used as buffer) for output function type
 120:Middlewares/lvgl/src/misc/lv_printf.c **** typedef struct {
 121:Middlewares/lvgl/src/misc/lv_printf.c ****     void (*fct)(char character, void * arg);
 122:Middlewares/lvgl/src/misc/lv_printf.c ****     void * arg;
 123:Middlewares/lvgl/src/misc/lv_printf.c **** } out_fct_wrap_type;
 124:Middlewares/lvgl/src/misc/lv_printf.c **** 
 125:Middlewares/lvgl/src/misc/lv_printf.c **** // internal buffer output
 126:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_buffer(char character, void * buffer, size_t idx, size_t maxlen)
 127:Middlewares/lvgl/src/misc/lv_printf.c **** {
  27              		.loc 1 127 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 128:Middlewares/lvgl/src/misc/lv_printf.c ****     if(idx < maxlen) {
  32              		.loc 1 128 5 view .LVU1
  33              		.loc 1 128 7 is_stmt 0 view .LVU2
  34 0000 9A42     		cmp	r2, r3
  35 0002 00D2     		bcs	.L1
 129:Middlewares/lvgl/src/misc/lv_printf.c ****         ((char *)buffer)[idx] = character;
  36              		.loc 1 129 9 is_stmt 1 view .LVU3
  37              		.loc 1 129 31 is_stmt 0 view .LVU4
  38 0004 8854     		strb	r0, [r1, r2]
  39              	.L1:
 130:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 131:Middlewares/lvgl/src/misc/lv_printf.c **** }
  40              		.loc 1 131 1 view .LVU5
  41 0006 7047     		bx	lr
ARM GAS  /tmp/ccdN7cBB.s 			page 4


  42              		.cfi_endproc
  43              	.LFE0:
  45              		.section	.text._out_null,"ax",%progbits
  46              		.align	1
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  50              		.fpu softvfp
  52              	_out_null:
  53              	.LVL1:
  54              	.LFB1:
 132:Middlewares/lvgl/src/misc/lv_printf.c **** 
 133:Middlewares/lvgl/src/misc/lv_printf.c **** // internal null output
 134:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_null(char character, void * buffer, size_t idx, size_t maxlen)
 135:Middlewares/lvgl/src/misc/lv_printf.c **** {
  55              		.loc 1 135 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
 136:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)character;
  60              		.loc 1 136 5 view .LVU7
 137:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)buffer;
  61              		.loc 1 137 5 view .LVU8
 138:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)idx;
  62              		.loc 1 138 5 view .LVU9
 139:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)maxlen;
  63              		.loc 1 139 5 view .LVU10
 140:Middlewares/lvgl/src/misc/lv_printf.c **** }
  64              		.loc 1 140 1 is_stmt 0 view .LVU11
  65 0000 7047     		bx	lr
  66              		.cfi_endproc
  67              	.LFE1:
  69              		.section	.text._atoi,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  74              		.fpu softvfp
  76              	_atoi:
  77              	.LVL2:
  78              	.LFB4:
 141:Middlewares/lvgl/src/misc/lv_printf.c **** 
 142:Middlewares/lvgl/src/misc/lv_printf.c **** // internal secure strlen
 143:Middlewares/lvgl/src/misc/lv_printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 144:Middlewares/lvgl/src/misc/lv_printf.c **** static inline unsigned int _strnlen_s(const char * str, size_t maxsize)
 145:Middlewares/lvgl/src/misc/lv_printf.c **** {
 146:Middlewares/lvgl/src/misc/lv_printf.c ****     const char * s;
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     for(s = str; *s && maxsize--; ++s);
 148:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 149:Middlewares/lvgl/src/misc/lv_printf.c **** }
 150:Middlewares/lvgl/src/misc/lv_printf.c **** 
 151:Middlewares/lvgl/src/misc/lv_printf.c **** // internal test if char is a digit (0-9)
 152:Middlewares/lvgl/src/misc/lv_printf.c **** // \return true if char is a digit
 153:Middlewares/lvgl/src/misc/lv_printf.c **** static inline bool _is_digit(char ch)
 154:Middlewares/lvgl/src/misc/lv_printf.c **** {
 155:Middlewares/lvgl/src/misc/lv_printf.c ****     return (ch >= '0') && (ch <= '9');
ARM GAS  /tmp/ccdN7cBB.s 			page 5


 156:Middlewares/lvgl/src/misc/lv_printf.c **** }
 157:Middlewares/lvgl/src/misc/lv_printf.c **** 
 158:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ASCII string to unsigned int conversion
 159:Middlewares/lvgl/src/misc/lv_printf.c **** static unsigned int _atoi(const char ** str)
 160:Middlewares/lvgl/src/misc/lv_printf.c **** {
  79              		.loc 1 160 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84              		.loc 1 160 1 is_stmt 0 view .LVU13
  85 0000 0146     		mov	r1, r0
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  86              		.loc 1 161 5 is_stmt 1 view .LVU14
  87              	.LVL3:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
  88              		.loc 1 162 5 view .LVU15
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  89              		.loc 1 161 18 is_stmt 0 view .LVU16
  90 0002 0020     		movs	r0, #0
  91              	.LVL4:
  92              		.loc 1 162 10 view .LVU17
  93 0004 07E0     		b	.L5
  94              	.LVL5:
  95              	.L6:
 163:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
  96              		.loc 1 163 9 is_stmt 1 view .LVU18
  97              		.loc 1 163 15 is_stmt 0 view .LVU19
  98 0006 00EB8000 		add	r0, r0, r0, lsl #2
  99              	.LVL6:
 100              		.loc 1 163 46 view .LVU20
 101 000a 531C     		adds	r3, r2, #1
 102 000c 0B60     		str	r3, [r1]
 103              		.loc 1 163 38 view .LVU21
 104 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 105              		.loc 1 163 21 view .LVU22
 106 0010 03EB4000 		add	r0, r3, r0, lsl #1
 107              		.loc 1 163 11 view .LVU23
 108 0014 3038     		subs	r0, r0, #48
 109              	.LVL7:
 110              	.L5:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 111              		.loc 1 162 10 is_stmt 1 view .LVU24
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 112              		.loc 1 162 22 is_stmt 0 view .LVU25
 113 0016 0A68     		ldr	r2, [r1]
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 114              		.loc 1 162 11 view .LVU26
 115 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 116              	.LVL8:
 117              	.LBB19:
 118              	.LBI19:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 119              		.loc 1 153 20 is_stmt 1 view .LVU27
 120              	.LBB20:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 121              		.loc 1 155 5 view .LVU28
ARM GAS  /tmp/ccdN7cBB.s 			page 6


 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 122              		.loc 1 155 24 is_stmt 0 view .LVU29
 123 001a 303B     		subs	r3, r3, #48
 124              	.LVL9:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 125              		.loc 1 155 24 view .LVU30
 126 001c DBB2     		uxtb	r3, r3
 127              	.LVL10:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 128              		.loc 1 155 24 view .LVU31
 129              	.LBE20:
 130              	.LBE19:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
 131              		.loc 1 162 10 view .LVU32
 132 001e 092B     		cmp	r3, #9
 133 0020 F1D9     		bls	.L6
 164:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 165:Middlewares/lvgl/src/misc/lv_printf.c ****     return i;
 134              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Middlewares/lvgl/src/misc/lv_printf.c **** }
 135              		.loc 1 166 1 is_stmt 0 view .LVU34
 136 0022 7047     		bx	lr
 137              		.cfi_endproc
 138              	.LFE4:
 140              		.section	.text._out_rev,"ax",%progbits
 141              		.align	1
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	_out_rev:
 148              	.LVL11:
 149              	.LFB5:
 167:Middlewares/lvgl/src/misc/lv_printf.c **** 
 168:Middlewares/lvgl/src/misc/lv_printf.c **** // output the specified string in reverse, taking care of any zero-padding
 169:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _out_rev(out_fct_type out, char * buffer, size_t idx, size_t maxlen, const char * buf
 170:Middlewares/lvgl/src/misc/lv_printf.c ****                        unsigned int width, unsigned int flags)
 171:Middlewares/lvgl/src/misc/lv_printf.c **** {
 150              		.loc 1 171 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 16, pretend = 0, frame = 8
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		.loc 1 171 1 is_stmt 0 view .LVU36
 155 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 156              	.LCFI0:
 157              		.cfi_def_cfa_offset 36
 158              		.cfi_offset 4, -36
 159              		.cfi_offset 5, -32
 160              		.cfi_offset 6, -28
 161              		.cfi_offset 7, -24
 162              		.cfi_offset 8, -20
 163              		.cfi_offset 9, -16
 164              		.cfi_offset 10, -12
 165              		.cfi_offset 11, -8
 166              		.cfi_offset 14, -4
 167 0004 83B0     		sub	sp, sp, #12
 168              	.LCFI1:
ARM GAS  /tmp/ccdN7cBB.s 			page 7


 169              		.cfi_def_cfa_offset 48
 170 0006 0546     		mov	r5, r0
 171 0008 0E46     		mov	r6, r1
 172 000a 9346     		mov	fp, r2
 173 000c 1F46     		mov	r7, r3
 174 000e DDF830A0 		ldr	r10, [sp, #48]
 175 0012 0D9C     		ldr	r4, [sp, #52]
 176 0014 DDF83890 		ldr	r9, [sp, #56]
 172:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 177              		.loc 1 172 5 is_stmt 1 view .LVU37
 178              	.LVL12:
 173:Middlewares/lvgl/src/misc/lv_printf.c **** 
 174:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad spaces up to given width
 175:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 179              		.loc 1 175 5 view .LVU38
 180              		.loc 1 175 7 is_stmt 0 view .LVU39
 181 0018 0F9B     		ldr	r3, [sp, #60]
 182              	.LVL13:
 183              		.loc 1 175 7 view .LVU40
 184 001a 13F0030F 		tst	r3, #3
 185 001e 19D1     		bne	.L9
 186              	.LBB21:
 176:Middlewares/lvgl/src/misc/lv_printf.c ****         size_t i;
 177:Middlewares/lvgl/src/misc/lv_printf.c ****         for(i = len; i < width; i++) {
 187              		.loc 1 177 15 view .LVU41
 188 0020 A046     		mov	r8, r4
 189              	.LBE21:
 190 0022 0192     		str	r2, [sp, #4]
 191              	.LVL14:
 192              	.L8:
 193              	.LBB22:
 194              		.loc 1 177 22 is_stmt 1 discriminator 1 view .LVU42
 195              		.loc 1 177 9 is_stmt 0 discriminator 1 view .LVU43
 196 0024 C845     		cmp	r8, r9
 197 0026 09D2     		bcs	.L19
 178:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 198              		.loc 1 178 13 is_stmt 1 discriminator 3 view .LVU44
 199 0028 02F1010B 		add	fp, r2, #1
 200              	.LVL15:
 201              		.loc 1 178 13 is_stmt 0 discriminator 3 view .LVU45
 202 002c 3B46     		mov	r3, r7
 203 002e 3146     		mov	r1, r6
 204 0030 2020     		movs	r0, #32
 205 0032 A847     		blx	r5
 206              	.LVL16:
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 207              		.loc 1 177 33 is_stmt 1 discriminator 3 view .LVU46
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 208              		.loc 1 177 34 is_stmt 0 discriminator 3 view .LVU47
 209 0034 08F10108 		add	r8, r8, #1
 210              	.LVL17:
 211              		.loc 1 178 13 discriminator 3 view .LVU48
 212 0038 5A46     		mov	r2, fp
 213 003a F3E7     		b	.L8
 214              	.LVL18:
 215              	.L19:
 216              		.loc 1 178 13 discriminator 3 view .LVU49
ARM GAS  /tmp/ccdN7cBB.s 			page 8


 217 003c DDF804B0 		ldr	fp, [sp, #4]
 218 0040 08E0     		b	.L9
 219              	.LVL19:
 220              	.L12:
 221              		.loc 1 178 13 discriminator 3 view .LVU50
 222              	.LBE22:
 179:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 180:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 181:Middlewares/lvgl/src/misc/lv_printf.c **** 
 182:Middlewares/lvgl/src/misc/lv_printf.c ****     // reverse string
 183:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len) {
 184:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 223              		.loc 1 184 9 is_stmt 1 view .LVU51
 224 0042 013C     		subs	r4, r4, #1
 225              	.LVL20:
 226              		.loc 1 184 9 is_stmt 0 view .LVU52
 227 0044 02F10108 		add	r8, r2, #1
 228              	.LVL21:
 229              		.loc 1 184 9 view .LVU53
 230 0048 3B46     		mov	r3, r7
 231 004a 3146     		mov	r1, r6
 232 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 233 0050 A847     		blx	r5
 234              	.LVL22:
 235 0052 4246     		mov	r2, r8
 236              	.LVL23:
 237              	.L9:
 183:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 238              		.loc 1 183 10 is_stmt 1 view .LVU54
 239 0054 002C     		cmp	r4, #0
 240 0056 F4D1     		bne	.L12
 185:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 186:Middlewares/lvgl/src/misc/lv_printf.c **** 
 187:Middlewares/lvgl/src/misc/lv_printf.c ****     // append pad spaces up to given width
 188:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_LEFT) {
 241              		.loc 1 188 5 view .LVU55
 242              		.loc 1 188 7 is_stmt 0 view .LVU56
 243 0058 0F9B     		ldr	r3, [sp, #60]
 244 005a 13F0020F 		tst	r3, #2
 245 005e 03D1     		bne	.L13
 246              	.LVL24:
 247              	.L7:
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 190:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 191:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 192:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 193:Middlewares/lvgl/src/misc/lv_printf.c **** 
 194:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 195:Middlewares/lvgl/src/misc/lv_printf.c **** }
 248              		.loc 1 195 1 view .LVU57
 249 0060 1046     		mov	r0, r2
 250 0062 03B0     		add	sp, sp, #12
 251              	.LCFI2:
 252              		.cfi_remember_state
 253              		.cfi_def_cfa_offset 36
 254              		@ sp needed
 255 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
ARM GAS  /tmp/ccdN7cBB.s 			page 9


 256              	.LVL25:
 257              	.L13:
 258              	.LCFI3:
 259              		.cfi_restore_state
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 260              		.loc 1 189 14 is_stmt 1 view .LVU58
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 261              		.loc 1 189 19 is_stmt 0 view .LVU59
 262 0068 A2EB0B03 		sub	r3, r2, fp
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 263              		.loc 1 189 14 view .LVU60
 264 006c 4B45     		cmp	r3, r9
 265 006e F7D2     		bcs	.L7
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 266              		.loc 1 190 13 is_stmt 1 view .LVU61
 267 0070 541C     		adds	r4, r2, #1
 268              	.LVL26:
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 269              		.loc 1 190 13 is_stmt 0 view .LVU62
 270 0072 3B46     		mov	r3, r7
 271 0074 3146     		mov	r1, r6
 272 0076 2020     		movs	r0, #32
 273 0078 A847     		blx	r5
 274              	.LVL27:
 275 007a 2246     		mov	r2, r4
 276 007c F4E7     		b	.L13
 277              		.cfi_endproc
 278              	.LFE5:
 280              		.section	.text._ntoa_format,"ax",%progbits
 281              		.align	1
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 285              		.fpu softvfp
 287              	_ntoa_format:
 288              	.LVL28:
 289              	.LFB6:
 196:Middlewares/lvgl/src/misc/lv_printf.c **** 
 197:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa format
 198:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_format(out_fct_type out, char * buffer, size_t idx, size_t maxlen, char * buf, 
 199:Middlewares/lvgl/src/misc/lv_printf.c ****                            bool negative, unsigned int base, unsigned int prec, unsigned int width,
 200:Middlewares/lvgl/src/misc/lv_printf.c **** {
 290              		.loc 1 200 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 28, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		.loc 1 200 1 is_stmt 0 view .LVU64
 295 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 296              	.LCFI4:
 297              		.cfi_def_cfa_offset 28
 298              		.cfi_offset 4, -28
 299              		.cfi_offset 5, -24
 300              		.cfi_offset 6, -20
 301              		.cfi_offset 7, -16
 302              		.cfi_offset 8, -12
 303              		.cfi_offset 9, -8
 304              		.cfi_offset 14, -4
ARM GAS  /tmp/ccdN7cBB.s 			page 10


 305 0004 85B0     		sub	sp, sp, #20
 306              	.LCFI5:
 307              		.cfi_def_cfa_offset 48
 308 0006 0C9D     		ldr	r5, [sp, #48]
 309 0008 0D9C     		ldr	r4, [sp, #52]
 310 000a 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 311 000e DDF83C80 		ldr	r8, [sp, #60]
 312 0012 DDF840E0 		ldr	lr, [sp, #64]
 313 0016 119F     		ldr	r7, [sp, #68]
 314 0018 129E     		ldr	r6, [sp, #72]
 201:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 202:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT)) {
 315              		.loc 1 202 5 is_stmt 1 view .LVU65
 316              		.loc 1 202 7 is_stmt 0 view .LVU66
 317 001a 16F0020F 		tst	r6, #2
 318 001e 21D1     		bne	.L21
 203:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) 
 319              		.loc 1 203 9 is_stmt 1 view .LVU67
 320              		.loc 1 203 11 is_stmt 0 view .LVU68
 321 0020 7FB1     		cbz	r7, .L24
 322              		.loc 1 203 18 discriminator 1 view .LVU69
 323 0022 16F0010F 		tst	r6, #1
 324 0026 0CD0     		beq	.L24
 325              		.loc 1 203 45 discriminator 2 view .LVU70
 326 0028 B9F1000F 		cmp	r9, #0
 327 002c 02D1     		bne	.L23
 328              		.loc 1 203 58 discriminator 3 view .LVU71
 329 002e 16F00C0F 		tst	r6, #12
 330 0032 06D0     		beq	.L24
 331              	.L23:
 204:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 332              		.loc 1 204 13 is_stmt 1 view .LVU72
 333              		.loc 1 204 18 is_stmt 0 view .LVU73
 334 0034 013F     		subs	r7, r7, #1
 335              	.LVL29:
 336              		.loc 1 204 18 view .LVU74
 337 0036 04E0     		b	.L24
 338              	.LVL30:
 339              	.L26:
 205:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 206:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 207:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 340              		.loc 1 207 13 is_stmt 1 view .LVU75
 341              		.loc 1 207 24 is_stmt 0 view .LVU76
 342 0038 4FF0300C 		mov	ip, #48
 343 003c 05F804C0 		strb	ip, [r5, r4]
 344              		.loc 1 207 20 view .LVU77
 345 0040 0134     		adds	r4, r4, #1
 346              	.LVL31:
 347              	.L24:
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 348              		.loc 1 206 14 is_stmt 1 view .LVU78
 349 0042 7445     		cmp	r4, lr
 350 0044 01D2     		bcs	.L27
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 351              		.loc 1 206 28 is_stmt 0 discriminator 1 view .LVU79
 352 0046 1F2C     		cmp	r4, #31
ARM GAS  /tmp/ccdN7cBB.s 			page 11


 353 0048 F6D9     		bls	.L26
 354              	.L27:
 208:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 209:Middlewares/lvgl/src/misc/lv_printf.c ****         while((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 355              		.loc 1 209 14 is_stmt 1 view .LVU80
 356 004a 16F0010F 		tst	r6, #1
 357 004e 09D0     		beq	.L21
 358              		.loc 1 209 39 is_stmt 0 discriminator 1 view .LVU81
 359 0050 BC42     		cmp	r4, r7
 360 0052 07D2     		bcs	.L21
 361              		.loc 1 209 56 discriminator 2 view .LVU82
 362 0054 1F2C     		cmp	r4, #31
 363 0056 05D8     		bhi	.L21
 210:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 364              		.loc 1 210 13 is_stmt 1 view .LVU83
 365              	.LVL32:
 366              		.loc 1 210 24 is_stmt 0 view .LVU84
 367 0058 4FF0300C 		mov	ip, #48
 368 005c 05F804C0 		strb	ip, [r5, r4]
 369              		.loc 1 210 20 view .LVU85
 370 0060 0134     		adds	r4, r4, #1
 371              	.LVL33:
 372              		.loc 1 210 20 view .LVU86
 373 0062 F2E7     		b	.L27
 374              	.LVL34:
 375              	.L21:
 211:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 212:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 213:Middlewares/lvgl/src/misc/lv_printf.c **** 
 214:Middlewares/lvgl/src/misc/lv_printf.c ****     // handle hash
 215:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_HASH) {
 376              		.loc 1 215 5 is_stmt 1 view .LVU87
 377              		.loc 1 215 7 is_stmt 0 view .LVU88
 378 0064 16F0100F 		tst	r6, #16
 379 0068 17D0     		beq	.L29
 216:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 380              		.loc 1 216 9 is_stmt 1 view .LVU89
 381              		.loc 1 216 11 is_stmt 0 view .LVU90
 382 006a 16F4806F 		tst	r6, #1024
 383 006e 04D1     		bne	.L30
 384              		.loc 1 216 39 discriminator 1 view .LVU91
 385 0070 1CB1     		cbz	r4, .L30
 386              		.loc 1 216 46 discriminator 2 view .LVU92
 387 0072 7445     		cmp	r4, lr
 388 0074 24D0     		beq	.L31
 389              		.loc 1 216 64 discriminator 3 view .LVU93
 390 0076 BC42     		cmp	r4, r7
 391 0078 22D0     		beq	.L31
 392              	.L30:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             len--;
 218:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 219:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 220:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 221:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 222:Middlewares/lvgl/src/misc/lv_printf.c ****         if((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 393              		.loc 1 222 9 is_stmt 1 view .LVU94
 394              		.loc 1 222 11 is_stmt 0 view .LVU95
ARM GAS  /tmp/ccdN7cBB.s 			page 12


 395 007a B8F1100F 		cmp	r8, #16
 396 007e 2BD0     		beq	.L41
 397              	.L32:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 224:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 225:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 398              		.loc 1 225 14 is_stmt 1 view .LVU96
 399              		.loc 1 225 16 is_stmt 0 view .LVU97
 400 0080 B8F1100F 		cmp	r8, #16
 401 0084 33D0     		beq	.L42
 402              	.L34:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 227:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 228:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 403              		.loc 1 228 14 is_stmt 1 view .LVU98
 404              		.loc 1 228 16 is_stmt 0 view .LVU99
 405 0086 B8F1020F 		cmp	r8, #2
 406 008a 3BD0     		beq	.L43
 407              	.L33:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 230:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 231:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_NTOA_BUFFER_SIZE) {
 408              		.loc 1 231 9 is_stmt 1 view .LVU100
 409              		.loc 1 231 11 is_stmt 0 view .LVU101
 410 008c 1F2C     		cmp	r4, #31
 411 008e 04D8     		bhi	.L29
 232:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 412              		.loc 1 232 13 is_stmt 1 view .LVU102
 413              	.LVL35:
 414              		.loc 1 232 24 is_stmt 0 view .LVU103
 415 0090 4FF0300C 		mov	ip, #48
 416 0094 05F804C0 		strb	ip, [r5, r4]
 417              		.loc 1 232 20 view .LVU104
 418 0098 0134     		adds	r4, r4, #1
 419              	.LVL36:
 420              	.L29:
 233:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 234:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 235:Middlewares/lvgl/src/misc/lv_printf.c **** 
 236:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_NTOA_BUFFER_SIZE) {
 421              		.loc 1 236 5 is_stmt 1 view .LVU105
 422              		.loc 1 236 7 is_stmt 0 view .LVU106
 423 009a 1F2C     		cmp	r4, #31
 424 009c 07D8     		bhi	.L35
 237:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 425              		.loc 1 237 9 is_stmt 1 view .LVU107
 426              		.loc 1 237 11 is_stmt 0 view .LVU108
 427 009e B9F1000F 		cmp	r9, #0
 428 00a2 37D0     		beq	.L36
 238:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 429              		.loc 1 238 13 is_stmt 1 view .LVU109
 430              	.LVL37:
 431              		.loc 1 238 24 is_stmt 0 view .LVU110
 432 00a4 4FF02D0C 		mov	ip, #45
 433 00a8 05F804C0 		strb	ip, [r5, r4]
 434              		.loc 1 238 20 view .LVU111
 435 00ac 0134     		adds	r4, r4, #1
ARM GAS  /tmp/ccdN7cBB.s 			page 13


 436              	.LVL38:
 437              	.L35:
 239:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 240:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 241:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 242:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 243:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 244:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 245:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 246:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 247:Middlewares/lvgl/src/misc/lv_printf.c **** 
 248:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 438              		.loc 1 248 5 is_stmt 1 view .LVU112
 439              		.loc 1 248 12 is_stmt 0 view .LVU113
 440 00ae 0396     		str	r6, [sp, #12]
 441 00b0 0297     		str	r7, [sp, #8]
 442 00b2 0194     		str	r4, [sp, #4]
 443 00b4 0095     		str	r5, [sp]
 444 00b6 FFF7FEFF 		bl	_out_rev
 445              	.LVL39:
 249:Middlewares/lvgl/src/misc/lv_printf.c **** }
 446              		.loc 1 249 1 view .LVU114
 447 00ba 05B0     		add	sp, sp, #20
 448              	.LCFI6:
 449              		.cfi_remember_state
 450              		.cfi_def_cfa_offset 28
 451              		@ sp needed
 452 00bc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 453              	.LVL40:
 454              	.L31:
 455              	.LCFI7:
 456              		.cfi_restore_state
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 457              		.loc 1 217 13 is_stmt 1 view .LVU115
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 458              		.loc 1 218 13 view .LVU116
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 459              		.loc 1 218 15 is_stmt 0 view .LVU117
 460 00c0 B4F1010C 		subs	ip, r4, #1
 461              	.LVL41:
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 462              		.loc 1 218 15 view .LVU118
 463 00c4 06D0     		beq	.L38
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 464              		.loc 1 218 20 discriminator 1 view .LVU119
 465 00c6 B8F1100F 		cmp	r8, #16
 466 00ca 01D0     		beq	.L44
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 467              		.loc 1 217 16 view .LVU120
 468 00cc 6446     		mov	r4, ip
 469 00ce D4E7     		b	.L30
 470              	.L44:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 471              		.loc 1 219 17 is_stmt 1 view .LVU121
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 472              		.loc 1 219 20 is_stmt 0 view .LVU122
 473 00d0 023C     		subs	r4, r4, #2
ARM GAS  /tmp/ccdN7cBB.s 			page 14


 474              	.LVL42:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 475              		.loc 1 219 20 view .LVU123
 476 00d2 D2E7     		b	.L30
 477              	.LVL43:
 478              	.L38:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 479              		.loc 1 217 16 view .LVU124
 480 00d4 6446     		mov	r4, ip
 481 00d6 D0E7     		b	.L30
 482              	.LVL44:
 483              	.L41:
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 484              		.loc 1 222 26 discriminator 1 view .LVU125
 485 00d8 16F0200F 		tst	r6, #32
 486 00dc D0D1     		bne	.L32
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 487              		.loc 1 222 56 discriminator 2 view .LVU126
 488 00de 1F2C     		cmp	r4, #31
 489 00e0 CED8     		bhi	.L32
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 490              		.loc 1 223 13 is_stmt 1 view .LVU127
 491              	.LVL45:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 492              		.loc 1 223 24 is_stmt 0 view .LVU128
 493 00e2 4FF0780C 		mov	ip, #120
 494 00e6 05F804C0 		strb	ip, [r5, r4]
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 495              		.loc 1 223 20 view .LVU129
 496 00ea 0134     		adds	r4, r4, #1
 497              	.LVL46:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 498              		.loc 1 223 24 view .LVU130
 499 00ec CEE7     		b	.L33
 500              	.L42:
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 501              		.loc 1 225 31 discriminator 1 view .LVU131
 502 00ee 16F0200F 		tst	r6, #32
 503 00f2 C8D0     		beq	.L34
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 504              		.loc 1 225 60 discriminator 2 view .LVU132
 505 00f4 1F2C     		cmp	r4, #31
 506 00f6 C6D8     		bhi	.L34
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507              		.loc 1 226 13 is_stmt 1 view .LVU133
 508              	.LVL47:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 509              		.loc 1 226 24 is_stmt 0 view .LVU134
 510 00f8 4FF0580C 		mov	ip, #88
 511 00fc 05F804C0 		strb	ip, [r5, r4]
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 512              		.loc 1 226 20 view .LVU135
 513 0100 0134     		adds	r4, r4, #1
 514              	.LVL48:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 515              		.loc 1 226 24 view .LVU136
 516 0102 C3E7     		b	.L33
ARM GAS  /tmp/ccdN7cBB.s 			page 15


 517              	.L43:
 228:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 518              		.loc 1 228 30 discriminator 1 view .LVU137
 519 0104 1F2C     		cmp	r4, #31
 520 0106 C1D8     		bhi	.L33
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 521              		.loc 1 229 13 is_stmt 1 view .LVU138
 522              	.LVL49:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 523              		.loc 1 229 24 is_stmt 0 view .LVU139
 524 0108 4FF0620C 		mov	ip, #98
 525 010c 05F804C0 		strb	ip, [r5, r4]
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 526              		.loc 1 229 20 view .LVU140
 527 0110 0134     		adds	r4, r4, #1
 528              	.LVL50:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 529              		.loc 1 229 20 view .LVU141
 530 0112 BBE7     		b	.L33
 531              	.L36:
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 532              		.loc 1 240 14 is_stmt 1 view .LVU142
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 533              		.loc 1 240 16 is_stmt 0 view .LVU143
 534 0114 16F0040F 		tst	r6, #4
 535 0118 05D0     		beq	.L37
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 536              		.loc 1 241 13 is_stmt 1 view .LVU144
 537              	.LVL51:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 538              		.loc 1 241 24 is_stmt 0 view .LVU145
 539 011a 4FF02B0C 		mov	ip, #43
 540 011e 05F804C0 		strb	ip, [r5, r4]
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 541              		.loc 1 241 20 view .LVU146
 542 0122 0134     		adds	r4, r4, #1
 543              	.LVL52:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544              		.loc 1 241 20 view .LVU147
 545 0124 C3E7     		b	.L35
 546              	.L37:
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 547              		.loc 1 243 14 is_stmt 1 view .LVU148
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 548              		.loc 1 243 16 is_stmt 0 view .LVU149
 549 0126 16F0080F 		tst	r6, #8
 550 012a C0D0     		beq	.L35
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 551              		.loc 1 244 13 is_stmt 1 view .LVU150
 552              	.LVL53:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 553              		.loc 1 244 24 is_stmt 0 view .LVU151
 554 012c 4FF0200C 		mov	ip, #32
 555 0130 05F804C0 		strb	ip, [r5, r4]
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 556              		.loc 1 244 20 view .LVU152
 557 0134 0134     		adds	r4, r4, #1
ARM GAS  /tmp/ccdN7cBB.s 			page 16


 558              	.LVL54:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 559              		.loc 1 244 20 view .LVU153
 560 0136 BAE7     		b	.L35
 561              		.cfi_endproc
 562              	.LFE6:
 564              		.section	.text._ntoa_long,"ax",%progbits
 565              		.align	1
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 569              		.fpu softvfp
 571              	_ntoa_long:
 572              	.LVL55:
 573              	.LFB7:
 250:Middlewares/lvgl/src/misc/lv_printf.c **** 
 251:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long' type
 252:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned long 
 253:Middlewares/lvgl/src/misc/lv_printf.c ****                          unsigned long base, unsigned int prec, unsigned int width, unsigned int fl
 254:Middlewares/lvgl/src/misc/lv_printf.c **** {
 574              		.loc 1 254 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 24, pretend = 0, frame = 32
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		.loc 1 254 1 is_stmt 0 view .LVU155
 579 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 580              	.LCFI8:
 581              		.cfi_def_cfa_offset 24
 582              		.cfi_offset 4, -24
 583              		.cfi_offset 5, -20
 584              		.cfi_offset 6, -16
 585              		.cfi_offset 7, -12
 586              		.cfi_offset 8, -8
 587              		.cfi_offset 14, -4
 588 0004 90B0     		sub	sp, sp, #64
 589              	.LCFI9:
 590              		.cfi_def_cfa_offset 88
 591 0006 169C     		ldr	r4, [sp, #88]
 592 0008 189D     		ldr	r5, [sp, #96]
 593 000a 1B9E     		ldr	r6, [sp, #108]
 255:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 594              		.loc 1 255 5 is_stmt 1 view .LVU156
 256:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 595              		.loc 1 256 5 view .LVU157
 596              	.LVL56:
 257:Middlewares/lvgl/src/misc/lv_printf.c **** 
 258:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 259:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 597              		.loc 1 259 5 view .LVU158
 598              		.loc 1 259 7 is_stmt 0 view .LVU159
 599 000c 0CB9     		cbnz	r4, .L46
 260:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 600              		.loc 1 260 9 is_stmt 1 view .LVU160
 601              		.loc 1 260 15 is_stmt 0 view .LVU161
 602 000e 26F01006 		bic	r6, r6, #16
 603              	.LVL57:
 604              	.L46:
ARM GAS  /tmp/ccdN7cBB.s 			page 17


 261:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 262:Middlewares/lvgl/src/misc/lv_printf.c **** 
 263:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 264:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 605              		.loc 1 264 5 is_stmt 1 view .LVU162
 606              		.loc 1 264 7 is_stmt 0 view .LVU163
 607 0012 16F4806E 		ands	lr, r6, #1024
 608 0016 16D0     		beq	.L52
 609              		.loc 1 264 35 discriminator 1 view .LVU164
 610 0018 64B3     		cbz	r4, .L53
 611 001a 4FF0000E 		mov	lr, #0
 612 001e 12E0     		b	.L52
 613              	.LVL58:
 614              	.L57:
 615              	.LBB23:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 616              		.loc 1 267 24 discriminator 1 view .LVU165
 617 0020 0CF1300C 		add	ip, ip, #48
 618              	.LVL59:
 619              		.loc 1 267 24 discriminator 1 view .LVU166
 620 0024 5FFA8CFC 		uxtb	ip, ip
 621              	.LVL60:
 622              	.L50:
 623              		.loc 1 267 20 discriminator 8 view .LVU167
 624 0028 0EF10107 		add	r7, lr, #1
 625              	.LVL61:
 626              		.loc 1 267 24 discriminator 8 view .LVU168
 627 002c 0DF14008 		add	r8, sp, #64
 628 0030 C644     		add	lr, lr, r8
 629 0032 0EF820CC 		strb	ip, [lr, #-32]
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 630              		.loc 1 268 13 is_stmt 1 discriminator 8 view .LVU169
 631              		.loc 1 268 19 is_stmt 0 discriminator 8 view .LVU170
 632 0036 B4FBF5FC 		udiv	ip, r4, r5
 633              	.LVL62:
 634              		.loc 1 268 19 discriminator 8 view .LVU171
 635              	.LBE23:
 269:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 636              		.loc 1 269 16 is_stmt 1 discriminator 8 view .LVU172
 637              		.loc 1 269 9 is_stmt 0 discriminator 8 view .LVU173
 638 003a AC42     		cmp	r4, r5
 639 003c 1BD3     		bcc	.L48
 640              		.loc 1 269 23 discriminator 1 view .LVU174
 641 003e 1F2F     		cmp	r7, #31
 642 0040 19D8     		bhi	.L48
 643              	.LBB24:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 644              		.loc 1 267 20 view .LVU175
 645 0042 BE46     		mov	lr, r7
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 646              		.loc 1 268 19 view .LVU176
 647 0044 6446     		mov	r4, ip
 648              	.LVL63:
 649              	.L52:
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
ARM GAS  /tmp/ccdN7cBB.s 			page 18


 650              		.loc 1 268 19 view .LVU177
 651              	.LBE24:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 652              		.loc 1 265 9 is_stmt 1 view .LVU178
 653              	.LBB25:
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 654              		.loc 1 266 13 view .LVU179
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 655              		.loc 1 266 45 is_stmt 0 view .LVU180
 656 0046 B4FBF5FC 		udiv	ip, r4, r5
 657 004a 05FB1C4C 		mls	ip, r5, ip, r4
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 658              		.loc 1 266 24 view .LVU181
 659 004e 5FFA8CFC 		uxtb	ip, ip
 660              	.LVL64:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 661              		.loc 1 267 13 is_stmt 1 view .LVU182
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 662              		.loc 1 267 24 is_stmt 0 view .LVU183
 663 0052 BCF1090F 		cmp	ip, #9
 664 0056 E3D9     		bls	.L57
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 665              		.loc 1 267 91 discriminator 2 view .LVU184
 666 0058 16F0200F 		tst	r6, #32
 667 005c 08D0     		beq	.L54
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 668              		.loc 1 267 91 view .LVU185
 669 005e 4127     		movs	r7, #65
 670              	.L51:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 671              		.loc 1 267 91 discriminator 7 view .LVU186
 672 0060 BC44     		add	ip, ip, r7
 673              	.LVL65:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 674              		.loc 1 267 91 discriminator 7 view .LVU187
 675 0062 5FFA8CFC 		uxtb	ip, ip
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 676              		.loc 1 267 24 discriminator 7 view .LVU188
 677 0066 ACF10A0C 		sub	ip, ip, #10
 678 006a 5FFA8CFC 		uxtb	ip, ip
 679 006e DBE7     		b	.L50
 680              	.LVL66:
 681              	.L54:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 682              		.loc 1 267 91 view .LVU189
 683 0070 6127     		movs	r7, #97
 684 0072 F5E7     		b	.L51
 685              	.LVL67:
 686              	.L53:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 687              		.loc 1 267 91 view .LVU190
 688              	.LBE25:
 256:Middlewares/lvgl/src/misc/lv_printf.c **** 
 689              		.loc 1 256 12 view .LVU191
 690 0074 2746     		mov	r7, r4
 691              	.LVL68:
 692              	.L48:
ARM GAS  /tmp/ccdN7cBB.s 			page 19


 270:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 271:Middlewares/lvgl/src/misc/lv_printf.c **** 
 272:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 693              		.loc 1 272 5 is_stmt 1 view .LVU192
 694              		.loc 1 272 12 is_stmt 0 view .LVU193
 695 0076 0696     		str	r6, [sp, #24]
 696 0078 1A9C     		ldr	r4, [sp, #104]
 697 007a 0594     		str	r4, [sp, #20]
 698 007c 199C     		ldr	r4, [sp, #100]
 699 007e 0494     		str	r4, [sp, #16]
 700 0080 0395     		str	r5, [sp, #12]
 701 0082 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
 702 0086 0294     		str	r4, [sp, #8]
 703 0088 0197     		str	r7, [sp, #4]
 704 008a 08AC     		add	r4, sp, #32
 705 008c 0094     		str	r4, [sp]
 706 008e FFF7FEFF 		bl	_ntoa_format
 707              	.LVL69:
 273:Middlewares/lvgl/src/misc/lv_printf.c **** }
 708              		.loc 1 273 1 view .LVU194
 709 0092 10B0     		add	sp, sp, #64
 710              	.LCFI10:
 711              		.cfi_def_cfa_offset 24
 712              		@ sp needed
 713 0094 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 714              		.loc 1 273 1 view .LVU195
 715              		.cfi_endproc
 716              	.LFE7:
 718              		.global	__aeabi_uldivmod
 719              		.section	.text._ntoa_long_long,"ax",%progbits
 720              		.align	1
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 724              		.fpu softvfp
 726              	_ntoa_long_long:
 727              	.LVL70:
 728              	.LFB8:
 274:Middlewares/lvgl/src/misc/lv_printf.c **** 
 275:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long long' type
 276:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 277:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned 
 278:Middlewares/lvgl/src/misc/lv_printf.c ****                               bool negative, unsigned long long base, unsigned int prec, unsigned i
 279:Middlewares/lvgl/src/misc/lv_printf.c **** {
 729              		.loc 1 279 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 36, pretend = 0, frame = 48
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		.loc 1 279 1 is_stmt 0 view .LVU197
 734 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 735              	.LCFI11:
 736              		.cfi_def_cfa_offset 36
 737              		.cfi_offset 4, -36
 738              		.cfi_offset 5, -32
 739              		.cfi_offset 6, -28
 740              		.cfi_offset 7, -24
 741              		.cfi_offset 8, -20
ARM GAS  /tmp/ccdN7cBB.s 			page 20


 742              		.cfi_offset 9, -16
 743              		.cfi_offset 10, -12
 744              		.cfi_offset 11, -8
 745              		.cfi_offset 14, -4
 746 0004 95B0     		sub	sp, sp, #84
 747              	.LCFI12:
 748              		.cfi_def_cfa_offset 120
 749 0006 0990     		str	r0, [sp, #36]
 750 0008 0A91     		str	r1, [sp, #40]
 751 000a 0B92     		str	r2, [sp, #44]
 752 000c 9B46     		mov	fp, r3
 753 000e 1E9D     		ldr	r5, [sp, #120]
 754 0010 1F9E     		ldr	r6, [sp, #124]
 755 0012 229F     		ldr	r7, [sp, #136]
 756 0014 DDF88C80 		ldr	r8, [sp, #140]
 757 0018 DDF898A0 		ldr	r10, [sp, #152]
 280:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 758              		.loc 1 280 5 is_stmt 1 view .LVU198
 281:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 759              		.loc 1 281 5 view .LVU199
 760              	.LVL71:
 282:Middlewares/lvgl/src/misc/lv_printf.c **** 
 283:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 284:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 761              		.loc 1 284 5 view .LVU200
 762              		.loc 1 284 7 is_stmt 0 view .LVU201
 763 001c 55EA0603 		orrs	r3, r5, r6
 764              	.LVL72:
 765              		.loc 1 284 7 view .LVU202
 766 0020 01D1     		bne	.L59
 285:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 767              		.loc 1 285 9 is_stmt 1 view .LVU203
 768              		.loc 1 285 15 is_stmt 0 view .LVU204
 769 0022 2AF0100A 		bic	r10, r10, #16
 770              	.LVL73:
 771              	.L59:
 286:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 287:Middlewares/lvgl/src/misc/lv_printf.c **** 
 288:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 289:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 772              		.loc 1 289 5 is_stmt 1 view .LVU205
 773              		.loc 1 289 7 is_stmt 0 view .LVU206
 774 0026 1AF48064 		ands	r4, r10, #1024
 775 002a 1DD0     		beq	.L65
 776              		.loc 1 289 35 discriminator 1 view .LVU207
 777 002c 55EA0603 		orrs	r3, r5, r6
 778 0030 2ED0     		beq	.L66
 779 0032 0024     		movs	r4, #0
 780 0034 18E0     		b	.L65
 781              	.LVL74:
 782              	.L72:
 783              	.LBB26:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 784              		.loc 1 292 24 discriminator 1 view .LVU208
 785 0036 03F13002 		add	r2, r3, #48
ARM GAS  /tmp/ccdN7cBB.s 			page 21


 786 003a D2B2     		uxtb	r2, r2
 787              	.L63:
 788              		.loc 1 292 20 discriminator 8 view .LVU209
 789 003c 04F10109 		add	r9, r4, #1
 790              	.LVL75:
 791              		.loc 1 292 24 discriminator 8 view .LVU210
 792 0040 14AB     		add	r3, sp, #80
 793              	.LVL76:
 794              		.loc 1 292 24 discriminator 8 view .LVU211
 795 0042 1C44     		add	r4, r4, r3
 796 0044 04F8202C 		strb	r2, [r4, #-32]
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 797              		.loc 1 293 13 is_stmt 1 discriminator 8 view .LVU212
 798              		.loc 1 293 19 is_stmt 0 discriminator 8 view .LVU213
 799 0048 3A46     		mov	r2, r7
 800 004a 4346     		mov	r3, r8
 801 004c 2846     		mov	r0, r5
 802 004e 3146     		mov	r1, r6
 803 0050 FFF7FEFF 		bl	__aeabi_uldivmod
 804              	.LVL77:
 805              		.loc 1 293 19 discriminator 8 view .LVU214
 806              	.LBE26:
 294:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 807              		.loc 1 294 16 is_stmt 1 discriminator 8 view .LVU215
 808              		.loc 1 294 9 is_stmt 0 discriminator 8 view .LVU216
 809 0054 BD42     		cmp	r5, r7
 810 0056 76EB0803 		sbcs	r3, r6, r8
 811 005a 1BD3     		bcc	.L61
 812              		.loc 1 294 23 discriminator 1 view .LVU217
 813 005c B9F11F0F 		cmp	r9, #31
 814 0060 18D8     		bhi	.L61
 815              	.LBB27:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 816              		.loc 1 292 20 view .LVU218
 817 0062 4C46     		mov	r4, r9
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 818              		.loc 1 293 19 view .LVU219
 819 0064 0546     		mov	r5, r0
 820 0066 0E46     		mov	r6, r1
 821              	.LVL78:
 822              	.L65:
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 823              		.loc 1 293 19 view .LVU220
 824              	.LBE27:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 825              		.loc 1 290 9 is_stmt 1 view .LVU221
 826              	.LBB28:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 827              		.loc 1 291 13 view .LVU222
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 828              		.loc 1 291 45 is_stmt 0 view .LVU223
 829 0068 3A46     		mov	r2, r7
 830 006a 4346     		mov	r3, r8
 831 006c 2846     		mov	r0, r5
 832 006e 3146     		mov	r1, r6
 833 0070 FFF7FEFF 		bl	__aeabi_uldivmod
 834              	.LVL79:
ARM GAS  /tmp/ccdN7cBB.s 			page 22


 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 835              		.loc 1 291 24 view .LVU224
 836 0074 D3B2     		uxtb	r3, r2
 837              	.LVL80:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 838              		.loc 1 292 13 is_stmt 1 view .LVU225
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 839              		.loc 1 292 24 is_stmt 0 view .LVU226
 840 0076 092B     		cmp	r3, #9
 841 0078 DDD9     		bls	.L72
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 842              		.loc 1 292 91 discriminator 2 view .LVU227
 843 007a 1AF0200F 		tst	r10, #32
 844 007e 05D0     		beq	.L67
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 845              		.loc 1 292 91 view .LVU228
 846 0080 4122     		movs	r2, #65
 847              	.L64:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 848              		.loc 1 292 91 discriminator 7 view .LVU229
 849 0082 1A44     		add	r2, r2, r3
 850 0084 D2B2     		uxtb	r2, r2
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 851              		.loc 1 292 24 discriminator 7 view .LVU230
 852 0086 0A3A     		subs	r2, r2, #10
 853 0088 D2B2     		uxtb	r2, r2
 854 008a D7E7     		b	.L63
 855              	.L67:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 856              		.loc 1 292 91 view .LVU231
 857 008c 6122     		movs	r2, #97
 858 008e F8E7     		b	.L64
 859              	.LVL81:
 860              	.L66:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 861              		.loc 1 292 91 view .LVU232
 862              	.LBE28:
 281:Middlewares/lvgl/src/misc/lv_printf.c **** 
 863              		.loc 1 281 12 view .LVU233
 864 0090 4FF00009 		mov	r9, #0
 865              	.LVL82:
 866              	.L61:
 295:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 296:Middlewares/lvgl/src/misc/lv_printf.c **** 
 297:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 867              		.loc 1 297 5 is_stmt 1 view .LVU234
 868              		.loc 1 297 12 is_stmt 0 view .LVU235
 869 0094 CDF818A0 		str	r10, [sp, #24]
 870 0098 259B     		ldr	r3, [sp, #148]
 871 009a 0593     		str	r3, [sp, #20]
 872 009c 249B     		ldr	r3, [sp, #144]
 873 009e 0493     		str	r3, [sp, #16]
 874 00a0 0397     		str	r7, [sp, #12]
 875 00a2 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 876 00a6 0293     		str	r3, [sp, #8]
 877 00a8 CDF80490 		str	r9, [sp, #4]
 878 00ac 0CAB     		add	r3, sp, #48
ARM GAS  /tmp/ccdN7cBB.s 			page 23


 879 00ae 0093     		str	r3, [sp]
 880 00b0 5B46     		mov	r3, fp
 881 00b2 0B9A     		ldr	r2, [sp, #44]
 882 00b4 0A99     		ldr	r1, [sp, #40]
 883 00b6 0998     		ldr	r0, [sp, #36]
 884 00b8 FFF7FEFF 		bl	_ntoa_format
 885              	.LVL83:
 298:Middlewares/lvgl/src/misc/lv_printf.c **** }
 886              		.loc 1 298 1 view .LVU236
 887 00bc 15B0     		add	sp, sp, #84
 888              	.LCFI13:
 889              		.cfi_def_cfa_offset 36
 890              		@ sp needed
 891 00be BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 892              		.loc 1 298 1 view .LVU237
 893              		.cfi_endproc
 894              	.LFE8:
 896              		.section	.text._vsnprintf,"ax",%progbits
 897              		.align	1
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 901              		.fpu softvfp
 903              	_vsnprintf:
 904              	.LVL84:
 905              	.LFB9:
 299:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 300:Middlewares/lvgl/src/misc/lv_printf.c **** 
 301:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 302:Middlewares/lvgl/src/misc/lv_printf.c **** 
 303:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 304:Middlewares/lvgl/src/misc/lv_printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 305:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 306:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags);
 307:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 308:Middlewares/lvgl/src/misc/lv_printf.c **** 
 309:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa for fixed decimal floating point
 310:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ftoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 311:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 312:Middlewares/lvgl/src/misc/lv_printf.c **** {
 313:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_FTOA_BUFFER_SIZE];
 314:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len  = 0U;
 315:Middlewares/lvgl/src/misc/lv_printf.c ****     double diff = 0.0;
 316:Middlewares/lvgl/src/misc/lv_printf.c **** 
 317:Middlewares/lvgl/src/misc/lv_printf.c ****     // powers of 10
 318:Middlewares/lvgl/src/misc/lv_printf.c ****     static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 
 319:Middlewares/lvgl/src/misc/lv_printf.c **** 
 320:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for special values
 321:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value != value)
 322:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 323:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < -DBL_MAX)
 324:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 325:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value > DBL_MAX)
 326:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & F
 327:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags);
 328:Middlewares/lvgl/src/misc/lv_printf.c **** 
 329:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for very large values
ARM GAS  /tmp/ccdN7cBB.s 			page 24


 330:Middlewares/lvgl/src/misc/lv_printf.c ****     // standard printf behavior is to print EVERY whole number digit -- which could be 100s of char
 331:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 332:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 333:Middlewares/lvgl/src/misc/lv_printf.c ****         return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 334:Middlewares/lvgl/src/misc/lv_printf.c **** #else
 335:Middlewares/lvgl/src/misc/lv_printf.c ****         return 0U;
 336:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 337:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 338:Middlewares/lvgl/src/misc/lv_printf.c **** 
 339:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for negative
 340:Middlewares/lvgl/src/misc/lv_printf.c ****     bool negative = false;
 341:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < 0) {
 342:Middlewares/lvgl/src/misc/lv_printf.c ****         negative = true;
 343:Middlewares/lvgl/src/misc/lv_printf.c ****         value = 0 - value;
 344:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 345:Middlewares/lvgl/src/misc/lv_printf.c **** 
 346:Middlewares/lvgl/src/misc/lv_printf.c ****     // set default precision, if not set explicitly
 347:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 348:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 349:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 350:Middlewares/lvgl/src/misc/lv_printf.c ****     // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 351:Middlewares/lvgl/src/misc/lv_printf.c ****     while((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 352:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = '0';
 353:Middlewares/lvgl/src/misc/lv_printf.c ****         prec--;
 354:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 355:Middlewares/lvgl/src/misc/lv_printf.c **** 
 356:Middlewares/lvgl/src/misc/lv_printf.c ****     int whole = (int)value;
 357:Middlewares/lvgl/src/misc/lv_printf.c ****     double tmp = (value - whole) * pow10[prec];
 358:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned long frac = (unsigned long)tmp;
 359:Middlewares/lvgl/src/misc/lv_printf.c ****     diff = tmp - frac;
 360:Middlewares/lvgl/src/misc/lv_printf.c **** 
 361:Middlewares/lvgl/src/misc/lv_printf.c ****     if(diff > 0.5) {
 362:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 363:Middlewares/lvgl/src/misc/lv_printf.c ****         // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 364:Middlewares/lvgl/src/misc/lv_printf.c ****         if(frac >= pow10[prec]) {
 365:Middlewares/lvgl/src/misc/lv_printf.c ****             frac = 0;
 366:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 367:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 368:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 369:Middlewares/lvgl/src/misc/lv_printf.c ****     else if(diff < 0.5) {
 370:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 371:Middlewares/lvgl/src/misc/lv_printf.c ****     else if((frac == 0U) || (frac & 1U)) {
 372:Middlewares/lvgl/src/misc/lv_printf.c ****         // if halfway, round up if odd OR if last digit is 0
 373:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 374:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 375:Middlewares/lvgl/src/misc/lv_printf.c **** 
 376:Middlewares/lvgl/src/misc/lv_printf.c ****     if(prec == 0U) {
 377:Middlewares/lvgl/src/misc/lv_printf.c ****         diff = value - (double)whole;
 378:Middlewares/lvgl/src/misc/lv_printf.c ****         if((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 379:Middlewares/lvgl/src/misc/lv_printf.c ****             // exactly 0.5 and ODD, then round up
 380:Middlewares/lvgl/src/misc/lv_printf.c ****             // 1.5 -> 2, but 2.5 -> 2
 381:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 382:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 383:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 384:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 385:Middlewares/lvgl/src/misc/lv_printf.c ****         unsigned int count = prec;
 386:Middlewares/lvgl/src/misc/lv_printf.c ****         // now do fractional part, as an unsigned number
ARM GAS  /tmp/ccdN7cBB.s 			page 25


 387:Middlewares/lvgl/src/misc/lv_printf.c ****         while(len < PRINTF_FTOA_BUFFER_SIZE) {
 388:Middlewares/lvgl/src/misc/lv_printf.c ****             --count;
 389:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = (char)(48U + (frac % 10U));
 390:Middlewares/lvgl/src/misc/lv_printf.c ****             if(!(frac /= 10U)) {
 391:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 392:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 393:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 394:Middlewares/lvgl/src/misc/lv_printf.c ****         // add extra 0s
 395:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 396:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 397:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 398:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_FTOA_BUFFER_SIZE) {
 399:Middlewares/lvgl/src/misc/lv_printf.c ****             // add decimal
 400:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '.';
 401:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 402:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 403:Middlewares/lvgl/src/misc/lv_printf.c **** 
 404:Middlewares/lvgl/src/misc/lv_printf.c ****     // do whole part, number is reversed
 405:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len < PRINTF_FTOA_BUFFER_SIZE) {
 406:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = (char)(48 + (whole % 10));
 407:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(whole /= 10)) {
 408:Middlewares/lvgl/src/misc/lv_printf.c ****             break;
 409:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 410:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 411:Middlewares/lvgl/src/misc/lv_printf.c **** 
 412:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 413:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 414:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 415:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 416:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 417:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 418:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 419:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 420:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 421:Middlewares/lvgl/src/misc/lv_printf.c **** 
 422:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 424:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 425:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 426:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 427:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 428:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 429:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 430:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 431:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 432:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 433:Middlewares/lvgl/src/misc/lv_printf.c **** 
 434:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 435:Middlewares/lvgl/src/misc/lv_printf.c **** }
 436:Middlewares/lvgl/src/misc/lv_printf.c **** 
 437:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 438:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 439:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 440:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 441:Middlewares/lvgl/src/misc/lv_printf.c **** {
 442:Middlewares/lvgl/src/misc/lv_printf.c ****     // check for NaN and special values
 443:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
ARM GAS  /tmp/ccdN7cBB.s 			page 26


 444:Middlewares/lvgl/src/misc/lv_printf.c ****         return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 445:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 446:Middlewares/lvgl/src/misc/lv_printf.c **** 
 447:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the sign
 448:Middlewares/lvgl/src/misc/lv_printf.c ****     const bool negative = value < 0;
 449:Middlewares/lvgl/src/misc/lv_printf.c ****     if(negative) {
 450:Middlewares/lvgl/src/misc/lv_printf.c ****         value = -value;
 451:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 452:Middlewares/lvgl/src/misc/lv_printf.c **** 
 453:Middlewares/lvgl/src/misc/lv_printf.c ****     // default precision
 454:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 455:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 456:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 457:Middlewares/lvgl/src/misc/lv_printf.c **** 
 458:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the decimal exponent
 459:Middlewares/lvgl/src/misc/lv_printf.c ****     // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 460:Middlewares/lvgl/src/misc/lv_printf.c ****     union {
 461:Middlewares/lvgl/src/misc/lv_printf.c ****         uint64_t U;
 462:Middlewares/lvgl/src/misc/lv_printf.c ****         double   F;
 463:Middlewares/lvgl/src/misc/lv_printf.c ****     } conv;
 464:Middlewares/lvgl/src/misc/lv_printf.c **** 
 465:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F = value;
 466:Middlewares/lvgl/src/misc/lv_printf.c ****     int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 467:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is
 468:Middlewares/lvgl/src/misc/lv_printf.c ****     // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 469:Middlewares/lvgl/src/misc/lv_printf.c ****     int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602
 470:Middlewares/lvgl/src/misc/lv_printf.c ****     // now we want to compute 10^expval but we want to be sure it won't overflow
 471:Middlewares/lvgl/src/misc/lv_printf.c ****     exp2 = (int)(expval * 3.321928094887362 + 0.5);
 472:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 473:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z2 = z * z;
 474:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (uint64_t)(exp2 + 1023) << 52U;
 475:Middlewares/lvgl/src/misc/lv_printf.c ****     // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_func
 476:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 477:Middlewares/lvgl/src/misc/lv_printf.c ****     // correct for rounding errors
 478:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < conv.F) {
 479:Middlewares/lvgl/src/misc/lv_printf.c ****         expval--;
 480:Middlewares/lvgl/src/misc/lv_printf.c ****         conv.F /= 10;
 481:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 482:Middlewares/lvgl/src/misc/lv_printf.c **** 
 483:Middlewares/lvgl/src/misc/lv_printf.c ****     // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 484:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 485:Middlewares/lvgl/src/misc/lv_printf.c **** 
 486:Middlewares/lvgl/src/misc/lv_printf.c ****     // in "%g" mode, "prec" is the number of *significant figures* not decimals
 487:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_ADAPT_EXP) {
 488:Middlewares/lvgl/src/misc/lv_printf.c ****         // do we want to fall-back to "%f" mode?
 489:Middlewares/lvgl/src/misc/lv_printf.c ****         if((value >= 1e-4) && (value < 1e6)) {
 490:Middlewares/lvgl/src/misc/lv_printf.c ****             if((int)prec > expval) {
 491:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = (unsigned)((int)prec - expval - 1);
 492:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 493:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 494:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = 0;
 495:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 496:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 497:Middlewares/lvgl/src/misc/lv_printf.c ****             // no characters in exponent
 498:Middlewares/lvgl/src/misc/lv_printf.c ****             minwidth = 0U;
 499:Middlewares/lvgl/src/misc/lv_printf.c ****             expval   = 0;
 500:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/ccdN7cBB.s 			page 27


 501:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 502:Middlewares/lvgl/src/misc/lv_printf.c ****             // we use one sigfig for the whole part
 503:Middlewares/lvgl/src/misc/lv_printf.c ****             if((prec > 0) && (flags & FLAGS_PRECISION)) {
 504:Middlewares/lvgl/src/misc/lv_printf.c ****                 --prec;
 505:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 506:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 508:Middlewares/lvgl/src/misc/lv_printf.c **** 
 509:Middlewares/lvgl/src/misc/lv_printf.c ****     // will everything fit?
 510:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int fwidth = width;
 511:Middlewares/lvgl/src/misc/lv_printf.c ****     if(width > minwidth) {
 512:Middlewares/lvgl/src/misc/lv_printf.c ****         // we didn't fall-back so subtract the characters required for the exponent
 513:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth -= minwidth;
 514:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 515:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 516:Middlewares/lvgl/src/misc/lv_printf.c ****         // not enough characters, so go back to default sizing
 517:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 518:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 519:Middlewares/lvgl/src/misc/lv_printf.c ****     if((flags & FLAGS_LEFT) && minwidth) {
 520:Middlewares/lvgl/src/misc/lv_printf.c ****         // if we're padding on the right, DON'T pad the floating part
 521:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 522:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 523:Middlewares/lvgl/src/misc/lv_printf.c **** 
 524:Middlewares/lvgl/src/misc/lv_printf.c ****     // rescale the float value
 525:Middlewares/lvgl/src/misc/lv_printf.c ****     if(expval) {
 526:Middlewares/lvgl/src/misc/lv_printf.c ****         value /= conv.F;
 527:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 528:Middlewares/lvgl/src/misc/lv_printf.c **** 
 529:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the floating part
 530:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 531:Middlewares/lvgl/src/misc/lv_printf.c ****     idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_A
 532:Middlewares/lvgl/src/misc/lv_printf.c **** 
 533:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the exponent part
 534:Middlewares/lvgl/src/misc/lv_printf.c ****     if(minwidth) {
 535:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponential symbol
 536:Middlewares/lvgl/src/misc/lv_printf.c ****         out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 537:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponent value
 538:Middlewares/lvgl/src/misc/lv_printf.c ****         idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10,
 539:Middlewares/lvgl/src/misc/lv_printf.c ****                          FLAGS_ZEROPAD | FLAGS_PLUS);
 540:Middlewares/lvgl/src/misc/lv_printf.c ****         // might need to right-pad spaces
 541:Middlewares/lvgl/src/misc/lv_printf.c ****         if(flags & FLAGS_LEFT) {
 542:Middlewares/lvgl/src/misc/lv_printf.c ****             while(idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 543:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 545:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 546:Middlewares/lvgl/src/misc/lv_printf.c **** }
 547:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 548:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 549:Middlewares/lvgl/src/misc/lv_printf.c **** 
 550:Middlewares/lvgl/src/misc/lv_printf.c **** // internal vsnprintf
 551:Middlewares/lvgl/src/misc/lv_printf.c **** static int _vsnprintf(out_fct_type out, char * buffer, const size_t maxlen, const char * format, va
 552:Middlewares/lvgl/src/misc/lv_printf.c **** {
 906              		.loc 1 552 1 is_stmt 1 view -0
 907              		.cfi_startproc
 908              		@ args = 4, pretend = 0, frame = 16
 909              		@ frame_needed = 0, uses_anonymous_args = 0
 910              		.loc 1 552 1 is_stmt 0 view .LVU239
ARM GAS  /tmp/ccdN7cBB.s 			page 28


 911 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 912              	.LCFI14:
 913              		.cfi_def_cfa_offset 36
 914              		.cfi_offset 4, -36
 915              		.cfi_offset 5, -32
 916              		.cfi_offset 6, -28
 917              		.cfi_offset 7, -24
 918              		.cfi_offset 8, -20
 919              		.cfi_offset 9, -16
 920              		.cfi_offset 10, -12
 921              		.cfi_offset 11, -8
 922              		.cfi_offset 14, -4
 923 0004 8FB0     		sub	sp, sp, #60
 924              	.LCFI15:
 925              		.cfi_def_cfa_offset 96
 926 0006 0746     		mov	r7, r0
 927 0008 1646     		mov	r6, r2
 928 000a 0D93     		str	r3, [sp, #52]
 553:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int flags, width, precision, n;
 929              		.loc 1 553 5 is_stmt 1 view .LVU240
 554:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t idx = 0U;
 930              		.loc 1 554 5 view .LVU241
 931              	.LVL85:
 555:Middlewares/lvgl/src/misc/lv_printf.c **** 
 556:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!buffer) {
 932              		.loc 1 556 5 view .LVU242
 933              		.loc 1 556 7 is_stmt 0 view .LVU243
 934 000c 8B46     		mov	fp, r1
 935 000e 0029     		cmp	r1, #0
 936 0010 00F0CA82 		beq	.L168
 937              	.L74:
 938              	.LVL86:
 557:Middlewares/lvgl/src/misc/lv_printf.c ****         // use null output function
 558:Middlewares/lvgl/src/misc/lv_printf.c ****         out = _out_null;
 559:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 560:Middlewares/lvgl/src/misc/lv_printf.c **** 
 561:Middlewares/lvgl/src/misc/lv_printf.c ****     while(*format) {
 562:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 563:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format != '%') {
 564:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             out(*format, buffer, idx++, maxlen);
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 567:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 568:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 569:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 570:Middlewares/lvgl/src/misc/lv_printf.c ****             // yes, evaluate it
 571:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 572:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 573:Middlewares/lvgl/src/misc/lv_printf.c **** 
 574:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate flags
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         flags = 0U;
 576:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 577:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 578:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_ZEROPAD;
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
ARM GAS  /tmp/ccdN7cBB.s 			page 29


 582:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 583:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LEFT;
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 588:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_PLUS;
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 593:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_SPACE;
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 598:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_HASH;
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 603:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 604:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 0U;
 605:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 606:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 607:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(n);
 608:Middlewares/lvgl/src/misc/lv_printf.c **** 
 609:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate width field
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         width = 0U;
 611:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 612:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 613:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 614:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(*format == '*') {
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 616:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 618:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 619:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 620:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 621:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int)w;
 622:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 623:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 624:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 625:Middlewares/lvgl/src/misc/lv_printf.c **** 
 626:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate precision field
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         precision = 0U;
 628:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 631:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 632:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 633:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 634:Middlewares/lvgl/src/misc/lv_printf.c ****             else if(*format == '*') {
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 637:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 638:Middlewares/lvgl/src/misc/lv_printf.c ****             }
ARM GAS  /tmp/ccdN7cBB.s 			page 30


 639:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 640:Middlewares/lvgl/src/misc/lv_printf.c **** 
 641:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate length field
 642:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 643:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LONG;
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 649:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 650:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 651:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'h' :
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_SHORT;
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 657:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 658:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 659:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 660:Middlewares/lvgl/src/misc/lv_printf.c ****             case 't' :
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 663:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 664:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 665:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'j' :
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 668:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 669:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 672:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 673:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 674:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 675:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 676:Middlewares/lvgl/src/misc/lv_printf.c **** 
 677:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate specifier
 678:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 679:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 680:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'i' :
 681:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'u' :
 682:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'x' :
 683:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'X' :
 684:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'p' :
 685:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'P' :
 686:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'o' :
 687:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'b' : {
 688:Middlewares/lvgl/src/misc/lv_printf.c ****                     // set the base
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int base;
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 692:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'p' || *format == 'P') {
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 695:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
ARM GAS  /tmp/ccdN7cBB.s 			page 31


 696:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(sizeof(uintptr_t) == sizeof(long long))
 698:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 699:Middlewares/lvgl/src/misc/lv_printf.c ****                         else
 700:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG;
 702:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'o') {
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 705:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'b') {
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 708:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 709:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 10U;
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 712:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 713:Middlewares/lvgl/src/misc/lv_printf.c ****                     // uppercase
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'X' || *format == 'P') {
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 716:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 717:Middlewares/lvgl/src/misc/lv_printf.c **** 
 718:Middlewares/lvgl/src/misc/lv_printf.c ****                     // no plus or space flag for u, x, X, o, b
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format != 'i') && (*format != 'd')) {
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 721:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 722:Middlewares/lvgl/src/misc/lv_printf.c **** 
 723:Middlewares/lvgl/src/misc/lv_printf.c ****                     // ignore '0' flag when precision is given
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 726:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 727:Middlewares/lvgl/src/misc/lv_printf.c **** 
 728:Middlewares/lvgl/src/misc/lv_printf.c ****                     // convert the integer
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format == 'i') || (*format == 'd')) {
 730:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 731:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 732:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long long value = va_arg(va, long long);
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 735:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 736:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 737:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 741:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 742:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 743:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 747:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 748:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 749:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 750:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 751:Middlewares/lvgl/src/misc/lv_printf.c ****                         // unsigned
 752:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
ARM GAS  /tmp/ccdN7cBB.s 			page 32


 753:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 754:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned lon
 755:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 756:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 759:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 760:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 764:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 765:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 768:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 769:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 770:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'f' :
 771:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'F' :
 772:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'F') flags |= FLAGS_UPPERCASE;
 773:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 774:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 775:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 776:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 777:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'e':
 778:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'E':
 779:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'g':
 780:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'G':
 781:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'g') || (*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 782:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'E') || (*format == 'G')) flags |= FLAGS_UPPERCASE;
 783:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 784:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 785:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 786:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 787:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 788:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'c' : {
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = 1U;
 790:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 794:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 795:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 796:Middlewares/lvgl/src/misc/lv_printf.c ****                     // char output
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     out((char)va_arg(va, int), buffer, idx++, maxlen);
 798:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 802:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 803:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 806:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 807:Middlewares/lvgl/src/misc/lv_printf.c **** 
 808:Middlewares/lvgl/src/misc/lv_printf.c ****             case 's' : {
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     const char * p = va_arg(va, char *);
ARM GAS  /tmp/ccdN7cBB.s 			page 33


 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 811:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 814:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 818:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 819:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 820:Middlewares/lvgl/src/misc/lv_printf.c ****                     // string output
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                     while((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 823:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 824:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 828:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 829:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 832:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 833:Middlewares/lvgl/src/misc/lv_printf.c **** 
 834:Middlewares/lvgl/src/misc/lv_printf.c ****             case '%' :
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 out('%', buffer, idx++, maxlen);
 939              		.loc 1 835 17 view .LVU244
 940 0014 0024     		movs	r4, #0
 941              	.LVL87:
 942              	.L149:
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 943              		.loc 1 561 10 is_stmt 1 view .LVU245
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 944              		.loc 1 561 11 is_stmt 0 view .LVU246
 945 0016 0D9B     		ldr	r3, [sp, #52]
 946 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 947              		.loc 1 561 10 view .LVU247
 948 001a 0028     		cmp	r0, #0
 949 001c 00F0C682 		beq	.L169
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 950              		.loc 1 563 9 is_stmt 1 view .LVU248
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 951              		.loc 1 563 11 is_stmt 0 view .LVU249
 952 0020 2528     		cmp	r0, #37
 953 0022 09D0     		beq	.L76
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 954              		.loc 1 565 13 is_stmt 1 view .LVU250
 955 0024 651C     		adds	r5, r4, #1
 956              	.LVL88:
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 957              		.loc 1 565 13 is_stmt 0 view .LVU251
 958 0026 3346     		mov	r3, r6
 959 0028 2246     		mov	r2, r4
 960 002a 5946     		mov	r1, fp
 961 002c B847     		blx	r7
 962              	.LVL89:
ARM GAS  /tmp/ccdN7cBB.s 			page 34


 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 963              		.loc 1 566 13 is_stmt 1 view .LVU252
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 964              		.loc 1 566 19 is_stmt 0 view .LVU253
 965 002e 0D9B     		ldr	r3, [sp, #52]
 966 0030 0133     		adds	r3, r3, #1
 967 0032 0D93     		str	r3, [sp, #52]
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 968              		.loc 1 567 13 is_stmt 1 view .LVU254
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 969              		.loc 1 565 13 is_stmt 0 view .LVU255
 970 0034 2C46     		mov	r4, r5
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 971              		.loc 1 567 13 view .LVU256
 972 0036 EEE7     		b	.L149
 973              	.LVL90:
 974              	.L76:
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 975              		.loc 1 571 13 is_stmt 1 view .LVU257
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 976              		.loc 1 571 19 is_stmt 0 view .LVU258
 977 0038 0133     		adds	r3, r3, #1
 978 003a 0D93     		str	r3, [sp, #52]
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 979              		.loc 1 575 9 is_stmt 1 view .LVU259
 980              	.LVL91:
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 981              		.loc 1 575 15 is_stmt 0 view .LVU260
 982 003c 0025     		movs	r5, #0
 983              	.LVL92:
 984              	.L78:
 576:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 985              		.loc 1 576 9 is_stmt 1 view .LVU261
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 986              		.loc 1 577 13 view .LVU262
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 987              		.loc 1 577 20 is_stmt 0 view .LVU263
 988 003e 0D9B     		ldr	r3, [sp, #52]
 989 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 990 0042 A1F12002 		sub	r2, r1, #32
 991 0046 102A     		cmp	r2, #16
 992 0048 0AD8     		bhi	.L79
 993 004a DFE802F0 		tbb	[pc, r2]
 994              	.L81:
 995 004e 38       		.byte	(.L85-.L81)/2
 996 004f 09       		.byte	(.L79-.L81)/2
 997 0050 09       		.byte	(.L79-.L81)/2
 998 0051 3D       		.byte	(.L84-.L81)/2
 999 0052 09       		.byte	(.L79-.L81)/2
 1000 0053 09       		.byte	(.L79-.L81)/2
 1001 0054 09       		.byte	(.L79-.L81)/2
 1002 0055 09       		.byte	(.L79-.L81)/2
 1003 0056 09       		.byte	(.L79-.L81)/2
 1004 0057 09       		.byte	(.L79-.L81)/2
 1005 0058 09       		.byte	(.L79-.L81)/2
 1006 0059 33       		.byte	(.L83-.L81)/2
 1007 005a 09       		.byte	(.L79-.L81)/2
ARM GAS  /tmp/ccdN7cBB.s 			page 35


 1008 005b 2E       		.byte	(.L82-.L81)/2
 1009 005c 09       		.byte	(.L79-.L81)/2
 1010 005d 09       		.byte	(.L79-.L81)/2
 1011 005e 29       		.byte	(.L80-.L81)/2
 1012 005f 00       		.p2align 1
 1013              	.L79:
 1014              	.LVL93:
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1015              		.loc 1 607 16 is_stmt 1 view .LVU264
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1016              		.loc 1 610 9 view .LVU265
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1017              		.loc 1 611 9 view .LVU266
 1018              	.LBB29:
 1019              	.LBI29:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1020              		.loc 1 153 20 view .LVU267
 1021              	.LBB30:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1022              		.loc 1 155 5 view .LVU268
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1023              		.loc 1 155 24 is_stmt 0 view .LVU269
 1024 0060 A1F13003 		sub	r3, r1, #48
 1025 0064 DBB2     		uxtb	r3, r3
 1026              	.LVL94:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1027              		.loc 1 155 24 view .LVU270
 1028              	.LBE30:
 1029              	.LBE29:
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1030              		.loc 1 611 11 view .LVU271
 1031 0066 092B     		cmp	r3, #9
 1032 0068 33D9     		bls	.L170
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1033              		.loc 1 614 14 is_stmt 1 view .LVU272
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1034              		.loc 1 614 16 is_stmt 0 view .LVU273
 1035 006a 2A29     		cmp	r1, #42
 1036 006c 36D0     		beq	.L171
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1037              		.loc 1 610 15 view .LVU274
 1038 006e 0023     		movs	r3, #0
 1039 0070 0A93     		str	r3, [sp, #40]
 1040              	.LVL95:
 1041              	.L89:
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1042              		.loc 1 627 9 is_stmt 1 view .LVU275
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1043              		.loc 1 628 9 view .LVU276
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1044              		.loc 1 628 12 is_stmt 0 view .LVU277
 1045 0072 0D9B     		ldr	r3, [sp, #52]
 1046 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1047              		.loc 1 628 11 view .LVU278
 1048 0076 2E2A     		cmp	r2, #46
 1049 0078 40D0     		beq	.L172
ARM GAS  /tmp/ccdN7cBB.s 			page 36


 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1050              		.loc 1 627 19 view .LVU279
 1051 007a 4FF0000A 		mov	r10, #0
 1052              	.LVL96:
 1053              	.L92:
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1054              		.loc 1 642 9 is_stmt 1 view .LVU280
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1055              		.loc 1 642 16 is_stmt 0 view .LVU281
 1056 007e 0D9A     		ldr	r2, [sp, #52]
 1057 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1058 0082 683B     		subs	r3, r3, #104
 1059 0084 122B     		cmp	r3, #18
 1060 0086 77D8     		bhi	.L94
 1061 0088 DFE803F0 		tbb	[pc, r3]
 1062              	.L96:
 1063 008c 64       		.byte	(.L100-.L96)/2
 1064 008d 76       		.byte	(.L94-.L96)/2
 1065 008e D3       		.byte	(.L99-.L96)/2
 1066 008f 76       		.byte	(.L94-.L96)/2
 1067 0090 56       		.byte	(.L98-.L96)/2
 1068 0091 76       		.byte	(.L94-.L96)/2
 1069 0092 76       		.byte	(.L94-.L96)/2
 1070 0093 76       		.byte	(.L94-.L96)/2
 1071 0094 76       		.byte	(.L94-.L96)/2
 1072 0095 76       		.byte	(.L94-.L96)/2
 1073 0096 76       		.byte	(.L94-.L96)/2
 1074 0097 76       		.byte	(.L94-.L96)/2
 1075 0098 72       		.byte	(.L97-.L96)/2
 1076 0099 76       		.byte	(.L94-.L96)/2
 1077 009a 76       		.byte	(.L94-.L96)/2
 1078 009b 76       		.byte	(.L94-.L96)/2
 1079 009c 76       		.byte	(.L94-.L96)/2
 1080 009d 76       		.byte	(.L94-.L96)/2
 1081 009e D8       		.byte	(.L95-.L96)/2
 1082              	.LVL97:
 1083 009f 00       		.p2align 1
 1084              	.L80:
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1085              		.loc 1 579 21 is_stmt 1 view .LVU282
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1086              		.loc 1 579 27 is_stmt 0 view .LVU283
 1087 00a0 45F00105 		orr	r5, r5, #1
 1088              	.LVL98:
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1089              		.loc 1 580 21 is_stmt 1 view .LVU284
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1090              		.loc 1 580 27 is_stmt 0 view .LVU285
 1091 00a4 0133     		adds	r3, r3, #1
 1092 00a6 0D93     		str	r3, [sp, #52]
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1093              		.loc 1 581 21 is_stmt 1 view .LVU286
 1094              	.LVL99:
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 1095              		.loc 1 582 21 view .LVU287
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1096              		.loc 1 607 16 view .LVU288
ARM GAS  /tmp/ccdN7cBB.s 			page 37


 1097 00a8 C9E7     		b	.L78
 1098              	.LVL100:
 1099              	.L82:
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1100              		.loc 1 584 21 view .LVU289
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1101              		.loc 1 584 27 is_stmt 0 view .LVU290
 1102 00aa 45F00205 		orr	r5, r5, #2
 1103              	.LVL101:
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1104              		.loc 1 585 21 is_stmt 1 view .LVU291
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1105              		.loc 1 585 27 is_stmt 0 view .LVU292
 1106 00ae 0133     		adds	r3, r3, #1
 1107 00b0 0D93     		str	r3, [sp, #52]
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1108              		.loc 1 586 21 is_stmt 1 view .LVU293
 1109              	.LVL102:
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 1110              		.loc 1 587 21 view .LVU294
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1111              		.loc 1 607 16 view .LVU295
 1112 00b2 C4E7     		b	.L78
 1113              	.LVL103:
 1114              	.L83:
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1115              		.loc 1 589 21 view .LVU296
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1116              		.loc 1 589 27 is_stmt 0 view .LVU297
 1117 00b4 45F00405 		orr	r5, r5, #4
 1118              	.LVL104:
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1119              		.loc 1 590 21 is_stmt 1 view .LVU298
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1120              		.loc 1 590 27 is_stmt 0 view .LVU299
 1121 00b8 0133     		adds	r3, r3, #1
 1122 00ba 0D93     		str	r3, [sp, #52]
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1123              		.loc 1 591 21 is_stmt 1 view .LVU300
 1124              	.LVL105:
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 1125              		.loc 1 592 21 view .LVU301
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1126              		.loc 1 607 16 view .LVU302
 1127 00bc BFE7     		b	.L78
 1128              	.LVL106:
 1129              	.L85:
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1130              		.loc 1 594 21 view .LVU303
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1131              		.loc 1 594 27 is_stmt 0 view .LVU304
 1132 00be 45F00805 		orr	r5, r5, #8
 1133              	.LVL107:
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1134              		.loc 1 595 21 is_stmt 1 view .LVU305
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1135              		.loc 1 595 27 is_stmt 0 view .LVU306
ARM GAS  /tmp/ccdN7cBB.s 			page 38


 1136 00c2 0133     		adds	r3, r3, #1
 1137 00c4 0D93     		str	r3, [sp, #52]
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1138              		.loc 1 596 21 is_stmt 1 view .LVU307
 1139              	.LVL108:
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 1140              		.loc 1 597 21 view .LVU308
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1141              		.loc 1 607 16 view .LVU309
 1142 00c6 BAE7     		b	.L78
 1143              	.LVL109:
 1144              	.L84:
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1145              		.loc 1 599 21 view .LVU310
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1146              		.loc 1 599 27 is_stmt 0 view .LVU311
 1147 00c8 45F01005 		orr	r5, r5, #16
 1148              	.LVL110:
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1149              		.loc 1 600 21 is_stmt 1 view .LVU312
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1150              		.loc 1 600 27 is_stmt 0 view .LVU313
 1151 00cc 0133     		adds	r3, r3, #1
 1152 00ce 0D93     		str	r3, [sp, #52]
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1153              		.loc 1 601 21 is_stmt 1 view .LVU314
 1154              	.LVL111:
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 1155              		.loc 1 602 21 view .LVU315
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1156              		.loc 1 607 16 view .LVU316
 1157 00d0 B5E7     		b	.L78
 1158              	.LVL112:
 1159              	.L170:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1160              		.loc 1 612 13 view .LVU317
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1161              		.loc 1 612 21 is_stmt 0 view .LVU318
 1162 00d2 0DA8     		add	r0, sp, #52
 1163 00d4 FFF7FEFF 		bl	_atoi
 1164              	.LVL113:
 1165 00d8 0A90     		str	r0, [sp, #40]
 1166              	.LVL114:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1167              		.loc 1 612 21 view .LVU319
 1168 00da CAE7     		b	.L89
 1169              	.LVL115:
 1170              	.L171:
 1171              	.LBB31:
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1172              		.loc 1 615 13 is_stmt 1 view .LVU320
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1173              		.loc 1 615 23 is_stmt 0 view .LVU321
 1174 00dc 189B     		ldr	r3, [sp, #96]
 1175 00de 1A1D     		adds	r2, r3, #4
 1176 00e0 1892     		str	r2, [sp, #96]
 1177 00e2 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccdN7cBB.s 			page 39


 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1178              		.loc 1 616 13 is_stmt 1 view .LVU322
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1179              		.loc 1 616 15 is_stmt 0 view .LVU323
 1180 00e4 0028     		cmp	r0, #0
 1181 00e6 04DB     		blt	.L173
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1182              		.loc 1 621 17 is_stmt 1 view .LVU324
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1183              		.loc 1 621 23 is_stmt 0 view .LVU325
 1184 00e8 0A90     		str	r0, [sp, #40]
 1185              	.LVL116:
 1186              	.L91:
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1187              		.loc 1 623 13 is_stmt 1 view .LVU326
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1188              		.loc 1 623 19 is_stmt 0 view .LVU327
 1189 00ea 0D9B     		ldr	r3, [sp, #52]
 1190 00ec 0133     		adds	r3, r3, #1
 1191 00ee 0D93     		str	r3, [sp, #52]
 1192 00f0 BFE7     		b	.L89
 1193              	.LVL117:
 1194              	.L173:
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1195              		.loc 1 617 17 is_stmt 1 view .LVU328
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1196              		.loc 1 617 23 is_stmt 0 view .LVU329
 1197 00f2 45F00205 		orr	r5, r5, #2
 1198              	.LVL118:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1199              		.loc 1 618 17 is_stmt 1 view .LVU330
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1200              		.loc 1 618 40 is_stmt 0 view .LVU331
 1201 00f6 4342     		rsbs	r3, r0, #0
 1202 00f8 0A93     		str	r3, [sp, #40]
 1203              	.LVL119:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1204              		.loc 1 618 40 view .LVU332
 1205 00fa F6E7     		b	.L91
 1206              	.LVL120:
 1207              	.L172:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1208              		.loc 1 618 40 view .LVU333
 1209              	.LBE31:
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1210              		.loc 1 629 13 is_stmt 1 view .LVU334
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1211              		.loc 1 629 19 is_stmt 0 view .LVU335
 1212 00fc 45F48065 		orr	r5, r5, #1024
 1213              	.LVL121:
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1214              		.loc 1 630 13 is_stmt 1 view .LVU336
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1215              		.loc 1 630 19 is_stmt 0 view .LVU337
 1216 0100 5A1C     		adds	r2, r3, #1
 1217 0102 0D92     		str	r2, [sp, #52]
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
ARM GAS  /tmp/ccdN7cBB.s 			page 40


 1218              		.loc 1 631 13 is_stmt 1 view .LVU338
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1219              		.loc 1 631 16 is_stmt 0 view .LVU339
 1220 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1221              	.LVL122:
 1222              	.LBB32:
 1223              	.LBI32:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1224              		.loc 1 153 20 is_stmt 1 view .LVU340
 1225              	.LBB33:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1226              		.loc 1 155 5 view .LVU341
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1227              		.loc 1 155 24 is_stmt 0 view .LVU342
 1228 0106 A2F13003 		sub	r3, r2, #48
 1229 010a DBB2     		uxtb	r3, r3
 1230              	.LVL123:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1231              		.loc 1 155 24 view .LVU343
 1232              	.LBE33:
 1233              	.LBE32:
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1234              		.loc 1 631 15 view .LVU344
 1235 010c 092B     		cmp	r3, #9
 1236 010e 04D9     		bls	.L174
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1237              		.loc 1 634 18 is_stmt 1 view .LVU345
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1238              		.loc 1 634 20 is_stmt 0 view .LVU346
 1239 0110 2A2A     		cmp	r2, #42
 1240 0112 07D0     		beq	.L175
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1241              		.loc 1 627 19 view .LVU347
 1242 0114 4FF0000A 		mov	r10, #0
 1243 0118 B1E7     		b	.L92
 1244              	.L174:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1245              		.loc 1 632 17 is_stmt 1 view .LVU348
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1246              		.loc 1 632 29 is_stmt 0 view .LVU349
 1247 011a 0DA8     		add	r0, sp, #52
 1248 011c FFF7FEFF 		bl	_atoi
 1249              	.LVL124:
 1250 0120 8246     		mov	r10, r0
 1251              	.LVL125:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1252              		.loc 1 632 29 view .LVU350
 1253 0122 ACE7     		b	.L92
 1254              	.LVL126:
 1255              	.L175:
 1256              	.LBB34:
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1257              		.loc 1 635 17 is_stmt 1 view .LVU351
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1258              		.loc 1 635 27 is_stmt 0 view .LVU352
 1259 0124 189B     		ldr	r3, [sp, #96]
 1260 0126 1A1D     		adds	r2, r3, #4
ARM GAS  /tmp/ccdN7cBB.s 			page 41


 1261 0128 1892     		str	r2, [sp, #96]
 1262 012a 1B68     		ldr	r3, [r3]
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1263              		.loc 1 636 17 is_stmt 1 view .LVU353
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1264              		.loc 1 636 59 is_stmt 0 view .LVU354
 1265 012c 23EAE37A 		bic	r10, r3, r3, asr #31
 1266              	.LVL127:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1267              		.loc 1 637 17 is_stmt 1 view .LVU355
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1268              		.loc 1 637 23 is_stmt 0 view .LVU356
 1269 0130 0D9B     		ldr	r3, [sp, #52]
 1270 0132 0133     		adds	r3, r3, #1
 1271 0134 0D93     		str	r3, [sp, #52]
 1272 0136 A2E7     		b	.L92
 1273              	.L98:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1274              		.loc 1 637 23 view .LVU357
 1275              	.LBE34:
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1276              		.loc 1 644 17 is_stmt 1 view .LVU358
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1277              		.loc 1 644 23 is_stmt 0 view .LVU359
 1278 0138 45F48071 		orr	r1, r5, #256
 1279              	.LVL128:
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1280              		.loc 1 645 17 is_stmt 1 view .LVU360
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1281              		.loc 1 645 23 is_stmt 0 view .LVU361
 1282 013c 531C     		adds	r3, r2, #1
 1283 013e 0D93     		str	r3, [sp, #52]
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1284              		.loc 1 646 17 is_stmt 1 view .LVU362
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1285              		.loc 1 646 20 is_stmt 0 view .LVU363
 1286 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1287              		.loc 1 646 19 view .LVU364
 1288 0142 6C2A     		cmp	r2, #108
 1289 0144 01D0     		beq	.L176
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1290              		.loc 1 644 23 view .LVU365
 1291 0146 0D46     		mov	r5, r1
 1292 0148 16E0     		b	.L94
 1293              	.L176:
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1294              		.loc 1 647 21 is_stmt 1 view .LVU366
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1295              		.loc 1 647 27 is_stmt 0 view .LVU367
 1296 014a 45F44075 		orr	r5, r5, #768
 1297              	.LVL129:
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1298              		.loc 1 648 21 is_stmt 1 view .LVU368
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1299              		.loc 1 648 27 is_stmt 0 view .LVU369
 1300 014e 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccdN7cBB.s 			page 42


 1301 0150 0D93     		str	r3, [sp, #52]
 1302 0152 11E0     		b	.L94
 1303              	.L100:
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1304              		.loc 1 652 17 is_stmt 1 view .LVU370
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1305              		.loc 1 652 23 is_stmt 0 view .LVU371
 1306 0154 45F08001 		orr	r1, r5, #128
 1307              	.LVL130:
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1308              		.loc 1 653 17 is_stmt 1 view .LVU372
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1309              		.loc 1 653 23 is_stmt 0 view .LVU373
 1310 0158 531C     		adds	r3, r2, #1
 1311 015a 0D93     		str	r3, [sp, #52]
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1312              		.loc 1 654 17 is_stmt 1 view .LVU374
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1313              		.loc 1 654 20 is_stmt 0 view .LVU375
 1314 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1315              		.loc 1 654 19 view .LVU376
 1316 015e 682A     		cmp	r2, #104
 1317 0160 01D0     		beq	.L177
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1318              		.loc 1 652 23 view .LVU377
 1319 0162 0D46     		mov	r5, r1
 1320 0164 08E0     		b	.L94
 1321              	.L177:
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1322              		.loc 1 655 21 is_stmt 1 view .LVU378
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1323              		.loc 1 655 27 is_stmt 0 view .LVU379
 1324 0166 45F0C005 		orr	r5, r5, #192
 1325              	.LVL131:
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1326              		.loc 1 656 21 is_stmt 1 view .LVU380
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1327              		.loc 1 656 27 is_stmt 0 view .LVU381
 1328 016a 0133     		adds	r3, r3, #1
 1329 016c 0D93     		str	r3, [sp, #52]
 1330 016e 03E0     		b	.L94
 1331              	.L97:
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1332              		.loc 1 661 17 is_stmt 1 view .LVU382
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1333              		.loc 1 661 23 is_stmt 0 view .LVU383
 1334 0170 45F48075 		orr	r5, r5, #256
 1335              	.LVL132:
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1336              		.loc 1 662 17 is_stmt 1 view .LVU384
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1337              		.loc 1 662 23 is_stmt 0 view .LVU385
 1338 0174 0132     		adds	r2, r2, #1
 1339 0176 0D92     		str	r2, [sp, #52]
 663:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1340              		.loc 1 663 17 is_stmt 1 view .LVU386
ARM GAS  /tmp/ccdN7cBB.s 			page 43


 1341              	.L94:
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1342              		.loc 1 678 9 view .LVU387
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1343              		.loc 1 678 16 is_stmt 0 view .LVU388
 1344 0178 0D9B     		ldr	r3, [sp, #52]
 1345 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 1346 017c A0F12503 		sub	r3, r0, #37
 1347 0180 532B     		cmp	r3, #83
 1348 0182 00F20782 		bhi	.L101
 1349 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 1350              	.L103:
 1351 018a FA01     		.2byte	(.L106-.L103)/2
 1352 018c 0502     		.2byte	(.L101-.L103)/2
 1353 018e 0502     		.2byte	(.L101-.L103)/2
 1354 0190 0502     		.2byte	(.L101-.L103)/2
 1355 0192 0502     		.2byte	(.L101-.L103)/2
 1356 0194 0502     		.2byte	(.L101-.L103)/2
 1357 0196 0502     		.2byte	(.L101-.L103)/2
 1358 0198 0502     		.2byte	(.L101-.L103)/2
 1359 019a 0502     		.2byte	(.L101-.L103)/2
 1360 019c 0502     		.2byte	(.L101-.L103)/2
 1361 019e 0502     		.2byte	(.L101-.L103)/2
 1362 01a0 0502     		.2byte	(.L101-.L103)/2
 1363 01a2 0502     		.2byte	(.L101-.L103)/2
 1364 01a4 0502     		.2byte	(.L101-.L103)/2
 1365 01a6 0502     		.2byte	(.L101-.L103)/2
 1366 01a8 0502     		.2byte	(.L101-.L103)/2
 1367 01aa 0502     		.2byte	(.L101-.L103)/2
 1368 01ac 0502     		.2byte	(.L101-.L103)/2
 1369 01ae 0502     		.2byte	(.L101-.L103)/2
 1370 01b0 0502     		.2byte	(.L101-.L103)/2
 1371 01b2 0502     		.2byte	(.L101-.L103)/2
 1372 01b4 0502     		.2byte	(.L101-.L103)/2
 1373 01b6 0502     		.2byte	(.L101-.L103)/2
 1374 01b8 0502     		.2byte	(.L101-.L103)/2
 1375 01ba 0502     		.2byte	(.L101-.L103)/2
 1376 01bc 0502     		.2byte	(.L101-.L103)/2
 1377 01be 0502     		.2byte	(.L101-.L103)/2
 1378 01c0 0502     		.2byte	(.L101-.L103)/2
 1379 01c2 0502     		.2byte	(.L101-.L103)/2
 1380 01c4 0502     		.2byte	(.L101-.L103)/2
 1381 01c6 0502     		.2byte	(.L101-.L103)/2
 1382 01c8 0502     		.2byte	(.L101-.L103)/2
 1383 01ca 0502     		.2byte	(.L101-.L103)/2
 1384 01cc 0502     		.2byte	(.L101-.L103)/2
 1385 01ce 0502     		.2byte	(.L101-.L103)/2
 1386 01d0 0502     		.2byte	(.L101-.L103)/2
 1387 01d2 0502     		.2byte	(.L101-.L103)/2
 1388 01d4 0502     		.2byte	(.L101-.L103)/2
 1389 01d6 0502     		.2byte	(.L101-.L103)/2
 1390 01d8 0502     		.2byte	(.L101-.L103)/2
 1391 01da 0502     		.2byte	(.L101-.L103)/2
 1392 01dc 0502     		.2byte	(.L101-.L103)/2
 1393 01de 0502     		.2byte	(.L101-.L103)/2
 1394 01e0 5E00     		.2byte	(.L102-.L103)/2
 1395 01e2 0502     		.2byte	(.L101-.L103)/2
ARM GAS  /tmp/ccdN7cBB.s 			page 44


 1396 01e4 0502     		.2byte	(.L101-.L103)/2
 1397 01e6 0502     		.2byte	(.L101-.L103)/2
 1398 01e8 0502     		.2byte	(.L101-.L103)/2
 1399 01ea 0502     		.2byte	(.L101-.L103)/2
 1400 01ec 0502     		.2byte	(.L101-.L103)/2
 1401 01ee 0502     		.2byte	(.L101-.L103)/2
 1402 01f0 5E00     		.2byte	(.L102-.L103)/2
 1403 01f2 0502     		.2byte	(.L101-.L103)/2
 1404 01f4 0502     		.2byte	(.L101-.L103)/2
 1405 01f6 0502     		.2byte	(.L101-.L103)/2
 1406 01f8 0502     		.2byte	(.L101-.L103)/2
 1407 01fa 0502     		.2byte	(.L101-.L103)/2
 1408 01fc 0502     		.2byte	(.L101-.L103)/2
 1409 01fe 0502     		.2byte	(.L101-.L103)/2
 1410 0200 0502     		.2byte	(.L101-.L103)/2
 1411 0202 0502     		.2byte	(.L101-.L103)/2
 1412 0204 5E00     		.2byte	(.L102-.L103)/2
 1413 0206 5C01     		.2byte	(.L105-.L103)/2
 1414 0208 5E00     		.2byte	(.L102-.L103)/2
 1415 020a 0502     		.2byte	(.L101-.L103)/2
 1416 020c 0502     		.2byte	(.L101-.L103)/2
 1417 020e 0502     		.2byte	(.L101-.L103)/2
 1418 0210 0502     		.2byte	(.L101-.L103)/2
 1419 0212 5E00     		.2byte	(.L102-.L103)/2
 1420 0214 0502     		.2byte	(.L101-.L103)/2
 1421 0216 0502     		.2byte	(.L101-.L103)/2
 1422 0218 0502     		.2byte	(.L101-.L103)/2
 1423 021a 0502     		.2byte	(.L101-.L103)/2
 1424 021c 0502     		.2byte	(.L101-.L103)/2
 1425 021e 5E00     		.2byte	(.L102-.L103)/2
 1426 0220 5E00     		.2byte	(.L102-.L103)/2
 1427 0222 0502     		.2byte	(.L101-.L103)/2
 1428 0224 0502     		.2byte	(.L101-.L103)/2
 1429 0226 9501     		.2byte	(.L104-.L103)/2
 1430 0228 0502     		.2byte	(.L101-.L103)/2
 1431 022a 5E00     		.2byte	(.L102-.L103)/2
 1432 022c 0502     		.2byte	(.L101-.L103)/2
 1433 022e 0502     		.2byte	(.L101-.L103)/2
 1434 0230 5E00     		.2byte	(.L102-.L103)/2
 1435              		.p2align 1
 1436              	.L99:
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1437              		.loc 1 666 17 is_stmt 1 view .LVU389
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1438              		.loc 1 666 23 is_stmt 0 view .LVU390
 1439 0232 45F40075 		orr	r5, r5, #512
 1440              	.LVL133:
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1441              		.loc 1 667 17 is_stmt 1 view .LVU391
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1442              		.loc 1 667 23 is_stmt 0 view .LVU392
 1443 0236 0132     		adds	r2, r2, #1
 1444 0238 0D92     		str	r2, [sp, #52]
 668:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 1445              		.loc 1 668 17 is_stmt 1 view .LVU393
 1446 023a 9DE7     		b	.L94
 1447              	.L95:
ARM GAS  /tmp/ccdN7cBB.s 			page 45


 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1448              		.loc 1 670 17 view .LVU394
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1449              		.loc 1 670 23 is_stmt 0 view .LVU395
 1450 023c 45F48075 		orr	r5, r5, #256
 1451              	.LVL134:
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1452              		.loc 1 671 17 is_stmt 1 view .LVU396
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1453              		.loc 1 671 23 is_stmt 0 view .LVU397
 1454 0240 0132     		adds	r2, r2, #1
 1455 0242 0D92     		str	r2, [sp, #52]
 672:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 1456              		.loc 1 672 17 is_stmt 1 view .LVU398
 1457 0244 98E7     		b	.L94
 1458              	.L102:
 1459              	.LBB35:
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 1460              		.loc 1 689 21 view .LVU399
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1461              		.loc 1 690 21 view .LVU400
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1462              		.loc 1 690 23 is_stmt 0 view .LVU401
 1463 0246 7828     		cmp	r0, #120
 1464 0248 11D0     		beq	.L158
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1465              		.loc 1 690 39 discriminator 1 view .LVU402
 1466 024a 5828     		cmp	r0, #88
 1467 024c 46D0     		beq	.L159
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1468              		.loc 1 693 26 is_stmt 1 view .LVU403
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1469              		.loc 1 693 28 is_stmt 0 view .LVU404
 1470 024e 7028     		cmp	r0, #112
 1471 0250 09D0     		beq	.L108
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1472              		.loc 1 693 44 discriminator 1 view .LVU405
 1473 0252 5028     		cmp	r0, #80
 1474 0254 07D0     		beq	.L108
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1475              		.loc 1 703 26 is_stmt 1 view .LVU406
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1476              		.loc 1 703 28 is_stmt 0 view .LVU407
 1477 0256 6F28     		cmp	r0, #111
 1478 0258 42D0     		beq	.L160
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1479              		.loc 1 706 26 is_stmt 1 view .LVU408
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1480              		.loc 1 706 28 is_stmt 0 view .LVU409
 1481 025a 6228     		cmp	r0, #98
 1482 025c 42D0     		beq	.L161
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1483              		.loc 1 710 25 is_stmt 1 view .LVU410
 1484              	.LVL135:
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1485              		.loc 1 711 25 view .LVU411
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/ccdN7cBB.s 			page 46


 1486              		.loc 1 711 31 is_stmt 0 view .LVU412
 1487 025e 25F01005 		bic	r5, r5, #16
 1488              	.LVL136:
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1489              		.loc 1 710 30 view .LVU413
 1490 0262 0A23     		movs	r3, #10
 1491 0264 04E0     		b	.L107
 1492              	.LVL137:
 1493              	.L108:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1494              		.loc 1 694 25 is_stmt 1 view .LVU414
 695:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1495              		.loc 1 695 25 view .LVU415
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 1496              		.loc 1 697 25 view .LVU416
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1497              		.loc 1 701 29 view .LVU417
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1498              		.loc 1 701 35 is_stmt 0 view .LVU418
 1499 0266 45F48875 		orr	r5, r5, #272
 1500              	.LVL138:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1501              		.loc 1 694 30 view .LVU419
 1502 026a 1023     		movs	r3, #16
 1503 026c 00E0     		b	.L107
 1504              	.LVL139:
 1505              	.L158:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1506              		.loc 1 691 30 view .LVU420
 1507 026e 1023     		movs	r3, #16
 1508              	.L107:
 1509              	.LVL140:
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1510              		.loc 1 714 21 is_stmt 1 view .LVU421
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1511              		.loc 1 714 23 is_stmt 0 view .LVU422
 1512 0270 5828     		cmp	r0, #88
 1513 0272 01D0     		beq	.L110
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1514              		.loc 1 714 39 discriminator 1 view .LVU423
 1515 0274 5028     		cmp	r0, #80
 1516 0276 01D1     		bne	.L111
 1517              	.L110:
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1518              		.loc 1 715 25 is_stmt 1 view .LVU424
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1519              		.loc 1 715 31 is_stmt 0 view .LVU425
 1520 0278 45F02005 		orr	r5, r5, #32
 1521              	.LVL141:
 1522              	.L111:
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1523              		.loc 1 719 21 is_stmt 1 view .LVU426
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1524              		.loc 1 719 23 is_stmt 0 view .LVU427
 1525 027c 6928     		cmp	r0, #105
 1526 027e 03D0     		beq	.L112
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
ARM GAS  /tmp/ccdN7cBB.s 			page 47


 1527              		.loc 1 719 41 discriminator 1 view .LVU428
 1528 0280 6428     		cmp	r0, #100
 1529 0282 01D0     		beq	.L112
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1530              		.loc 1 720 25 is_stmt 1 view .LVU429
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1531              		.loc 1 720 31 is_stmt 0 view .LVU430
 1532 0284 25F00C05 		bic	r5, r5, #12
 1533              	.LVL142:
 1534              	.L112:
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1535              		.loc 1 724 21 is_stmt 1 view .LVU431
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1536              		.loc 1 724 23 is_stmt 0 view .LVU432
 1537 0288 15F4806F 		tst	r5, #1024
 1538 028c 01D0     		beq	.L113
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1539              		.loc 1 725 25 is_stmt 1 view .LVU433
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1540              		.loc 1 725 31 is_stmt 0 view .LVU434
 1541 028e 25F00105 		bic	r5, r5, #1
 1542              	.LVL143:
 1543              	.L113:
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1544              		.loc 1 729 21 is_stmt 1 view .LVU435
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1545              		.loc 1 729 23 is_stmt 0 view .LVU436
 1546 0292 6928     		cmp	r0, #105
 1547 0294 28D0     		beq	.L114
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1548              		.loc 1 729 41 discriminator 1 view .LVU437
 1549 0296 6428     		cmp	r0, #100
 1550 0298 26D0     		beq	.L114
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1551              		.loc 1 752 25 is_stmt 1 view .LVU438
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1552              		.loc 1 752 27 is_stmt 0 view .LVU439
 1553 029a 15F4007F 		tst	r5, #512
 1554 029e 40F09380 		bne	.L178
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1555              		.loc 1 757 30 is_stmt 1 view .LVU440
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1556              		.loc 1 757 32 is_stmt 0 view .LVU441
 1557 02a2 15F4807F 		tst	r5, #256
 1558 02a6 40F0AA80 		bne	.L179
 1559              	.LBB36:
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1560              		.loc 1 761 29 is_stmt 1 view .LVU442
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1561              		.loc 1 762 115 is_stmt 0 view .LVU443
 1562 02aa 15F0400F 		tst	r5, #64
 1563 02ae 00F0BB80 		beq	.L125
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1564              		.loc 1 761 94 view .LVU444
 1565 02b2 189A     		ldr	r2, [sp, #96]
 1566 02b4 111D     		adds	r1, r2, #4
 1567 02b6 1891     		str	r1, [sp, #96]
ARM GAS  /tmp/ccdN7cBB.s 			page 48


 1568 02b8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1569              	.L126:
 1570              	.LVL144:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1571              		.loc 1 763 29 is_stmt 1 view .LVU445
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1572              		.loc 1 763 35 is_stmt 0 view .LVU446
 1573 02ba 0595     		str	r5, [sp, #20]
 1574 02bc 0A99     		ldr	r1, [sp, #40]
 1575 02be 0491     		str	r1, [sp, #16]
 1576 02c0 CDF80CA0 		str	r10, [sp, #12]
 1577 02c4 0293     		str	r3, [sp, #8]
 1578 02c6 0023     		movs	r3, #0
 1579              	.LVL145:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1580              		.loc 1 763 35 view .LVU447
 1581 02c8 0193     		str	r3, [sp, #4]
 1582 02ca 0092     		str	r2, [sp]
 1583 02cc 3346     		mov	r3, r6
 1584 02ce 2246     		mov	r2, r4
 1585              	.LVL146:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1586              		.loc 1 763 35 view .LVU448
 1587 02d0 5946     		mov	r1, fp
 1588 02d2 3846     		mov	r0, r7
 1589 02d4 FFF7FEFF 		bl	_ntoa_long
 1590              	.LVL147:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1591              		.loc 1 763 35 view .LVU449
 1592 02d8 0446     		mov	r4, r0
 1593              	.LVL148:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1594              		.loc 1 763 35 view .LVU450
 1595 02da 26E0     		b	.L118
 1596              	.LVL149:
 1597              	.L159:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1598              		.loc 1 763 35 view .LVU451
 1599              	.LBE36:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1600              		.loc 1 691 30 view .LVU452
 1601 02dc 1023     		movs	r3, #16
 1602 02de C7E7     		b	.L107
 1603              	.L160:
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1604              		.loc 1 704 30 view .LVU453
 1605 02e0 0823     		movs	r3, #8
 1606 02e2 C5E7     		b	.L107
 1607              	.L161:
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1608              		.loc 1 707 30 view .LVU454
 1609 02e4 0223     		movs	r3, #2
 1610 02e6 C3E7     		b	.L107
 1611              	.LVL150:
 1612              	.L114:
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1613              		.loc 1 731 25 is_stmt 1 view .LVU455
ARM GAS  /tmp/ccdN7cBB.s 			page 49


 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1614              		.loc 1 731 27 is_stmt 0 view .LVU456
 1615 02e8 15F4007F 		tst	r5, #512
 1616 02ec 21D1     		bne	.L180
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1617              		.loc 1 738 30 is_stmt 1 view .LVU457
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1618              		.loc 1 738 32 is_stmt 0 view .LVU458
 1619 02ee 15F4807F 		tst	r5, #256
 1620 02f2 42D1     		bne	.L181
 1621              	.LBB37:
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1622              		.loc 1 744 29 is_stmt 1 view .LVU459
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1623              		.loc 1 744 92 is_stmt 0 view .LVU460
 1624 02f4 15F0400F 		tst	r5, #64
 1625 02f8 58D0     		beq	.L120
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1626              		.loc 1 744 76 view .LVU461
 1627 02fa 189A     		ldr	r2, [sp, #96]
 1628 02fc 111D     		adds	r1, r2, #4
 1629 02fe 1891     		str	r1, [sp, #96]
 1630 0300 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1631              	.L121:
 1632              	.LVL151:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1633              		.loc 1 746 29 is_stmt 1 discriminator 3 view .LVU462
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1634              		.loc 1 746 72 is_stmt 0 discriminator 3 view .LVU463
 1635 0302 82EAE271 		eor	r1, r2, r2, asr #31
 1636 0306 A1EBE271 		sub	r1, r1, r2, asr #31
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1637              		.loc 1 746 35 discriminator 3 view .LVU464
 1638 030a 0595     		str	r5, [sp, #20]
 1639 030c 0A98     		ldr	r0, [sp, #40]
 1640 030e 0490     		str	r0, [sp, #16]
 1641 0310 CDF80CA0 		str	r10, [sp, #12]
 1642 0314 0293     		str	r3, [sp, #8]
 1643 0316 D20F     		lsrs	r2, r2, #31
 1644              	.LVL152:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1645              		.loc 1 746 35 discriminator 3 view .LVU465
 1646 0318 0192     		str	r2, [sp, #4]
 1647 031a 0091     		str	r1, [sp]
 1648 031c 3346     		mov	r3, r6
 1649              	.LVL153:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1650              		.loc 1 746 35 discriminator 3 view .LVU466
 1651 031e 2246     		mov	r2, r4
 1652 0320 5946     		mov	r1, fp
 1653 0322 3846     		mov	r0, r7
 1654 0324 FFF7FEFF 		bl	_ntoa_long
 1655              	.LVL154:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1656              		.loc 1 746 35 discriminator 3 view .LVU467
 1657 0328 0446     		mov	r4, r0
 1658              	.LVL155:
ARM GAS  /tmp/ccdN7cBB.s 			page 50


 1659              	.L118:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1660              		.loc 1 746 35 discriminator 3 view .LVU468
 1661              	.LBE37:
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1662              		.loc 1 766 21 is_stmt 1 view .LVU469
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1663              		.loc 1 766 27 is_stmt 0 view .LVU470
 1664 032a 0D9B     		ldr	r3, [sp, #52]
 1665 032c 0133     		adds	r3, r3, #1
 1666 032e 0D93     		str	r3, [sp, #52]
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1667              		.loc 1 767 21 is_stmt 1 view .LVU471
 1668 0330 71E6     		b	.L149
 1669              	.LVL156:
 1670              	.L180:
 1671              	.LBB38:
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1672              		.loc 1 733 29 view .LVU472
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1673              		.loc 1 733 45 is_stmt 0 view .LVU473
 1674 0332 189A     		ldr	r2, [sp, #96]
 1675 0334 0732     		adds	r2, r2, #7
 1676 0336 22F00702 		bic	r2, r2, #7
 1677 033a 02F10801 		add	r1, r2, #8
 1678 033e 1891     		str	r1, [sp, #96]
 1679 0340 5168     		ldr	r1, [r2, #4]
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1680              		.loc 1 734 29 is_stmt 1 view .LVU474
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1681              		.loc 1 734 77 is_stmt 0 view .LVU475
 1682 0342 1268     		ldr	r2, [r2]
 1683 0344 0846     		mov	r0, r1
 1684 0346 0029     		cmp	r1, #0
 1685 0348 13DB     		blt	.L182
 1686              	.L117:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1687              		.loc 1 734 35 view .LVU476
 1688 034a 0895     		str	r5, [sp, #32]
 1689 034c 0A9D     		ldr	r5, [sp, #40]
 1690              	.LVL157:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1691              		.loc 1 734 35 view .LVU477
 1692 034e 0795     		str	r5, [sp, #28]
 1693 0350 CDF818A0 		str	r10, [sp, #24]
 1694 0354 0493     		str	r3, [sp, #16]
 1695 0356 0023     		movs	r3, #0
 1696              	.LVL158:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1697              		.loc 1 734 35 view .LVU478
 1698 0358 0593     		str	r3, [sp, #20]
 1699 035a C90F     		lsrs	r1, r1, #31
 1700 035c 0291     		str	r1, [sp, #8]
 1701 035e 0092     		str	r2, [sp]
 1702 0360 0190     		str	r0, [sp, #4]
 1703 0362 3346     		mov	r3, r6
 1704 0364 2246     		mov	r2, r4
ARM GAS  /tmp/ccdN7cBB.s 			page 51


 1705 0366 5946     		mov	r1, fp
 1706 0368 3846     		mov	r0, r7
 1707 036a FFF7FEFF 		bl	_ntoa_long_long
 1708              	.LVL159:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1709              		.loc 1 734 35 view .LVU479
 1710 036e 0446     		mov	r4, r0
 1711              	.LVL160:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1712              		.loc 1 734 35 view .LVU480
 1713              	.LBE38:
 1714 0370 DBE7     		b	.L118
 1715              	.LVL161:
 1716              	.L182:
 1717              	.LBB39:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1718              		.loc 1 734 77 view .LVU481
 1719 0372 5242     		negs	r2, r2
 1720 0374 61EB4100 		sbc	r0, r1, r1, lsl #1
 1721 0378 E7E7     		b	.L117
 1722              	.L181:
 1723              	.LBE39:
 1724              	.LBB40:
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1725              		.loc 1 739 29 is_stmt 1 view .LVU482
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1726              		.loc 1 739 40 is_stmt 0 view .LVU483
 1727 037a 189A     		ldr	r2, [sp, #96]
 1728 037c 111D     		adds	r1, r2, #4
 1729 037e 1891     		str	r1, [sp, #96]
 1730 0380 1268     		ldr	r2, [r2]
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1731              		.loc 1 740 29 is_stmt 1 view .LVU484
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1732              		.loc 1 740 72 is_stmt 0 view .LVU485
 1733 0382 82EAE271 		eor	r1, r2, r2, asr #31
 1734 0386 A1EBE271 		sub	r1, r1, r2, asr #31
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1735              		.loc 1 740 35 view .LVU486
 1736 038a 0595     		str	r5, [sp, #20]
 1737 038c 0A98     		ldr	r0, [sp, #40]
 1738 038e 0490     		str	r0, [sp, #16]
 1739 0390 CDF80CA0 		str	r10, [sp, #12]
 1740 0394 0293     		str	r3, [sp, #8]
 1741 0396 D20F     		lsrs	r2, r2, #31
 1742 0398 0192     		str	r2, [sp, #4]
 1743 039a 0091     		str	r1, [sp]
 1744 039c 3346     		mov	r3, r6
 1745              	.LVL162:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1746              		.loc 1 740 35 view .LVU487
 1747 039e 2246     		mov	r2, r4
 1748 03a0 5946     		mov	r1, fp
 1749 03a2 3846     		mov	r0, r7
 1750 03a4 FFF7FEFF 		bl	_ntoa_long
 1751              	.LVL163:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
ARM GAS  /tmp/ccdN7cBB.s 			page 52


 1752              		.loc 1 740 35 view .LVU488
 1753 03a8 0446     		mov	r4, r0
 1754              	.LVL164:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1755              		.loc 1 740 35 view .LVU489
 1756              	.LBE40:
 1757 03aa BEE7     		b	.L118
 1758              	.LVL165:
 1759              	.L120:
 1760              	.LBB41:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1761              		.loc 1 745 141 discriminator 2 view .LVU490
 1762 03ac 15F0800F 		tst	r5, #128
 1763 03b0 05D0     		beq	.L122
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1764              		.loc 1 744 129 view .LVU491
 1765 03b2 189A     		ldr	r2, [sp, #96]
 1766 03b4 111D     		adds	r1, r2, #4
 1767 03b6 1891     		str	r1, [sp, #96]
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1768              		.loc 1 744 118 view .LVU492
 1769 03b8 B2F90020 		ldrsh	r2, [r2]
 1770 03bc A1E7     		b	.L121
 1771              	.L122:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1772              		.loc 1 745 141 view .LVU493
 1773 03be 189A     		ldr	r2, [sp, #96]
 1774 03c0 111D     		adds	r1, r2, #4
 1775 03c2 1891     		str	r1, [sp, #96]
 1776 03c4 1268     		ldr	r2, [r2]
 1777 03c6 9CE7     		b	.L121
 1778              	.L178:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1779              		.loc 1 745 141 view .LVU494
 1780              	.LBE41:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1781              		.loc 1 754 29 is_stmt 1 view .LVU495
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1782              		.loc 1 754 35 is_stmt 0 view .LVU496
 1783 03c8 189A     		ldr	r2, [sp, #96]
 1784 03ca 0732     		adds	r2, r2, #7
 1785 03cc 22F00702 		bic	r2, r2, #7
 1786 03d0 02F10801 		add	r1, r2, #8
 1787 03d4 1891     		str	r1, [sp, #96]
 1788 03d6 0895     		str	r5, [sp, #32]
 1789 03d8 0A99     		ldr	r1, [sp, #40]
 1790 03da 0791     		str	r1, [sp, #28]
 1791 03dc CDF818A0 		str	r10, [sp, #24]
 1792 03e0 0021     		movs	r1, #0
 1793 03e2 0493     		str	r3, [sp, #16]
 1794 03e4 0591     		str	r1, [sp, #20]
 1795 03e6 0291     		str	r1, [sp, #8]
 1796 03e8 0CCA     		ldmia	r2, {r2-r3}
 1797 03ea CDE90023 		strd	r2, [sp]
 1798 03ee 3346     		mov	r3, r6
 1799              	.LVL166:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
ARM GAS  /tmp/ccdN7cBB.s 			page 53


 1800              		.loc 1 754 35 view .LVU497
 1801 03f0 2246     		mov	r2, r4
 1802 03f2 5946     		mov	r1, fp
 1803 03f4 3846     		mov	r0, r7
 1804 03f6 FFF7FEFF 		bl	_ntoa_long_long
 1805              	.LVL167:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1806              		.loc 1 754 35 view .LVU498
 1807 03fa 0446     		mov	r4, r0
 1808              	.LVL168:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1809              		.loc 1 754 35 view .LVU499
 1810 03fc 95E7     		b	.L118
 1811              	.LVL169:
 1812              	.L179:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1813              		.loc 1 758 29 is_stmt 1 view .LVU500
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1814              		.loc 1 758 35 is_stmt 0 view .LVU501
 1815 03fe 189A     		ldr	r2, [sp, #96]
 1816 0400 111D     		adds	r1, r2, #4
 1817 0402 1891     		str	r1, [sp, #96]
 1818 0404 0595     		str	r5, [sp, #20]
 1819 0406 0A99     		ldr	r1, [sp, #40]
 1820 0408 0491     		str	r1, [sp, #16]
 1821 040a CDF80CA0 		str	r10, [sp, #12]
 1822 040e 0293     		str	r3, [sp, #8]
 1823 0410 0023     		movs	r3, #0
 1824              	.LVL170:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1825              		.loc 1 758 35 view .LVU502
 1826 0412 0193     		str	r3, [sp, #4]
 1827 0414 1368     		ldr	r3, [r2]
 1828 0416 0093     		str	r3, [sp]
 1829 0418 3346     		mov	r3, r6
 1830 041a 2246     		mov	r2, r4
 1831 041c 5946     		mov	r1, fp
 1832 041e 3846     		mov	r0, r7
 1833 0420 FFF7FEFF 		bl	_ntoa_long
 1834              	.LVL171:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1835              		.loc 1 758 35 view .LVU503
 1836 0424 0446     		mov	r4, r0
 1837              	.LVL172:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1838              		.loc 1 758 35 view .LVU504
 1839 0426 80E7     		b	.L118
 1840              	.LVL173:
 1841              	.L125:
 1842              	.LBB42:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1843              		.loc 1 762 186 discriminator 2 view .LVU505
 1844 0428 15F0800F 		tst	r5, #128
 1845 042c 04D0     		beq	.L127
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1846              		.loc 1 762 161 view .LVU506
 1847 042e 189A     		ldr	r2, [sp, #96]
ARM GAS  /tmp/ccdN7cBB.s 			page 54


 1848 0430 111D     		adds	r1, r2, #4
 1849 0432 1891     		str	r1, [sp, #96]
 1850 0434 1288     		ldrh	r2, [r2]
 1851 0436 40E7     		b	.L126
 1852              	.L127:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1853              		.loc 1 762 186 view .LVU507
 1854 0438 189A     		ldr	r2, [sp, #96]
 1855 043a 111D     		adds	r1, r2, #4
 1856 043c 1891     		str	r1, [sp, #96]
 1857 043e 1268     		ldr	r2, [r2]
 1858 0440 3BE7     		b	.L126
 1859              	.LVL174:
 1860              	.L105:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1861              		.loc 1 762 186 view .LVU508
 1862              	.LBE42:
 1863              	.LBE35:
 1864              	.LBB43:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1865              		.loc 1 789 21 is_stmt 1 view .LVU509
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1866              		.loc 1 791 21 view .LVU510
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1867              		.loc 1 791 23 is_stmt 0 view .LVU511
 1868 0442 15F00205 		ands	r5, r5, #2
 1869              	.LVL175:
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1870              		.loc 1 791 23 view .LVU512
 1871 0446 1FD0     		beq	.L162
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1872              		.loc 1 789 34 view .LVU513
 1873 0448 4FF00108 		mov	r8, #1
 1874              	.LVL176:
 1875              	.L129:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1876              		.loc 1 797 21 is_stmt 1 view .LVU514
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1877              		.loc 1 797 31 is_stmt 0 view .LVU515
 1878 044c 1898     		ldr	r0, [sp, #96]
 1879 044e 031D     		adds	r3, r0, #4
 1880 0450 1893     		str	r3, [sp, #96]
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1881              		.loc 1 797 21 view .LVU516
 1882 0452 04F10109 		add	r9, r4, #1
 1883              	.LVL177:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1884              		.loc 1 797 21 view .LVU517
 1885 0456 3346     		mov	r3, r6
 1886 0458 2246     		mov	r2, r4
 1887 045a 5946     		mov	r1, fp
 1888 045c 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1889 045e B847     		blx	r7
 1890              	.LVL178:
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1891              		.loc 1 799 21 is_stmt 1 view .LVU518
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
ARM GAS  /tmp/ccdN7cBB.s 			page 55


 1892              		.loc 1 799 23 is_stmt 0 view .LVU519
 1893 0460 BDB9     		cbnz	r5, .L183
 1894              	.LVL179:
 1895              	.L132:
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1896              		.loc 1 804 21 is_stmt 1 view .LVU520
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1897              		.loc 1 804 27 is_stmt 0 view .LVU521
 1898 0462 0D9B     		ldr	r3, [sp, #52]
 1899 0464 0133     		adds	r3, r3, #1
 1900 0466 0D93     		str	r3, [sp, #52]
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1901              		.loc 1 805 21 is_stmt 1 view .LVU522
 1902 0468 4C46     		mov	r4, r9
 1903 046a D4E5     		b	.L149
 1904              	.LVL180:
 1905              	.L130:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1906              		.loc 1 793 29 view .LVU523
 1907 046c 02F10109 		add	r9, r2, #1
 1908              	.LVL181:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1909              		.loc 1 793 29 is_stmt 0 view .LVU524
 1910 0470 3346     		mov	r3, r6
 1911 0472 5946     		mov	r1, fp
 1912 0474 2020     		movs	r0, #32
 1913 0476 B847     		blx	r7
 1914              	.LVL182:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1915              		.loc 1 792 32 view .LVU525
 1916 0478 4346     		mov	r3, r8
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1917              		.loc 1 793 29 view .LVU526
 1918 047a 4A46     		mov	r2, r9
 1919              	.LVL183:
 1920              	.L128:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1921              		.loc 1 792 30 is_stmt 1 view .LVU527
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1922              		.loc 1 792 32 is_stmt 0 view .LVU528
 1923 047c 03F10108 		add	r8, r3, #1
 1924              	.LVL184:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1925              		.loc 1 792 30 view .LVU529
 1926 0480 9A45     		cmp	r10, r3
 1927 0482 F3D8     		bhi	.L130
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1928              		.loc 1 792 30 view .LVU530
 1929 0484 1446     		mov	r4, r2
 1930 0486 E1E7     		b	.L129
 1931              	.LVL185:
 1932              	.L162:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1933              		.loc 1 789 34 view .LVU531
 1934 0488 0123     		movs	r3, #1
 1935 048a DDF828A0 		ldr	r10, [sp, #40]
 1936              	.LVL186:
ARM GAS  /tmp/ccdN7cBB.s 			page 56


 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1937              		.loc 1 789 34 view .LVU532
 1938 048e 2246     		mov	r2, r4
 1939 0490 F4E7     		b	.L128
 1940              	.LVL187:
 1941              	.L183:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1942              		.loc 1 789 34 view .LVU533
 1943 0492 4A46     		mov	r2, r9
 1944 0494 DDF82890 		ldr	r9, [sp, #40]
 1945              	.LVL188:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1946              		.loc 1 789 34 view .LVU534
 1947 0498 06E0     		b	.L131
 1948              	.LVL189:
 1949              	.L133:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1950              		.loc 1 801 29 is_stmt 1 view .LVU535
 1951 049a 551C     		adds	r5, r2, #1
 1952              	.LVL190:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1953              		.loc 1 801 29 is_stmt 0 view .LVU536
 1954 049c 3346     		mov	r3, r6
 1955 049e 5946     		mov	r1, fp
 1956 04a0 2020     		movs	r0, #32
 1957 04a2 B847     		blx	r7
 1958              	.LVL191:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1959              		.loc 1 800 32 view .LVU537
 1960 04a4 A046     		mov	r8, r4
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1961              		.loc 1 801 29 view .LVU538
 1962 04a6 2A46     		mov	r2, r5
 1963              	.LVL192:
 1964              	.L131:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1965              		.loc 1 800 30 is_stmt 1 view .LVU539
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1966              		.loc 1 800 32 is_stmt 0 view .LVU540
 1967 04a8 08F10104 		add	r4, r8, #1
 1968              	.LVL193:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1969              		.loc 1 800 30 view .LVU541
 1970 04ac C145     		cmp	r9, r8
 1971 04ae F4D8     		bhi	.L133
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1972              		.loc 1 800 30 view .LVU542
 1973 04b0 9146     		mov	r9, r2
 1974 04b2 D6E7     		b	.L132
 1975              	.LVL194:
 1976              	.L104:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1977              		.loc 1 800 30 view .LVU543
 1978              	.LBE43:
 1979              	.LBB44:
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1980              		.loc 1 809 21 is_stmt 1 view .LVU544
ARM GAS  /tmp/ccdN7cBB.s 			page 57


 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1981              		.loc 1 809 34 is_stmt 0 view .LVU545
 1982 04b4 189B     		ldr	r3, [sp, #96]
 1983 04b6 1A1D     		adds	r2, r3, #4
 1984 04b8 1892     		str	r2, [sp, #96]
 1985 04ba D3F80090 		ldr	r9, [r3]
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1986              		.loc 1 810 21 is_stmt 1 view .LVU546
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1987              		.loc 1 810 38 is_stmt 0 view .LVU547
 1988 04be BAF1000F 		cmp	r10, #0
 1989 04c2 1ED1     		bne	.L134
 1990 04c4 4FF0FF33 		mov	r3, #-1
 1991              	.L135:
 1992 04c8 C846     		mov	r8, r9
 1993 04ca 02E0     		b	.L136
 1994              	.LVL195:
 1995              	.L138:
 1996              	.LBB45:
 1997              	.LBB46:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 1998              		.loc 1 147 39 is_stmt 1 view .LVU548
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 1999              		.loc 1 147 35 view .LVU549
 2000 04cc 08F10108 		add	r8, r8, #1
 2001              	.LVL196:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2002              		.loc 1 147 31 is_stmt 0 view .LVU550
 2003 04d0 1346     		mov	r3, r2
 2004              	.LVL197:
 2005              	.L136:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2006              		.loc 1 147 18 is_stmt 1 view .LVU551
 2007 04d2 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2008              		.loc 1 147 5 is_stmt 0 view .LVU552
 2009 04d6 12B1     		cbz	r2, .L137
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2010              		.loc 1 147 31 view .LVU553
 2011 04d8 5A1E     		subs	r2, r3, #1
 2012              	.LVL198:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2013              		.loc 1 147 21 view .LVU554
 2014 04da 002B     		cmp	r3, #0
 2015 04dc F6D1     		bne	.L138
 2016              	.LVL199:
 2017              	.L137:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2018              		.loc 1 148 5 is_stmt 1 view .LVU555
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2019              		.loc 1 148 29 is_stmt 0 view .LVU556
 2020 04de A8EB0908 		sub	r8, r8, r9
 2021              	.LVL200:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2022              		.loc 1 148 29 view .LVU557
 2023              	.LBE46:
 2024              	.LBE45:
ARM GAS  /tmp/ccdN7cBB.s 			page 58


 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2025              		.loc 1 812 21 is_stmt 1 view .LVU558
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2026              		.loc 1 812 23 is_stmt 0 view .LVU559
 2027 04e2 15F48063 		ands	r3, r5, #1024
 2028 04e6 0B93     		str	r3, [sp, #44]
 2029 04e8 02D0     		beq	.L139
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2030              		.loc 1 813 25 is_stmt 1 view .LVU560
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2031              		.loc 1 813 27 is_stmt 0 view .LVU561
 2032 04ea D045     		cmp	r8, r10
 2033 04ec 28BF     		it	cs
 2034 04ee D046     		movcs	r8, r10
 2035              	.LVL201:
 2036              	.L139:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2037              		.loc 1 815 21 is_stmt 1 view .LVU562
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2038              		.loc 1 815 23 is_stmt 0 view .LVU563
 2039 04f0 15F00203 		ands	r3, r5, #2
 2040 04f4 0C93     		str	r3, [sp, #48]
 2041 04f6 06D0     		beq	.L184
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2042              		.loc 1 815 23 view .LVU564
 2043 04f8 2246     		mov	r2, r4
 2044 04fa 5446     		mov	r4, r10
 2045              	.LVL202:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2046              		.loc 1 815 23 view .LVU565
 2047 04fc B246     		mov	r10, r6
 2048              	.LVL203:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2049              		.loc 1 815 23 view .LVU566
 2050 04fe 0B9E     		ldr	r6, [sp, #44]
 2051              	.LVL204:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2052              		.loc 1 815 23 view .LVU567
 2053 0500 1DE0     		b	.L143
 2054              	.LVL205:
 2055              	.L134:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2056              		.loc 1 810 38 view .LVU568
 2057 0502 5346     		mov	r3, r10
 2058 0504 E0E7     		b	.L135
 2059              	.LVL206:
 2060              	.L184:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2061              		.loc 1 810 38 view .LVU569
 2062 0506 2246     		mov	r2, r4
 2063 0508 0A9C     		ldr	r4, [sp, #40]
 2064              	.LVL207:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2065              		.loc 1 810 38 view .LVU570
 2066 050a 4346     		mov	r3, r8
 2067 050c 07E0     		b	.L140
 2068              	.LVL208:
ARM GAS  /tmp/ccdN7cBB.s 			page 59


 2069              	.L142:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2070              		.loc 1 817 29 is_stmt 1 view .LVU571
 2071 050e 02F10108 		add	r8, r2, #1
 2072              	.LVL209:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2073              		.loc 1 817 29 is_stmt 0 view .LVU572
 2074 0512 3346     		mov	r3, r6
 2075 0514 5946     		mov	r1, fp
 2076 0516 2020     		movs	r0, #32
 2077 0518 B847     		blx	r7
 2078              	.LVL210:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2079              		.loc 1 816 32 view .LVU573
 2080 051a 2B46     		mov	r3, r5
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2081              		.loc 1 817 29 view .LVU574
 2082 051c 4246     		mov	r2, r8
 2083              	.LVL211:
 2084              	.L140:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2085              		.loc 1 816 30 is_stmt 1 view .LVU575
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2086              		.loc 1 816 32 is_stmt 0 view .LVU576
 2087 051e 5D1C     		adds	r5, r3, #1
 2088              	.LVL212:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2089              		.loc 1 816 30 view .LVU577
 2090 0520 9C42     		cmp	r4, r3
 2091 0522 F4D8     		bhi	.L142
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2092              		.loc 1 816 32 view .LVU578
 2093 0524 A846     		mov	r8, r5
 2094 0526 5446     		mov	r4, r10
 2095 0528 B246     		mov	r10, r6
 2096              	.LVL213:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2097              		.loc 1 816 32 view .LVU579
 2098 052a 0B9E     		ldr	r6, [sp, #44]
 2099              	.LVL214:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2100              		.loc 1 816 32 view .LVU580
 2101 052c 07E0     		b	.L143
 2102              	.LVL215:
 2103              	.L163:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2104              		.loc 1 821 80 view .LVU581
 2105 052e 1C46     		mov	r4, r3
 2106              	.LVL216:
 2107              	.L145:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2108              		.loc 1 822 25 is_stmt 1 view .LVU582
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2109              		.loc 1 822 32 is_stmt 0 view .LVU583
 2110 0530 09F10109 		add	r9, r9, #1
 2111              	.LVL217:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/ccdN7cBB.s 			page 60


 2112              		.loc 1 822 25 view .LVU584
 2113 0534 551C     		adds	r5, r2, #1
 2114              	.LVL218:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2115              		.loc 1 822 25 view .LVU585
 2116 0536 5346     		mov	r3, r10
 2117 0538 5946     		mov	r1, fp
 2118 053a B847     		blx	r7
 2119              	.LVL219:
 2120 053c 2A46     		mov	r2, r5
 2121              	.LVL220:
 2122              	.L143:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2123              		.loc 1 821 26 is_stmt 1 view .LVU586
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2124              		.loc 1 821 28 is_stmt 0 view .LVU587
 2125 053e 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2126              		.loc 1 821 26 view .LVU588
 2127 0542 20B1     		cbz	r0, .L144
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2128              		.loc 1 821 37 discriminator 1 view .LVU589
 2129 0544 002E     		cmp	r6, #0
 2130 0546 F3D0     		beq	.L145
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2131              		.loc 1 821 80 discriminator 2 view .LVU590
 2132 0548 631E     		subs	r3, r4, #1
 2133              	.LVL221:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2134              		.loc 1 821 68 discriminator 2 view .LVU591
 2135 054a 002C     		cmp	r4, #0
 2136 054c EFD1     		bne	.L163
 2137              	.LVL222:
 2138              	.L144:
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2139              		.loc 1 825 23 view .LVU592
 2140 054e 1446     		mov	r4, r2
 2141 0550 5646     		mov	r6, r10
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2142              		.loc 1 825 21 is_stmt 1 view .LVU593
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2143              		.loc 1 825 23 is_stmt 0 view .LVU594
 2144 0552 0C9B     		ldr	r3, [sp, #48]
 2145 0554 1BB9     		cbnz	r3, .L185
 2146              	.LVL223:
 2147              	.L147:
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2148              		.loc 1 830 21 is_stmt 1 view .LVU595
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2149              		.loc 1 830 27 is_stmt 0 view .LVU596
 2150 0556 0D9B     		ldr	r3, [sp, #52]
 2151 0558 0133     		adds	r3, r3, #1
 2152 055a 0D93     		str	r3, [sp, #52]
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2153              		.loc 1 831 21 is_stmt 1 view .LVU597
 2154 055c 5BE5     		b	.L149
 2155              	.LVL224:
ARM GAS  /tmp/ccdN7cBB.s 			page 61


 2156              	.L185:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2157              		.loc 1 831 21 is_stmt 0 view .LVU598
 2158 055e DDF82890 		ldr	r9, [sp, #40]
 2159              	.LVL225:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2160              		.loc 1 831 21 view .LVU599
 2161 0562 06E0     		b	.L146
 2162              	.LVL226:
 2163              	.L148:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2164              		.loc 1 827 29 is_stmt 1 view .LVU600
 2165 0564 551C     		adds	r5, r2, #1
 2166              	.LVL227:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2167              		.loc 1 827 29 is_stmt 0 view .LVU601
 2168 0566 3346     		mov	r3, r6
 2169 0568 5946     		mov	r1, fp
 2170 056a 2020     		movs	r0, #32
 2171 056c B847     		blx	r7
 2172              	.LVL228:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2173              		.loc 1 826 32 view .LVU602
 2174 056e A046     		mov	r8, r4
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2175              		.loc 1 827 29 view .LVU603
 2176 0570 2A46     		mov	r2, r5
 2177              	.LVL229:
 2178              	.L146:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2179              		.loc 1 826 30 is_stmt 1 view .LVU604
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2180              		.loc 1 826 32 is_stmt 0 view .LVU605
 2181 0572 08F10104 		add	r4, r8, #1
 2182              	.LVL230:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2183              		.loc 1 826 30 view .LVU606
 2184 0576 C145     		cmp	r9, r8
 2185 0578 F4D8     		bhi	.L148
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2186              		.loc 1 826 30 view .LVU607
 2187 057a 1446     		mov	r4, r2
 2188              	.LVL231:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2189              		.loc 1 826 30 view .LVU608
 2190 057c EBE7     		b	.L147
 2191              	.LVL232:
 2192              	.L106:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2193              		.loc 1 826 30 view .LVU609
 2194              	.LBE44:
 2195              		.loc 1 835 17 is_stmt 1 view .LVU610
 2196 057e 651C     		adds	r5, r4, #1
 2197              	.LVL233:
 2198              		.loc 1 835 17 is_stmt 0 view .LVU611
 2199 0580 3346     		mov	r3, r6
 2200 0582 2246     		mov	r2, r4
ARM GAS  /tmp/ccdN7cBB.s 			page 62


 2201 0584 5946     		mov	r1, fp
 2202 0586 2520     		movs	r0, #37
 2203 0588 B847     		blx	r7
 2204              	.LVL234:
 836:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2205              		.loc 1 836 17 is_stmt 1 view .LVU612
 2206              		.loc 1 836 23 is_stmt 0 view .LVU613
 2207 058a 0D9B     		ldr	r3, [sp, #52]
 2208 058c 0133     		adds	r3, r3, #1
 2209 058e 0D93     		str	r3, [sp, #52]
 837:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2210              		.loc 1 837 17 is_stmt 1 view .LVU614
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2211              		.loc 1 835 17 is_stmt 0 view .LVU615
 2212 0590 2C46     		mov	r4, r5
 2213              		.loc 1 837 17 view .LVU616
 2214 0592 40E5     		b	.L149
 2215              	.LVL235:
 2216              	.L101:
 838:Middlewares/lvgl/src/misc/lv_printf.c **** 
 839:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 out(*format, buffer, idx++, maxlen);
 2217              		.loc 1 840 17 is_stmt 1 view .LVU617
 2218 0594 651C     		adds	r5, r4, #1
 2219              	.LVL236:
 2220              		.loc 1 840 17 is_stmt 0 view .LVU618
 2221 0596 3346     		mov	r3, r6
 2222 0598 2246     		mov	r2, r4
 2223 059a 5946     		mov	r1, fp
 2224 059c B847     		blx	r7
 2225              	.LVL237:
 841:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2226              		.loc 1 841 17 is_stmt 1 view .LVU619
 2227              		.loc 1 841 23 is_stmt 0 view .LVU620
 2228 059e 0D9B     		ldr	r3, [sp, #52]
 2229 05a0 0133     		adds	r3, r3, #1
 2230 05a2 0D93     		str	r3, [sp, #52]
 842:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2231              		.loc 1 842 17 is_stmt 1 view .LVU621
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2232              		.loc 1 840 17 is_stmt 0 view .LVU622
 2233 05a4 2C46     		mov	r4, r5
 2234              		.loc 1 842 17 view .LVU623
 2235 05a6 36E5     		b	.L149
 2236              	.LVL238:
 2237              	.L168:
 558:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 2238              		.loc 1 558 13 view .LVU624
 2239 05a8 074F     		ldr	r7, .L186
 2240 05aa 33E5     		b	.L74
 2241              	.LVL239:
 2242              	.L169:
 843:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 844:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 845:Middlewares/lvgl/src/misc/lv_printf.c **** 
 846:Middlewares/lvgl/src/misc/lv_printf.c ****     // termination
 847:Middlewares/lvgl/src/misc/lv_printf.c ****     out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
ARM GAS  /tmp/ccdN7cBB.s 			page 63


 2243              		.loc 1 847 5 is_stmt 1 view .LVU625
 2244 05ac B442     		cmp	r4, r6
 2245 05ae 01D3     		bcc	.L164
 2246              		.loc 1 847 5 is_stmt 0 discriminator 1 view .LVU626
 2247 05b0 721E     		subs	r2, r6, #1
 2248 05b2 00E0     		b	.L151
 2249              	.L164:
 2250              		.loc 1 847 5 view .LVU627
 2251 05b4 2246     		mov	r2, r4
 2252              	.L151:
 2253              		.loc 1 847 5 discriminator 4 view .LVU628
 2254 05b6 3346     		mov	r3, r6
 2255 05b8 5946     		mov	r1, fp
 2256 05ba 0020     		movs	r0, #0
 2257 05bc B847     		blx	r7
 2258              	.LVL240:
 848:Middlewares/lvgl/src/misc/lv_printf.c **** 
 849:Middlewares/lvgl/src/misc/lv_printf.c ****     // return written chars without terminating \0
 850:Middlewares/lvgl/src/misc/lv_printf.c ****     return (int)idx;
 2259              		.loc 1 850 5 is_stmt 1 discriminator 4 view .LVU629
 851:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2260              		.loc 1 851 1 is_stmt 0 discriminator 4 view .LVU630
 2261 05be 2046     		mov	r0, r4
 2262 05c0 0FB0     		add	sp, sp, #60
 2263              	.LCFI16:
 2264              		.cfi_def_cfa_offset 36
 2265              		@ sp needed
 2266 05c2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2267              	.LVL241:
 2268              	.L187:
 2269              		.loc 1 851 1 discriminator 4 view .LVU631
 2270 05c6 00BF     		.align	2
 2271              	.L186:
 2272 05c8 00000000 		.word	_out_null
 2273              		.cfi_endproc
 2274              	.LFE9:
 2276              		.section	.text.lv_snprintf,"ax",%progbits
 2277              		.align	1
 2278              		.global	lv_snprintf
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2282              		.fpu softvfp
 2284              	lv_snprintf:
 2285              	.LVL242:
 2286              	.LFB10:
 852:Middlewares/lvgl/src/misc/lv_printf.c **** 
 853:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
 854:Middlewares/lvgl/src/misc/lv_printf.c **** 
 855:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_snprintf(char * buffer, size_t count, const char * format, ...)
 856:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2287              		.loc 1 856 1 is_stmt 1 view -0
 2288              		.cfi_startproc
 2289              		@ args = 4, pretend = 8, frame = 8
 2290              		@ frame_needed = 0, uses_anonymous_args = 1
 2291              		.loc 1 856 1 is_stmt 0 view .LVU633
 2292 0000 0CB4     		push	{r2, r3}
ARM GAS  /tmp/ccdN7cBB.s 			page 64


 2293              	.LCFI17:
 2294              		.cfi_def_cfa_offset 8
 2295              		.cfi_offset 2, -8
 2296              		.cfi_offset 3, -4
 2297 0002 10B5     		push	{r4, lr}
 2298              	.LCFI18:
 2299              		.cfi_def_cfa_offset 16
 2300              		.cfi_offset 4, -16
 2301              		.cfi_offset 14, -12
 2302 0004 84B0     		sub	sp, sp, #16
 2303              	.LCFI19:
 2304              		.cfi_def_cfa_offset 32
 2305 0006 0A46     		mov	r2, r1
 2306 0008 06AC     		add	r4, sp, #24
 2307 000a 54F8043B 		ldr	r3, [r4], #4
 857:Middlewares/lvgl/src/misc/lv_printf.c ****     va_list va;
 2308              		.loc 1 857 5 is_stmt 1 view .LVU634
 858:Middlewares/lvgl/src/misc/lv_printf.c ****     va_start(va, format);
 2309              		.loc 1 858 5 view .LVU635
 2310 000e 0394     		str	r4, [sp, #12]
 859:Middlewares/lvgl/src/misc/lv_printf.c ****     const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 2311              		.loc 1 859 5 view .LVU636
 2312              		.loc 1 859 21 is_stmt 0 view .LVU637
 2313 0010 0094     		str	r4, [sp]
 2314 0012 0146     		mov	r1, r0
 2315              	.LVL243:
 2316              		.loc 1 859 21 view .LVU638
 2317 0014 0348     		ldr	r0, .L190
 2318              	.LVL244:
 2319              		.loc 1 859 21 view .LVU639
 2320 0016 FFF7FEFF 		bl	_vsnprintf
 2321              	.LVL245:
 860:Middlewares/lvgl/src/misc/lv_printf.c ****     va_end(va);
 2322              		.loc 1 860 5 is_stmt 1 view .LVU640
 861:Middlewares/lvgl/src/misc/lv_printf.c ****     return ret;
 2323              		.loc 1 861 5 view .LVU641
 862:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2324              		.loc 1 862 1 is_stmt 0 view .LVU642
 2325 001a 04B0     		add	sp, sp, #16
 2326              	.LCFI20:
 2327              		.cfi_def_cfa_offset 16
 2328              		@ sp needed
 2329 001c BDE81040 		pop	{r4, lr}
 2330              	.LCFI21:
 2331              		.cfi_restore 14
 2332              		.cfi_restore 4
 2333              		.cfi_def_cfa_offset 8
 2334 0020 02B0     		add	sp, sp, #8
 2335              	.LCFI22:
 2336              		.cfi_restore 3
 2337              		.cfi_restore 2
 2338              		.cfi_def_cfa_offset 0
 2339 0022 7047     		bx	lr
 2340              	.L191:
 2341              		.align	2
 2342              	.L190:
 2343 0024 00000000 		.word	_out_buffer
ARM GAS  /tmp/ccdN7cBB.s 			page 65


 2344              		.cfi_endproc
 2345              	.LFE10:
 2347              		.section	.text.lv_vsnprintf,"ax",%progbits
 2348              		.align	1
 2349              		.global	lv_vsnprintf
 2350              		.syntax unified
 2351              		.thumb
 2352              		.thumb_func
 2353              		.fpu softvfp
 2355              	lv_vsnprintf:
 2356              	.LVL246:
 2357              	.LFB11:
 863:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_vsnprintf(char * buffer, size_t count, const char * format, va_list va)
 865:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2358              		.loc 1 865 1 is_stmt 1 view -0
 2359              		.cfi_startproc
 2360              		@ args = 0, pretend = 0, frame = 0
 2361              		@ frame_needed = 0, uses_anonymous_args = 0
 2362              		.loc 1 865 1 is_stmt 0 view .LVU644
 2363 0000 00B5     		push	{lr}
 2364              	.LCFI23:
 2365              		.cfi_def_cfa_offset 4
 2366              		.cfi_offset 14, -4
 2367 0002 83B0     		sub	sp, sp, #12
 2368              	.LCFI24:
 2369              		.cfi_def_cfa_offset 16
 866:Middlewares/lvgl/src/misc/lv_printf.c ****     return _vsnprintf(_out_buffer, buffer, count, format, va);
 2370              		.loc 1 866 5 is_stmt 1 view .LVU645
 2371              		.loc 1 866 12 is_stmt 0 view .LVU646
 2372 0004 0093     		str	r3, [sp]
 2373 0006 1346     		mov	r3, r2
 2374              	.LVL247:
 2375              		.loc 1 866 12 view .LVU647
 2376 0008 0A46     		mov	r2, r1
 2377              	.LVL248:
 2378              		.loc 1 866 12 view .LVU648
 2379 000a 0146     		mov	r1, r0
 2380              	.LVL249:
 2381              		.loc 1 866 12 view .LVU649
 2382 000c 0248     		ldr	r0, .L194
 2383              	.LVL250:
 2384              		.loc 1 866 12 view .LVU650
 2385 000e FFF7FEFF 		bl	_vsnprintf
 2386              	.LVL251:
 867:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2387              		.loc 1 867 1 view .LVU651
 2388 0012 03B0     		add	sp, sp, #12
 2389              	.LCFI25:
 2390              		.cfi_def_cfa_offset 4
 2391              		@ sp needed
 2392 0014 5DF804FB 		ldr	pc, [sp], #4
 2393              	.L195:
 2394              		.align	2
 2395              	.L194:
 2396 0018 00000000 		.word	_out_buffer
 2397              		.cfi_endproc
ARM GAS  /tmp/ccdN7cBB.s 			page 66


 2398              	.LFE11:
 2400              		.text
 2401              	.Letext0:
 2402              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.2.1/include/stdarg.h"
 2403              		.file 3 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h"
 2404              		.file 4 "<built-in>"
ARM GAS  /tmp/ccdN7cBB.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_printf.c
     /tmp/ccdN7cBB.s:16     .text._out_buffer:0000000000000000 $t
     /tmp/ccdN7cBB.s:23     .text._out_buffer:0000000000000000 _out_buffer
     /tmp/ccdN7cBB.s:46     .text._out_null:0000000000000000 $t
     /tmp/ccdN7cBB.s:52     .text._out_null:0000000000000000 _out_null
     /tmp/ccdN7cBB.s:70     .text._atoi:0000000000000000 $t
     /tmp/ccdN7cBB.s:76     .text._atoi:0000000000000000 _atoi
     /tmp/ccdN7cBB.s:141    .text._out_rev:0000000000000000 $t
     /tmp/ccdN7cBB.s:147    .text._out_rev:0000000000000000 _out_rev
     /tmp/ccdN7cBB.s:281    .text._ntoa_format:0000000000000000 $t
     /tmp/ccdN7cBB.s:287    .text._ntoa_format:0000000000000000 _ntoa_format
     /tmp/ccdN7cBB.s:565    .text._ntoa_long:0000000000000000 $t
     /tmp/ccdN7cBB.s:571    .text._ntoa_long:0000000000000000 _ntoa_long
     /tmp/ccdN7cBB.s:720    .text._ntoa_long_long:0000000000000000 $t
     /tmp/ccdN7cBB.s:726    .text._ntoa_long_long:0000000000000000 _ntoa_long_long
     /tmp/ccdN7cBB.s:897    .text._vsnprintf:0000000000000000 $t
     /tmp/ccdN7cBB.s:903    .text._vsnprintf:0000000000000000 _vsnprintf
     /tmp/ccdN7cBB.s:995    .text._vsnprintf:000000000000004e $d
     /tmp/ccdN7cBB.s:1063   .text._vsnprintf:000000000000008c $d
     /tmp/ccdN7cBB.s:1351   .text._vsnprintf:000000000000018a $d
     /tmp/ccdN7cBB.s:1435   .text._vsnprintf:0000000000000232 $t
     /tmp/ccdN7cBB.s:2272   .text._vsnprintf:00000000000005c8 $d
     /tmp/ccdN7cBB.s:2277   .text.lv_snprintf:0000000000000000 $t
     /tmp/ccdN7cBB.s:2284   .text.lv_snprintf:0000000000000000 lv_snprintf
     /tmp/ccdN7cBB.s:2343   .text.lv_snprintf:0000000000000024 $d
     /tmp/ccdN7cBB.s:2348   .text.lv_vsnprintf:0000000000000000 $t
     /tmp/ccdN7cBB.s:2355   .text.lv_vsnprintf:0000000000000000 lv_vsnprintf
     /tmp/ccdN7cBB.s:2396   .text.lv_vsnprintf:0000000000000018 $d
     /tmp/ccdN7cBB.s:1012   .text._vsnprintf:000000000000005f $d
     /tmp/ccdN7cBB.s:1012   .text._vsnprintf:0000000000000060 $t
     /tmp/ccdN7cBB.s:1083   .text._vsnprintf:000000000000009f $d
     /tmp/ccdN7cBB.s:1083   .text._vsnprintf:00000000000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
