Port
LED[0];2
LED[1];2
LED[2];2
LED[3];2
LED[4];2
LED[5];2
LED[6];2
LED[7];2
SevenSegAn[0];2
SevenSegAn[1];2
SevenSegAn[2];2
SevenSegAn[3];2
SevenSegAn[4];2
SevenSegAn[5];2
SevenSegAn[6];2
SevenSegAn[7];2
SevenSegCatHL[0];2
SevenSegCatHL[1];2
SevenSegCatHL[2];2
SevenSegCatHL[3];2
SevenSegCatHL[4];2
SevenSegCatHL[5];2
SevenSegCatHL[6];2
SevenSegCatHL[7];2
SevenSegCatHL[8];2
SevenSegCatHL[9];2
SevenSegCatHL[10];2
SevenSegCatHL[11];2
SevenSegCatHL[12];2
SevenSegCatHL[13];2
SevenSegCatHL[14];2
SevenSegCatHL[15];2
CLK_undiv;1
DIP[0];1
DIP[1];1
DIP[2];1
DIP[3];1
DIP[4];1
DIP[5];1
DIP[6];1
PAUSE_n;1
RESET_n;1

Inst
BKCL_auto_0;gopBKCL
Pin

Inst
BKCL_auto_1;gopBKCL
Pin

Inst
BKCL_auto_2;gopBKCL
Pin

Inst
CLK_undiv_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
CLK_undiv_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[0]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[1]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[2]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[3]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[4]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[5]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
DIP_ibuf[6]/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
DIP_ibuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
GRS_INST/grs_ccs;gopCCS
Pin
DRCFG_ERR;2
DRCFG_OVER;2
FUSE[0];2
FUSE[1];2
FUSE[2];2
FUSE[3];2
FUSE[4];2
FUSE[5];2
FUSE[6];2
FUSE[7];2
FUSE[8];2
FUSE[9];2
FUSE[10];2
FUSE[11];2
FUSE[12];2
FUSE[13];2
FUSE[14];2
FUSE[15];2
FUSE[16];2
FUSE[17];2
FUSE[18];2
FUSE[19];2
FUSE[20];2
FUSE[21];2
FUSE[22];2
FUSE[23];2
FUSE[24];2
FUSE[25];2
FUSE[26];2
FUSE[27];2
FUSE[28];2
FUSE[29];2
FUSE[30];2
FUSE[31];2
GOUTEN;2
GRS_N;2
GWEN;2
ISPAL_DOUT[0];2
ISPAL_DOUT[1];2
ISPAL_DOUT[2];2
ISPAL_DOUT[3];2
ISPAL_DOUT[4];2
ISPAL_DOUT[5];2
ISPAL_DOUT[6];2
ISPAL_DOUT[7];2
ISPAL_DOUT[8];2
ISPAL_DOUT[9];2
ISPAL_DOUT[10];2
ISPAL_DOUT[11];2
ISPAL_DOUT[12];2
ISPAL_DOUT[13];2
ISPAL_DOUT[14];2
ISPAL_DOUT[15];2
ISPAL_DOUT[16];2
ISPAL_DOUT[17];2
ISPAL_DOUT[18];2
ISPAL_DOUT[19];2
ISPAL_DOUT[20];2
ISPAL_DOUT[21];2
ISPAL_DOUT[22];2
ISPAL_DOUT[23];2
ISPAL_DOUT[24];2
ISPAL_DOUT[25];2
ISPAL_DOUT[26];2
ISPAL_DOUT[27];2
ISPAL_DOUT[28];2
ISPAL_DOUT[29];2
ISPAL_DOUT[30];2
ISPAL_DOUT[31];2
OSC_EN;2
PRCFG_ERR;2
PRCFG_OVER;2
RBCRC_ERR;2
RBCRC_VALID;2
SEU_COLUMN_ADDR[0];2
SEU_COLUMN_ADDR[1];2
SEU_COLUMN_ADDR[2];2
SEU_COLUMN_ADDR[3];2
SEU_COLUMN_ADDR[4];2
SEU_COLUMN_ADDR[5];2
SEU_COLUMN_ADDR[6];2
SEU_COLUMN_ADDR[7];2
SEU_COLUMN_NADDR[0];2
SEU_COLUMN_NADDR[1];2
SEU_COLUMN_NADDR[2];2
SEU_COLUMN_NADDR[3];2
SEU_COLUMN_NADDR[4];2
SEU_COLUMN_NADDR[5];2
SEU_COLUMN_NADDR[6];2
SEU_COLUMN_NADDR[7];2
SEU_DED;2
SEU_FRAME_ADDR[0];2
SEU_FRAME_ADDR[1];2
SEU_FRAME_ADDR[2];2
SEU_FRAME_ADDR[3];2
SEU_FRAME_ADDR[4];2
SEU_FRAME_ADDR[5];2
SEU_FRAME_ADDR[6];2
SEU_FRAME_ADDR[7];2
SEU_FRAME_NADDR[0];2
SEU_FRAME_NADDR[1];2
SEU_FRAME_NADDR[2];2
SEU_FRAME_NADDR[3];2
SEU_FRAME_NADDR[4];2
SEU_FRAME_NADDR[5];2
SEU_FRAME_NADDR[6];2
SEU_FRAME_NADDR[7];2
SEU_INDEX[0];2
SEU_INDEX[1];2
SEU_INDEX[2];2
SEU_INDEX[3];2
SEU_INDEX[4];2
SEU_INDEX[5];2
SEU_INDEX[6];2
SEU_INDEX[7];2
SEU_INDEX[8];2
SEU_INDEX[9];2
SEU_INDEX[10];2
SEU_INDEX[11];2
SEU_REGION_ADDR[0];2
SEU_REGION_ADDR[1];2
SEU_REGION_ADDR[2];2
SEU_REGION_ADDR[3];2
SEU_REGION_ADDR[4];2
SEU_REGION_NADDR[0];2
SEU_REGION_NADDR[1];2
SEU_REGION_NADDR[2];2
SEU_REGION_NADDR[3];2
SEU_REGION_NADDR[4];2
SEU_SEC;2
SEU_VALID;2
UID_DOUT;2
UTDO;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
ISPAL_CLK;1
ISPAL_CS_N;1
ISPAL_DIN[0];1
ISPAL_DIN[1];1
ISPAL_DIN[2];1
ISPAL_DIN[3];1
ISPAL_DIN[4];1
ISPAL_DIN[5];1
ISPAL_DIN[6];1
ISPAL_DIN[7];1
ISPAL_DIN[8];1
ISPAL_DIN[9];1
ISPAL_DIN[10];1
ISPAL_DIN[11];1
ISPAL_DIN[12];1
ISPAL_DIN[13];1
ISPAL_DIN[14];1
ISPAL_DIN[15];1
ISPAL_DIN[16];1
ISPAL_DIN[17];1
ISPAL_DIN[18];1
ISPAL_DIN[19];1
ISPAL_DIN[20];1
ISPAL_DIN[21];1
ISPAL_DIN[22];1
ISPAL_DIN[23];1
ISPAL_DIN[24];1
ISPAL_DIN[25];1
ISPAL_DIN[26];1
ISPAL_DIN[27];1
ISPAL_DIN[28];1
ISPAL_DIN[29];1
ISPAL_DIN[30];1
ISPAL_DIN[31];1
ISPAL_RDWR_N;1
OSC_OFF;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1
UMCLK;1
UMCLK_EN_N;1
UTCK;1
UTDI;1
UTMS;1

Inst
LED_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
LED_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
LED_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
N14_0_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N14_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N14_0_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N14_0_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N32[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N32[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N32[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N32[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_26[2]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_30[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_30[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_30[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_30[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_31[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_31[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_31[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_31[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_33[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_33[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_33[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_33[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_35[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_35[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_35[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N52_35[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[7]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[9]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[10]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[11]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[12]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N108[13]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N117_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N117_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N117_inv/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
N125_6/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
PAUSE_n_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
PAUSE_n_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
RESET_n_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
RESET_n_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegAn_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegAn_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[0]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[1]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[2]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[3]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[4]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[5]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[5]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[6]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[6]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[7]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[7]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[8]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[8]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[9]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[9]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[10]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[10]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[11]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[11]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[12]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[12]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[13]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[13]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[14]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[14]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
SevenSegCatHL_obuf[15]/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
SevenSegCatHL_obuf[15]/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
clkbufg_0/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
count_fast[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[9]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[10]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
count_fast[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
enable[0]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
enable[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
enable[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
enable[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
enable[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
genblk1.clk_counter[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
genblk1.clk_counter[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
seven_seg_enable/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/ALUResult_11[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N7_1_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_0/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_9/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_13/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_16/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_18/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_20/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_22/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_23/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_24/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_25/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_26/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_29/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_30/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N11_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N56_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N56_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N56_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N56_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N56_28/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/ALU1/N56_33/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N25_0.fsub_33/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N47_0_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N72_0.fsub_33/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_30/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_31/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_32/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N85_0.fsub_33/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N109_0/gateop_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/N142_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N174_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[16]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[17]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[18]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[19]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[20]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[21]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[22]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[24]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[26]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[27]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[28]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/N191_6[30]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/MCycle1/count[1]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/count[3]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/count[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/sign/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/state/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[31]/opit_0_inv_L7Q_perm;gopLUT7QL6AB
Pin
CECO;2
L6A;2
L6B;2
L7;2
L7Q;2
RSCO;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
CE;1
CLK;1
M;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[48]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[50]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[51]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[52]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[53]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[54]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[55]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[56]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[58]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[59]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[60]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[61]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[62]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/MCycle1/temp_sum[63]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/N0[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[15]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[16]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[17]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[18]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[19]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[20]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[21]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[22]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[24]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[26]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N0[28]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_7[0]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_8[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_8[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[16]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[17]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[18]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[20]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[22]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[25]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[28]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N1_9[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N18[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N18[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N18[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N18[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N19[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N19[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N19[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N19[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N21_0_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_15[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_16[31]_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[16]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_17[17]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_17[18]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_17[19]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_17[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[30]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_17[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_18[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_18[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_18[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_18[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_18[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[25]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_19[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_20[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_20[1]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[2]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[3]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[4]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[6]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[7]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[8]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[9]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[10]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_20[11]_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
wrapper1/ARM1/N26_21[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N26_21[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N34_0_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/N34_0_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/RA1_11[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/RA1_11[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/RA1_11[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/RA1_11[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N2[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[27]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N5[31]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N8[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[16]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[18]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[22]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[30]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N11[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[8]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N16[27]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[7]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[18]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N19[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[17]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[18]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N22[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[24]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[26]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N26[28]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N32[29]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N32[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[16]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[17]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[18]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[20]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N35[22]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[19]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[20]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[21]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[22]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[24]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[26]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[27]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N38[28]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[16]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[17]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[18]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[19]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[20]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[21]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[26]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[27]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[28]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N41[30]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N44[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N44[23]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N44[24]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N44[25]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[14]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[15]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[22]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[25]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[26]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N48[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N50[16]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N50[18]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N50[19]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N50[30]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N50[31]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[20]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[21]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[22]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[23]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[24]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[25]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[26]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[27]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[28]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[29]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[30]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/Shifter1/N52[31]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/CondLogic1/N0_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/CondLogic1/N63/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/CondLogic1/N66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/CondLogic1/N68/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_Control/Decoder1/ALUSrc_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N4_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N10_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N10_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N10_17/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N219_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N253_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N271_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N280/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N281/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N293_1_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N294_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1437_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1454_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1459_1/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1459_8/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1459_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1459_11/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_Control/Decoder1/N1459_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_16/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_17/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_18/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_19/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_20/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_21/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_22/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_23/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_24/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_25/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_26/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_27/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_28/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/N2_1_29/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[11]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[1]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[3]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[4]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[5]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[6]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[11]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[12]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[13]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[14]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[15]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[16]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[17]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[19]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[24]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[25]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[26]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[27]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[28]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[30]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N3[31]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[10]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[20]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[21]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[22]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[23]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[24]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[27]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[29]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[30]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N7[31]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N10_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/N11_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
wrapper1/DATA_CONST_MEM_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/DATA_CONST_MEM_2_0/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/DATA_CONST_MEM_2_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/DATA_CONST_MEM_3_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/DATA_CONST_MEM_3_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/DATA_CONST_MEM_3_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/DATA_VAR_MEM_a_0/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_1/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_2/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_3/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_4/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_5/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_6/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_7/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_8/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_9/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_10/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_11/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_12/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_13/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_14/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_15/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_16/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_17/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_18/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_19/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_20/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_21/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_22/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_23/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_24/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_25/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_26/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_27/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_28/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_29/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_30/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_a_31/ram128x1s;gopRAM128X1S
Pin
DO;2
CLK;1
DI0;1
DI1;1
M;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RADDR1[0];1
RADDR1[1];1
RADDR1[2];1
RADDR1[3];1
RADDR1[4];1
RADDR1[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WADDR[6];1
WE;1

Inst
wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv;gopDRM18K
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA[0];2
QA[1];2
QA[2];2
QA[3];2
QA[4];2
QA[5];2
QA[6];2
QA[7];2
QA[8];2
QA[9];2
QA[10];2
QA[11];2
QA[12];2
QA[13];2
QA[14];2
QA[15];2
QA[16];2
QA[17];2
QB[0];2
QB[1];2
QB[2];2
QB[3];2
QB[4];2
QB[5];2
QB[6];2
QB[7];2
QB[8];2
QB[9];2
QB[10];2
QB[11];2
QB[12];2
QB[13];2
QB[14];2
QB[15];2
QB[16];2
QB[17];2
ADA[0];1
ADA[1];1
ADA[2];1
ADA[3];1
ADA[4];1
ADA[5];1
ADA[6];1
ADA[7];1
ADA[8];1
ADA[9];1
ADA[10];1
ADA[11];1
ADA[12];1
ADA[13];1
ADA_CAS;1
ADB[0];1
ADB[1];1
ADB[2];1
ADB[3];1
ADB[4];1
ADB[5];1
ADB[6];1
ADB[7];1
ADB[8];1
ADB[9];1
ADB[10];1
ADB[11];1
ADB[12];1
ADB[13];1
ADB_CAS;1
ADSA;1
ADSB;1
BEA[0];1
BEA[1];1
BEB[0];1
BEB[1];1
CEA;1
CEB;1
CLKA;1
CLKB;1
DA[0];1
DA[1];1
DA[2];1
DA[3];1
DA[4];1
DA[5];1
DA[6];1
DA[7];1
DA[8];1
DA[9];1
DA[10];1
DA[11];1
DA[12];1
DA[13];1
DA[14];1
DA[15];1
DA[16];1
DA[17];1
DB[0];1
DB[1];1
DB[2];1
DB[3];1
DB[4];1
DB[5];1
DB[6];1
DB[7];1
DB[8];1
DB[9];1
DB[10];1
DB[11];1
DB[12];1
DB[13];1
DB[14];1
DB[15];1
DB[16];1
DB[17];1
OCEA;1
OCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
wrapper1/INSTR_MEM_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_2_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_2_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_2_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_19/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_27/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_29/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_32/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_33/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_34/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_35/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_3_37/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_4_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_4_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_4_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/INSTR_MEM_4_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/LED[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/LED[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
wrapper1/N360_mux8_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N362_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N362_28/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N362_33/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N362_37/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N362_40/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N362_42/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N384_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N384_12/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N384_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N384_22/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N384_24/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N384_27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N398[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N398[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N398[9]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
wrapper1/N398[10]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
HCKBROUTE_0;gopHCKB
Pin
CLKOUT;2
CLKIN;1

Net
CLK_undiv;
CLK_undiv_ibuf/ntD;
CLK_undiv_ibuf/ntDO;
CLK_undiv_ibuf/ntDO_N;
DIP_ibuf[0]/ntD;
DIP_ibuf[0]/ntDO;
DIP_ibuf[0]/ntDO_N;
DIP_ibuf[1]/ntD;
DIP_ibuf[1]/ntDO;
DIP_ibuf[1]/ntDO_N;
DIP_ibuf[2]/ntD;
DIP_ibuf[2]/ntDO;
DIP_ibuf[2]/ntDO_N;
DIP_ibuf[3]/ntD;
DIP_ibuf[3]/ntDO;
DIP_ibuf[3]/ntDO_N;
DIP_ibuf[4]/ntD;
DIP_ibuf[4]/ntDO;
DIP_ibuf[4]/ntDO_N;
DIP_ibuf[5]/ntD;
DIP_ibuf[5]/ntDO;
DIP_ibuf[5]/ntDO_N;
DIP_ibuf[6]/ntD;
DIP_ibuf[6]/ntDO;
DIP_ibuf[6]/ntDO_N;
LED_obuf[0]/ntO;
LED_obuf[0]/ntT;
LED_obuf[1]/ntO;
LED_obuf[1]/ntT;
LED_obuf[2]/ntO;
LED_obuf[2]/ntT;
LED_obuf[3]/ntO;
LED_obuf[3]/ntT;
LED_obuf[4]/ntO;
LED_obuf[4]/ntT;
LED_obuf[5]/ntO;
LED_obuf[5]/ntT;
LED_obuf[6]/ntO;
LED_obuf[6]/ntT;
LED_obuf[7]/ntO;
LED_obuf[7]/ntT;
N102_inv;
N117_inv;
PAUSE_n;
PAUSE_n_ibuf/ntD;
PAUSE_n_ibuf/ntDO;
PAUSE_n_ibuf/ntDO_N;
RESET_n;
RESET_n_ibuf/ntD;
RESET_n_ibuf/ntDO;
RESET_n_ibuf/ntDO_N;
SevenSegAn_obuf[0]/ntO;
SevenSegAn_obuf[0]/ntT;
SevenSegAn_obuf[1]/ntO;
SevenSegAn_obuf[1]/ntT;
SevenSegAn_obuf[2]/ntO;
SevenSegAn_obuf[2]/ntT;
SevenSegAn_obuf[3]/ntO;
SevenSegAn_obuf[3]/ntT;
SevenSegAn_obuf[4]/ntO;
SevenSegAn_obuf[4]/ntT;
SevenSegAn_obuf[5]/ntO;
SevenSegAn_obuf[5]/ntT;
SevenSegAn_obuf[6]/ntO;
SevenSegAn_obuf[6]/ntT;
SevenSegAn_obuf[7]/ntO;
SevenSegAn_obuf[7]/ntT;
SevenSegCatHL_obuf[0]/ntO;
SevenSegCatHL_obuf[0]/ntT;
SevenSegCatHL_obuf[1]/ntO;
SevenSegCatHL_obuf[1]/ntT;
SevenSegCatHL_obuf[2]/ntO;
SevenSegCatHL_obuf[2]/ntT;
SevenSegCatHL_obuf[3]/ntO;
SevenSegCatHL_obuf[3]/ntT;
SevenSegCatHL_obuf[4]/ntO;
SevenSegCatHL_obuf[4]/ntT;
SevenSegCatHL_obuf[5]/ntO;
SevenSegCatHL_obuf[5]/ntT;
SevenSegCatHL_obuf[6]/ntO;
SevenSegCatHL_obuf[6]/ntT;
SevenSegCatHL_obuf[7]/ntO;
SevenSegCatHL_obuf[7]/ntT;
SevenSegCatHL_obuf[8]/ntO;
SevenSegCatHL_obuf[8]/ntT;
SevenSegCatHL_obuf[9]/ntO;
SevenSegCatHL_obuf[9]/ntT;
SevenSegCatHL_obuf[10]/ntO;
SevenSegCatHL_obuf[10]/ntT;
SevenSegCatHL_obuf[11]/ntO;
SevenSegCatHL_obuf[11]/ntT;
SevenSegCatHL_obuf[12]/ntO;
SevenSegCatHL_obuf[12]/ntT;
SevenSegCatHL_obuf[13]/ntO;
SevenSegCatHL_obuf[13]/ntT;
SevenSegCatHL_obuf[14]/ntO;
SevenSegCatHL_obuf[14]/ntT;
SevenSegCatHL_obuf[15]/ntO;
SevenSegCatHL_obuf[15]/ntT;
_N314;
_N315;
_N316;
_N317;
_N318;
_N319;
_N320;
_N321;
_N322;
_N323;
_N324;
_N325;
_N326;
_N327;
_N328;
_N329;
_N330;
_N331;
_N332;
_N333;
_N334;
_N335;
_N336;
_N435;
_N436;
_N437;
_N438;
_N439;
_N440;
_N441;
_N442;
_N443;
_N444;
_N445;
_N446;
_N447;
_N448;
_N449;
_N658;
_N659;
_N660;
_N661;
_N662;
_N663;
_N664;
_N665;
_N670;
_N671;
_N672;
_N673;
_N1735;
_N1737;
_N2324;
_N2331;
_N2336;
_N2338;
_N2339;
nt_CLK_undiv;
nt_PAUSE_n;
nt_RESET_n;
ntclkbufg_0;
seven_seg_enable;
wrapper1/ARM1/ALU1/_N338;
wrapper1/ARM1/ALU1/_N339;
wrapper1/ARM1/ALU1/_N340;
wrapper1/ARM1/ALU1/_N341;
wrapper1/ARM1/ALU1/_N342;
wrapper1/ARM1/ALU1/_N343;
wrapper1/ARM1/ALU1/_N344;
wrapper1/ARM1/ALU1/_N345;
wrapper1/ARM1/ALU1/_N346;
wrapper1/ARM1/ALU1/_N347;
wrapper1/ARM1/ALU1/_N348;
wrapper1/ARM1/ALU1/_N349;
wrapper1/ARM1/ALU1/_N350;
wrapper1/ARM1/ALU1/_N351;
wrapper1/ARM1/ALU1/_N352;
wrapper1/ARM1/ALU1/_N353;
wrapper1/ARM1/ALU1/_N354;
wrapper1/ARM1/ALU1/_N355;
wrapper1/ARM1/ALU1/_N356;
wrapper1/ARM1/ALU1/_N357;
wrapper1/ARM1/ALU1/_N358;
wrapper1/ARM1/ALU1/_N359;
wrapper1/ARM1/ALU1/_N360;
wrapper1/ARM1/ALU1/_N361;
wrapper1/ARM1/ALU1/_N362;
wrapper1/ARM1/ALU1/_N363;
wrapper1/ARM1/ALU1/_N364;
wrapper1/ARM1/ALU1/_N365;
wrapper1/ARM1/ALU1/_N366;
wrapper1/ARM1/ALU1/_N367;
wrapper1/ARM1/ALU1/_N368;
wrapper1/ARM1/ALU1/_N369;
wrapper1/ARM1/ALU1/_N1026;
wrapper1/ARM1/ALU1/_N1028;
wrapper1/ARM1/ALU1/_N1029;
wrapper1/ARM1/ALU1/_N1030;
wrapper1/ARM1/ALU1/_N1031;
wrapper1/ARM1/ALU1/_N1032;
wrapper1/ARM1/ALU1/_N1033;
wrapper1/ARM1/ALU1/_N1034;
wrapper1/ARM1/ALU1/_N1035;
wrapper1/ARM1/ALU1/_N1036;
wrapper1/ARM1/ALU1/_N1037;
wrapper1/ARM1/ALU1/_N1038;
wrapper1/ARM1/ALU1/_N1039;
wrapper1/ARM1/ALU1/_N1040;
wrapper1/ARM1/ALU1/_N1041;
wrapper1/ARM1/ALU1/_N1042;
wrapper1/ARM1/ALU1/_N1043;
wrapper1/ARM1/ALU1/_N1044;
wrapper1/ARM1/ALU1/_N1045;
wrapper1/ARM1/ALU1/_N1046;
wrapper1/ARM1/ALU1/_N1047;
wrapper1/ARM1/ALU1/_N1048;
wrapper1/ARM1/ALU1/_N1049;
wrapper1/ARM1/ALU1/_N1050;
wrapper1/ARM1/ALU1/_N1051;
wrapper1/ARM1/ALU1/_N1052;
wrapper1/ARM1/ALU1/_N1053;
wrapper1/ARM1/ALU1/_N1054;
wrapper1/ARM1/ALU1/_N1055;
wrapper1/ARM1/ALU1/_N1056;
wrapper1/ARM1/ALU1/_N1057;
wrapper1/ARM1/ALU1/_N2286;
wrapper1/ARM1/ALU1/_N2291;
wrapper1/ARM1/ALU1/_N2296;
wrapper1/ARM1/ALU1/_N2301;
wrapper1/ARM1/ALU1/_N2302;
wrapper1/ARM1/ALU1/_N2358;
wrapper1/ARM1/Busy;
wrapper1/ARM1/MCycle1/N121;
wrapper1/ARM1/MCycle1/N123;
wrapper1/ARM1/MCycle1/N174;
wrapper1/ARM1/MCycle1/_N371;
wrapper1/ARM1/MCycle1/_N372;
wrapper1/ARM1/MCycle1/_N373;
wrapper1/ARM1/MCycle1/_N374;
wrapper1/ARM1/MCycle1/_N375;
wrapper1/ARM1/MCycle1/_N376;
wrapper1/ARM1/MCycle1/_N377;
wrapper1/ARM1/MCycle1/_N378;
wrapper1/ARM1/MCycle1/_N379;
wrapper1/ARM1/MCycle1/_N380;
wrapper1/ARM1/MCycle1/_N381;
wrapper1/ARM1/MCycle1/_N382;
wrapper1/ARM1/MCycle1/_N383;
wrapper1/ARM1/MCycle1/_N384;
wrapper1/ARM1/MCycle1/_N385;
wrapper1/ARM1/MCycle1/_N386;
wrapper1/ARM1/MCycle1/_N387;
wrapper1/ARM1/MCycle1/_N388;
wrapper1/ARM1/MCycle1/_N389;
wrapper1/ARM1/MCycle1/_N390;
wrapper1/ARM1/MCycle1/_N391;
wrapper1/ARM1/MCycle1/_N392;
wrapper1/ARM1/MCycle1/_N393;
wrapper1/ARM1/MCycle1/_N394;
wrapper1/ARM1/MCycle1/_N395;
wrapper1/ARM1/MCycle1/_N396;
wrapper1/ARM1/MCycle1/_N397;
wrapper1/ARM1/MCycle1/_N398;
wrapper1/ARM1/MCycle1/_N399;
wrapper1/ARM1/MCycle1/_N400;
wrapper1/ARM1/MCycle1/_N401;
wrapper1/ARM1/MCycle1/_N402;
wrapper1/ARM1/MCycle1/_N1090;
wrapper1/ARM1/MCycle1/_N1091;
wrapper1/ARM1/MCycle1/_N1092;
wrapper1/ARM1/MCycle1/_N1093;
wrapper1/ARM1/MCycle1/_N1094;
wrapper1/ARM1/MCycle1/_N1095;
wrapper1/ARM1/MCycle1/_N1096;
wrapper1/ARM1/MCycle1/_N1097;
wrapper1/ARM1/MCycle1/_N1098;
wrapper1/ARM1/MCycle1/_N1099;
wrapper1/ARM1/MCycle1/_N1100;
wrapper1/ARM1/MCycle1/_N1101;
wrapper1/ARM1/MCycle1/_N1102;
wrapper1/ARM1/MCycle1/_N1103;
wrapper1/ARM1/MCycle1/_N1104;
wrapper1/ARM1/MCycle1/_N1105;
wrapper1/ARM1/MCycle1/_N1106;
wrapper1/ARM1/MCycle1/_N1107;
wrapper1/ARM1/MCycle1/_N1108;
wrapper1/ARM1/MCycle1/_N1109;
wrapper1/ARM1/MCycle1/_N1110;
wrapper1/ARM1/MCycle1/_N1111;
wrapper1/ARM1/MCycle1/_N1112;
wrapper1/ARM1/MCycle1/_N1113;
wrapper1/ARM1/MCycle1/_N1114;
wrapper1/ARM1/MCycle1/_N1115;
wrapper1/ARM1/MCycle1/_N1116;
wrapper1/ARM1/MCycle1/_N1117;
wrapper1/ARM1/MCycle1/_N1118;
wrapper1/ARM1/MCycle1/_N1119;
wrapper1/ARM1/MCycle1/_N1120;
wrapper1/ARM1/MCycle1/_N1122;
wrapper1/ARM1/MCycle1/_N1123;
wrapper1/ARM1/MCycle1/_N1124;
wrapper1/ARM1/MCycle1/_N1125;
wrapper1/ARM1/MCycle1/_N1126;
wrapper1/ARM1/MCycle1/_N1127;
wrapper1/ARM1/MCycle1/_N1128;
wrapper1/ARM1/MCycle1/_N1129;
wrapper1/ARM1/MCycle1/_N1130;
wrapper1/ARM1/MCycle1/_N1131;
wrapper1/ARM1/MCycle1/_N1132;
wrapper1/ARM1/MCycle1/_N1133;
wrapper1/ARM1/MCycle1/_N1134;
wrapper1/ARM1/MCycle1/_N1135;
wrapper1/ARM1/MCycle1/_N1136;
wrapper1/ARM1/MCycle1/_N1137;
wrapper1/ARM1/MCycle1/_N1138;
wrapper1/ARM1/MCycle1/_N1139;
wrapper1/ARM1/MCycle1/_N1140;
wrapper1/ARM1/MCycle1/_N1141;
wrapper1/ARM1/MCycle1/_N1142;
wrapper1/ARM1/MCycle1/_N1143;
wrapper1/ARM1/MCycle1/_N1144;
wrapper1/ARM1/MCycle1/_N1145;
wrapper1/ARM1/MCycle1/_N1146;
wrapper1/ARM1/MCycle1/_N1147;
wrapper1/ARM1/MCycle1/_N1148;
wrapper1/ARM1/MCycle1/_N1149;
wrapper1/ARM1/MCycle1/_N1150;
wrapper1/ARM1/MCycle1/_N1151;
wrapper1/ARM1/MCycle1/_N1152;
wrapper1/ARM1/MCycle1/_N1153;
wrapper1/ARM1/MCycle1/_N1255;
wrapper1/ARM1/MCycle1/_N1356;
wrapper1/ARM1/MCycle1/done;
wrapper1/ARM1/MCycle1/sign;
wrapper1/ARM1/MCycle1/state;
wrapper1/ARM1/MCycle1/wrapper1/ARM1/u_Control/Decoder1/N1466;
wrapper1/ARM1/M_Write;
wrapper1/ARM1/MemtoReg;
wrapper1/ARM1/N34;
wrapper1/ARM1/PCSrc;
wrapper1/ARM1/RegWrite;
wrapper1/ARM1/_N405;
wrapper1/ARM1/_N406;
wrapper1/ARM1/_N407;
wrapper1/ARM1/_N408;
wrapper1/ARM1/_N409;
wrapper1/ARM1/_N410;
wrapper1/ARM1/_N411;
wrapper1/ARM1/_N412;
wrapper1/ARM1/_N413;
wrapper1/ARM1/_N414;
wrapper1/ARM1/_N415;
wrapper1/ARM1/_N416;
wrapper1/ARM1/_N417;
wrapper1/ARM1/_N418;
wrapper1/ARM1/_N419;
wrapper1/ARM1/_N420;
wrapper1/ARM1/_N421;
wrapper1/ARM1/_N422;
wrapper1/ARM1/_N423;
wrapper1/ARM1/_N424;
wrapper1/ARM1/_N425;
wrapper1/ARM1/_N426;
wrapper1/ARM1/_N427;
wrapper1/ARM1/_N428;
wrapper1/ARM1/_N429;
wrapper1/ARM1/_N430;
wrapper1/ARM1/_N431;
wrapper1/ARM1/_N432;
wrapper1/ARM1/_N715;
wrapper1/ARM1/_N718;
wrapper1/ARM1/_N794;
wrapper1/ARM1/_N863;
wrapper1/ARM1/_N870;
wrapper1/ARM1/_N871;
wrapper1/ARM1/_N872;
wrapper1/ARM1/_N873;
wrapper1/ARM1/_N874;
wrapper1/ARM1/_N875;
wrapper1/ARM1/_N876;
wrapper1/ARM1/_N877;
wrapper1/ARM1/_N878;
wrapper1/ARM1/_N879;
wrapper1/ARM1/_N880;
wrapper1/ARM1/_N881;
wrapper1/ARM1/_N882;
wrapper1/ARM1/_N883;
wrapper1/ARM1/_N884;
wrapper1/ARM1/_N885;
wrapper1/ARM1/_N886;
wrapper1/ARM1/_N887;
wrapper1/ARM1/_N888;
wrapper1/ARM1/_N889;
wrapper1/ARM1/_N897;
wrapper1/ARM1/_N898;
wrapper1/ARM1/_N899;
wrapper1/ARM1/_N900;
wrapper1/ARM1/_N901;
wrapper1/ARM1/_N927;
wrapper1/ARM1/_N934;
wrapper1/ARM1/_N935;
wrapper1/ARM1/_N936;
wrapper1/ARM1/_N937;
wrapper1/ARM1/_N938;
wrapper1/ARM1/_N939;
wrapper1/ARM1/_N940;
wrapper1/ARM1/_N941;
wrapper1/ARM1/_N942;
wrapper1/ARM1/_N943;
wrapper1/ARM1/_N944;
wrapper1/ARM1/_N945;
wrapper1/ARM1/_N946;
wrapper1/ARM1/_N947;
wrapper1/ARM1/_N948;
wrapper1/ARM1/_N949;
wrapper1/ARM1/_N950;
wrapper1/ARM1/_N951;
wrapper1/ARM1/_N952;
wrapper1/ARM1/_N953;
wrapper1/ARM1/_N954;
wrapper1/ARM1/_N955;
wrapper1/ARM1/_N956;
wrapper1/ARM1/_N957;
wrapper1/ARM1/_N958;
wrapper1/ARM1/_N960;
wrapper1/ARM1/_N961;
wrapper1/ARM1/_N962;
wrapper1/ARM1/_N963;
wrapper1/ARM1/_N964;
wrapper1/ARM1/_N965;
wrapper1/ARM1/_N1027;
wrapper1/ARM1/_N1724;
wrapper1/ARM1/_N1733;
wrapper1/ARM1/_N2274;
wrapper1/ARM1/u_Control/CondLogic1/CondEx;
wrapper1/ARM1/u_Control/CondLogic1/N0;
wrapper1/ARM1/u_Control/CondLogic1/Z;
wrapper1/ARM1/u_Control/Decoder1/Branch;
wrapper1/ARM1/u_Control/Decoder1/N253;
wrapper1/ARM1/u_Control/Decoder1/N271;
wrapper1/ARM1/u_Control/Decoder1/N272;
wrapper1/ARM1/u_Control/Decoder1/N280;
wrapper1/ARM1/u_Control/Decoder1/N281;
wrapper1/ARM1/u_Control/Decoder1/N293;
wrapper1/ARM1/u_Control/Decoder1/N1443;
wrapper1/ARM1/u_Control/Decoder1/N1454;
wrapper1/ARM1/u_Control/Decoder1/N1457;
wrapper1/ARM1/u_Control/Decoder1/RegW;
wrapper1/ARM1/u_Control/Decoder1/_N0;
wrapper1/ARM1/u_Control/Decoder1/_N2174_7;
wrapper1/ARM1/u_Control/Decoder1/_N2185;
wrapper1/ARM1/u_Control/Decoder1/_N2186;
wrapper1/ARM1/u_Control/Decoder1/_N2263;
wrapper1/ARM1/u_Control/Decoder1/_N2267;
wrapper1/ARM1/u_Control/Decoder1/_N2272;
wrapper1/ARM1/u_Control/Decoder1/_N2307;
wrapper1/ARM1/u_Control/_N1726;
wrapper1/ARM1/u_Control/_N2311;
wrapper1/ARM1/u_Control/_N2313;
wrapper1/ARM1/u_PC/_N452;
wrapper1/ARM1/u_PC/_N453;
wrapper1/ARM1/u_PC/_N454;
wrapper1/ARM1/u_PC/_N455;
wrapper1/ARM1/u_PC/_N456;
wrapper1/ARM1/u_PC/_N457;
wrapper1/ARM1/u_PC/_N458;
wrapper1/ARM1/u_PC/_N459;
wrapper1/ARM1/u_PC/_N460;
wrapper1/ARM1/u_PC/_N461;
wrapper1/ARM1/u_PC/_N462;
wrapper1/ARM1/u_PC/_N463;
wrapper1/ARM1/u_PC/_N464;
wrapper1/ARM1/u_PC/_N465;
wrapper1/ARM1/u_PC/_N466;
wrapper1/ARM1/u_PC/_N467;
wrapper1/ARM1/u_PC/_N468;
wrapper1/ARM1/u_PC/_N469;
wrapper1/ARM1/u_PC/_N470;
wrapper1/ARM1/u_PC/_N471;
wrapper1/ARM1/u_PC/_N472;
wrapper1/ARM1/u_PC/_N473;
wrapper1/ARM1/u_PC/_N474;
wrapper1/ARM1/u_PC/_N475;
wrapper1/ARM1/u_PC/_N476;
wrapper1/ARM1/u_PC/_N477;
wrapper1/ARM1/u_PC/_N478;
wrapper1/ARM1/u_PC/_N479;
wrapper1/ARM1/u_RegisterFile/N10;
wrapper1/ARM1/u_RegisterFile/N11;
wrapper1/N384;
wrapper1/_N481;
wrapper1/_N482;
wrapper1/_N483;
wrapper1/_N484;
wrapper1/_N485;
wrapper1/_N486;
wrapper1/_N487;
wrapper1/_N488;
wrapper1/_N489;
wrapper1/_N490;
wrapper1/_N491;
wrapper1/_N492;
wrapper1/_N493;
wrapper1/_N494;
wrapper1/_N495;
wrapper1/_N496;
wrapper1/_N497;
wrapper1/_N498;
wrapper1/_N499;
wrapper1/_N500;
wrapper1/_N501;
wrapper1/_N502;
wrapper1/_N503;
wrapper1/_N504;
wrapper1/_N505;
wrapper1/_N506;
wrapper1/_N507;
wrapper1/_N508;
wrapper1/_N510;
wrapper1/_N511;
wrapper1/_N513;
wrapper1/_N1773;
wrapper1/_N2175_1;
wrapper1/_N2201;
wrapper1/_N2204;
wrapper1/_N2209;
wrapper1/_N2214;
wrapper1/_N2218;
wrapper1/_N2221;
wrapper1/_N2223;
wrapper1/_N2241;
wrapper1/_N2246;
wrapper1/_N2251;
wrapper1/_N2253;
wrapper1/dec_DATA_VAR;
DIP[0];
DIP[1];
DIP[2];
DIP[3];
DIP[4];
DIP[5];
DIP[6];
LED[0];
LED[1];
LED[2];
LED[3];
LED[4];
LED[5];
LED[6];
LED[7];
N52[0];
N52[1];
N52[2];
N52[3];
N169[5];
N169[7];
N169[9];
N169[10];
SEVENSEGHEX[0];
SEVENSEGHEX[1];
SEVENSEGHEX[2];
SEVENSEGHEX[3];
SEVENSEGHEX[4];
SEVENSEGHEX[5];
SEVENSEGHEX[6];
SEVENSEGHEX[7];
SEVENSEGHEX[8];
SEVENSEGHEX[9];
SEVENSEGHEX[10];
SEVENSEGHEX[11];
SEVENSEGHEX[12];
SEVENSEGHEX[13];
SEVENSEGHEX[14];
SEVENSEGHEX[15];
SEVENSEGHEX[16];
SEVENSEGHEX[17];
SEVENSEGHEX[18];
SEVENSEGHEX[19];
SEVENSEGHEX[20];
SEVENSEGHEX[21];
SEVENSEGHEX[22];
SEVENSEGHEX[23];
SEVENSEGHEX[24];
SEVENSEGHEX[25];
SEVENSEGHEX[26];
SEVENSEGHEX[27];
SEVENSEGHEX[28];
SEVENSEGHEX[29];
SEVENSEGHEX[30];
SEVENSEGHEX[31];
SevenSegAn[0];
SevenSegAn[1];
SevenSegAn[2];
SevenSegAn[3];
SevenSegAn[4];
SevenSegAn[5];
SevenSegAn[6];
SevenSegAn[7];
SevenSegCatHL[0];
SevenSegCatHL[1];
SevenSegCatHL[2];
SevenSegCatHL[3];
SevenSegCatHL[4];
SevenSegCatHL[5];
SevenSegCatHL[6];
SevenSegCatHL[7];
SevenSegCatHL[8];
SevenSegCatHL[9];
SevenSegCatHL[10];
SevenSegCatHL[11];
SevenSegCatHL[12];
SevenSegCatHL[13];
SevenSegCatHL[14];
SevenSegCatHL[15];
count_fast[0];
count_fast[1];
count_fast[2];
count_fast[3];
count_fast[4];
count_fast[5];
count_fast[6];
count_fast[7];
count_fast[8];
count_fast[9];
count_fast[10];
count_fast[11];
count_fast[12];
count_fast[13];
count_fast[14];
count_fast[15];
count_fast[16];
enable[0];
enable[1];
enable[2];
enable[3];
enable[4];
enable[5];
enable[6];
enable[7];
genblk1.clk_counter [0];
genblk1.clk_counter [1];
genblk1.clk_counter [2];
genblk1.clk_counter [3];
genblk1.clk_counter [4];
genblk1.clk_counter [5];
genblk1.clk_counter [6];
genblk1.clk_counter [7];
genblk1.clk_counter [8];
genblk1.clk_counter [9];
genblk1.clk_counter [10];
genblk1.clk_counter [11];
genblk1.clk_counter [12];
genblk1.clk_counter [13];
genblk1.clk_counter [14];
genblk1.clk_counter [15];
genblk1.clk_counter [16];
genblk1.clk_counter [17];
genblk1.clk_counter [18];
genblk1.clk_counter [19];
genblk1.clk_counter [20];
genblk1.clk_counter [21];
genblk1.clk_counter [22];
genblk1.clk_counter [23];
genblk1.clk_counter [24];
nt_DIP[0];
nt_DIP[1];
nt_DIP[2];
nt_DIP[3];
nt_DIP[4];
nt_DIP[5];
nt_DIP[6];
nt_LED[0];
nt_LED[1];
nt_LED[2];
nt_LED[3];
nt_LED[4];
nt_LED[5];
nt_LED[6];
nt_LED[7];
nt_SevenSegAn[0];
nt_SevenSegAn[1];
nt_SevenSegAn[2];
nt_SevenSegAn[3];
nt_SevenSegAn[4];
nt_SevenSegAn[5];
nt_SevenSegAn[6];
nt_SevenSegAn[7];
nt_SevenSegCatHL[0];
nt_SevenSegCatHL[1];
nt_SevenSegCatHL[2];
nt_SevenSegCatHL[3];
nt_SevenSegCatHL[4];
nt_SevenSegCatHL[5];
nt_SevenSegCatHL[6];
nt_SevenSegCatHL[8];
nt_SevenSegCatHL[9];
nt_SevenSegCatHL[10];
nt_SevenSegCatHL[11];
nt_SevenSegCatHL[12];
nt_SevenSegCatHL[13];
nt_SevenSegCatHL[14];
wrapper1/ALUResult [0];
wrapper1/ALUResult [1];
wrapper1/ALUResult [2];
wrapper1/ALUResult [3];
wrapper1/ALUResult [4];
wrapper1/ALUResult [5];
wrapper1/ALUResult [6];
wrapper1/ALUResult [7];
wrapper1/ALUResult [8];
wrapper1/ALUResult [10];
wrapper1/ALUResult [12];
wrapper1/ALUResult [13];
wrapper1/ALUResult [14];
wrapper1/ALUResult [15];
wrapper1/ALUResult [16];
wrapper1/ALUResult [17];
wrapper1/ALUResult [18];
wrapper1/ALUResult [19];
wrapper1/ALUResult [20];
wrapper1/ALUResult [21];
wrapper1/ALUResult [22];
wrapper1/ALUResult [23];
wrapper1/ALUResult [24];
wrapper1/ALUResult [25];
wrapper1/ALUResult [26];
wrapper1/ALUResult [28];
wrapper1/ARM1/ALU1/A_and_B [1];
wrapper1/ARM1/ALU1/A_or_B [0];
wrapper1/ARM1/ALU1/A_or_B [1];
wrapper1/ARM1/ALU1/A_or_B [2];
wrapper1/ARM1/ALU1/A_or_B [3];
wrapper1/ARM1/ALU1/A_or_B [4];
wrapper1/ARM1/ALU1/A_or_B [5];
wrapper1/ARM1/ALU1/A_or_B [6];
wrapper1/ARM1/ALU1/A_or_B [7];
wrapper1/ARM1/ALU1/A_or_B [8];
wrapper1/ARM1/ALU1/A_or_B [9];
wrapper1/ARM1/ALU1/A_or_B [10];
wrapper1/ARM1/ALU1/A_or_B [11];
wrapper1/ARM1/ALU1/A_or_B [12];
wrapper1/ARM1/ALU1/A_or_B [13];
wrapper1/ARM1/ALU1/A_or_B [14];
wrapper1/ARM1/ALU1/A_or_B [15];
wrapper1/ARM1/ALU1/A_or_B [16];
wrapper1/ARM1/ALU1/A_or_B [17];
wrapper1/ARM1/ALU1/A_or_B [18];
wrapper1/ARM1/ALU1/A_or_B [19];
wrapper1/ARM1/ALU1/A_or_B [20];
wrapper1/ARM1/ALU1/A_or_B [21];
wrapper1/ARM1/ALU1/A_or_B [22];
wrapper1/ARM1/ALU1/A_or_B [23];
wrapper1/ARM1/ALU1/A_or_B [24];
wrapper1/ARM1/ALU1/A_or_B [25];
wrapper1/ARM1/ALU1/A_or_B [26];
wrapper1/ARM1/ALU1/A_or_B [27];
wrapper1/ARM1/ALU1/A_or_B [28];
wrapper1/ARM1/ALU1/A_or_B [29];
wrapper1/ARM1/ALU1/A_or_B [30];
wrapper1/ARM1/ALU1/A_or_B [31];
wrapper1/ARM1/ALUControl [0];
wrapper1/ARM1/ALUFlags [3];
wrapper1/ARM1/ALUResult [0];
wrapper1/ARM1/ALUResult [2];
wrapper1/ARM1/ALUResult [3];
wrapper1/ARM1/ALUResult [4];
wrapper1/ARM1/ALUResult [5];
wrapper1/ARM1/ALUResult [6];
wrapper1/ARM1/ALUResult [7];
wrapper1/ARM1/ALUResult [8];
wrapper1/ARM1/ALUResult [9];
wrapper1/ARM1/ALUResult [10];
wrapper1/ARM1/ALUResult [11];
wrapper1/ARM1/ALUResult [12];
wrapper1/ARM1/ALUResult [13];
wrapper1/ARM1/ALUResult [14];
wrapper1/ARM1/ALUResult [15];
wrapper1/ARM1/ALUResult [16];
wrapper1/ARM1/ALUResult [17];
wrapper1/ARM1/ALUResult [18];
wrapper1/ARM1/ALUResult [19];
wrapper1/ARM1/ALUResult [20];
wrapper1/ARM1/ALUResult [21];
wrapper1/ARM1/ALUResult [22];
wrapper1/ARM1/ALUResult [23];
wrapper1/ARM1/ALUResult [24];
wrapper1/ARM1/ALUResult [25];
wrapper1/ARM1/ALUResult [26];
wrapper1/ARM1/ALUResult [27];
wrapper1/ARM1/ALUResult [28];
wrapper1/ARM1/ALUResult [29];
wrapper1/ARM1/ALUResult [30];
wrapper1/ARM1/Instr [8];
wrapper1/ARM1/MCycle1/N25 [32];
wrapper1/ARM1/MCycle1/N25 [33];
wrapper1/ARM1/MCycle1/N25 [34];
wrapper1/ARM1/MCycle1/N25 [35];
wrapper1/ARM1/MCycle1/N25 [36];
wrapper1/ARM1/MCycle1/N25 [37];
wrapper1/ARM1/MCycle1/N25 [38];
wrapper1/ARM1/MCycle1/N25 [39];
wrapper1/ARM1/MCycle1/N25 [40];
wrapper1/ARM1/MCycle1/N25 [41];
wrapper1/ARM1/MCycle1/N25 [42];
wrapper1/ARM1/MCycle1/N25 [43];
wrapper1/ARM1/MCycle1/N25 [44];
wrapper1/ARM1/MCycle1/N25 [45];
wrapper1/ARM1/MCycle1/N25 [46];
wrapper1/ARM1/MCycle1/N25 [47];
wrapper1/ARM1/MCycle1/N25 [48];
wrapper1/ARM1/MCycle1/N25 [49];
wrapper1/ARM1/MCycle1/N25 [50];
wrapper1/ARM1/MCycle1/N25 [51];
wrapper1/ARM1/MCycle1/N25 [52];
wrapper1/ARM1/MCycle1/N25 [53];
wrapper1/ARM1/MCycle1/N25 [54];
wrapper1/ARM1/MCycle1/N25 [55];
wrapper1/ARM1/MCycle1/N25 [56];
wrapper1/ARM1/MCycle1/N25 [57];
wrapper1/ARM1/MCycle1/N25 [58];
wrapper1/ARM1/MCycle1/N25 [59];
wrapper1/ARM1/MCycle1/N25 [60];
wrapper1/ARM1/MCycle1/N25 [61];
wrapper1/ARM1/MCycle1/N25 [62];
wrapper1/ARM1/MCycle1/N25 [63];
wrapper1/ARM1/MCycle1/N25 [64];
wrapper1/ARM1/MCycle1/N25_0.co [0];
wrapper1/ARM1/MCycle1/N25_0.co [1];
wrapper1/ARM1/MCycle1/N25_0.co [2];
wrapper1/ARM1/MCycle1/N25_0.co [3];
wrapper1/ARM1/MCycle1/N25_0.co [4];
wrapper1/ARM1/MCycle1/N25_0.co [5];
wrapper1/ARM1/MCycle1/N25_0.co [6];
wrapper1/ARM1/MCycle1/N25_0.co [7];
wrapper1/ARM1/MCycle1/N25_0.co [8];
wrapper1/ARM1/MCycle1/N25_0.co [9];
wrapper1/ARM1/MCycle1/N25_0.co [10];
wrapper1/ARM1/MCycle1/N25_0.co [11];
wrapper1/ARM1/MCycle1/N25_0.co [12];
wrapper1/ARM1/MCycle1/N25_0.co [13];
wrapper1/ARM1/MCycle1/N25_0.co [14];
wrapper1/ARM1/MCycle1/N25_0.co [15];
wrapper1/ARM1/MCycle1/N25_0.co [16];
wrapper1/ARM1/MCycle1/N25_0.co [17];
wrapper1/ARM1/MCycle1/N25_0.co [18];
wrapper1/ARM1/MCycle1/N25_0.co [19];
wrapper1/ARM1/MCycle1/N25_0.co [20];
wrapper1/ARM1/MCycle1/N25_0.co [21];
wrapper1/ARM1/MCycle1/N25_0.co [22];
wrapper1/ARM1/MCycle1/N25_0.co [23];
wrapper1/ARM1/MCycle1/N25_0.co [24];
wrapper1/ARM1/MCycle1/N25_0.co [25];
wrapper1/ARM1/MCycle1/N25_0.co [26];
wrapper1/ARM1/MCycle1/N25_0.co [27];
wrapper1/ARM1/MCycle1/N25_0.co [28];
wrapper1/ARM1/MCycle1/N25_0.co [29];
wrapper1/ARM1/MCycle1/N25_0.co [30];
wrapper1/ARM1/MCycle1/N25_0.co [31];
wrapper1/ARM1/MCycle1/N25_0.co [32];
wrapper1/ARM1/MCycle1/N47 [32];
wrapper1/ARM1/MCycle1/N47 [33];
wrapper1/ARM1/MCycle1/N47 [34];
wrapper1/ARM1/MCycle1/N47 [35];
wrapper1/ARM1/MCycle1/N47 [36];
wrapper1/ARM1/MCycle1/N47 [37];
wrapper1/ARM1/MCycle1/N47 [38];
wrapper1/ARM1/MCycle1/N47 [39];
wrapper1/ARM1/MCycle1/N47 [40];
wrapper1/ARM1/MCycle1/N47 [41];
wrapper1/ARM1/MCycle1/N47 [42];
wrapper1/ARM1/MCycle1/N47 [43];
wrapper1/ARM1/MCycle1/N47 [44];
wrapper1/ARM1/MCycle1/N47 [45];
wrapper1/ARM1/MCycle1/N47 [46];
wrapper1/ARM1/MCycle1/N47 [47];
wrapper1/ARM1/MCycle1/N47 [48];
wrapper1/ARM1/MCycle1/N47 [49];
wrapper1/ARM1/MCycle1/N47 [50];
wrapper1/ARM1/MCycle1/N47 [51];
wrapper1/ARM1/MCycle1/N47 [52];
wrapper1/ARM1/MCycle1/N47 [53];
wrapper1/ARM1/MCycle1/N47 [54];
wrapper1/ARM1/MCycle1/N47 [55];
wrapper1/ARM1/MCycle1/N47 [56];
wrapper1/ARM1/MCycle1/N47 [57];
wrapper1/ARM1/MCycle1/N47 [58];
wrapper1/ARM1/MCycle1/N47 [59];
wrapper1/ARM1/MCycle1/N47 [60];
wrapper1/ARM1/MCycle1/N47 [61];
wrapper1/ARM1/MCycle1/N47 [62];
wrapper1/ARM1/MCycle1/N47 [63];
wrapper1/ARM1/MCycle1/N72 [32];
wrapper1/ARM1/MCycle1/N72 [33];
wrapper1/ARM1/MCycle1/N72 [34];
wrapper1/ARM1/MCycle1/N72 [35];
wrapper1/ARM1/MCycle1/N72 [36];
wrapper1/ARM1/MCycle1/N72 [37];
wrapper1/ARM1/MCycle1/N72 [38];
wrapper1/ARM1/MCycle1/N72 [39];
wrapper1/ARM1/MCycle1/N72 [40];
wrapper1/ARM1/MCycle1/N72 [41];
wrapper1/ARM1/MCycle1/N72 [42];
wrapper1/ARM1/MCycle1/N72 [43];
wrapper1/ARM1/MCycle1/N72 [44];
wrapper1/ARM1/MCycle1/N72 [45];
wrapper1/ARM1/MCycle1/N72 [46];
wrapper1/ARM1/MCycle1/N72 [47];
wrapper1/ARM1/MCycle1/N72 [48];
wrapper1/ARM1/MCycle1/N72 [49];
wrapper1/ARM1/MCycle1/N72 [50];
wrapper1/ARM1/MCycle1/N72 [51];
wrapper1/ARM1/MCycle1/N72 [52];
wrapper1/ARM1/MCycle1/N72 [53];
wrapper1/ARM1/MCycle1/N72 [54];
wrapper1/ARM1/MCycle1/N72 [55];
wrapper1/ARM1/MCycle1/N72 [56];
wrapper1/ARM1/MCycle1/N72 [57];
wrapper1/ARM1/MCycle1/N72 [58];
wrapper1/ARM1/MCycle1/N72 [59];
wrapper1/ARM1/MCycle1/N72 [60];
wrapper1/ARM1/MCycle1/N72 [61];
wrapper1/ARM1/MCycle1/N72 [62];
wrapper1/ARM1/MCycle1/N72 [63];
wrapper1/ARM1/MCycle1/N72 [64];
wrapper1/ARM1/MCycle1/N72_0.co [0];
wrapper1/ARM1/MCycle1/N72_0.co [1];
wrapper1/ARM1/MCycle1/N72_0.co [2];
wrapper1/ARM1/MCycle1/N72_0.co [3];
wrapper1/ARM1/MCycle1/N72_0.co [4];
wrapper1/ARM1/MCycle1/N72_0.co [5];
wrapper1/ARM1/MCycle1/N72_0.co [6];
wrapper1/ARM1/MCycle1/N72_0.co [7];
wrapper1/ARM1/MCycle1/N72_0.co [8];
wrapper1/ARM1/MCycle1/N72_0.co [9];
wrapper1/ARM1/MCycle1/N72_0.co [10];
wrapper1/ARM1/MCycle1/N72_0.co [11];
wrapper1/ARM1/MCycle1/N72_0.co [12];
wrapper1/ARM1/MCycle1/N72_0.co [13];
wrapper1/ARM1/MCycle1/N72_0.co [14];
wrapper1/ARM1/MCycle1/N72_0.co [15];
wrapper1/ARM1/MCycle1/N72_0.co [16];
wrapper1/ARM1/MCycle1/N72_0.co [17];
wrapper1/ARM1/MCycle1/N72_0.co [18];
wrapper1/ARM1/MCycle1/N72_0.co [19];
wrapper1/ARM1/MCycle1/N72_0.co [20];
wrapper1/ARM1/MCycle1/N72_0.co [21];
wrapper1/ARM1/MCycle1/N72_0.co [22];
wrapper1/ARM1/MCycle1/N72_0.co [23];
wrapper1/ARM1/MCycle1/N72_0.co [24];
wrapper1/ARM1/MCycle1/N72_0.co [25];
wrapper1/ARM1/MCycle1/N72_0.co [26];
wrapper1/ARM1/MCycle1/N72_0.co [27];
wrapper1/ARM1/MCycle1/N72_0.co [28];
wrapper1/ARM1/MCycle1/N72_0.co [29];
wrapper1/ARM1/MCycle1/N72_0.co [30];
wrapper1/ARM1/MCycle1/N72_0.co [31];
wrapper1/ARM1/MCycle1/N72_0.co [32];
wrapper1/ARM1/MCycle1/N85_0.co [0];
wrapper1/ARM1/MCycle1/N85_0.co [1];
wrapper1/ARM1/MCycle1/N85_0.co [2];
wrapper1/ARM1/MCycle1/N85_0.co [3];
wrapper1/ARM1/MCycle1/N85_0.co [4];
wrapper1/ARM1/MCycle1/N85_0.co [5];
wrapper1/ARM1/MCycle1/N85_0.co [6];
wrapper1/ARM1/MCycle1/N85_0.co [7];
wrapper1/ARM1/MCycle1/N85_0.co [8];
wrapper1/ARM1/MCycle1/N85_0.co [9];
wrapper1/ARM1/MCycle1/N85_0.co [10];
wrapper1/ARM1/MCycle1/N85_0.co [11];
wrapper1/ARM1/MCycle1/N85_0.co [12];
wrapper1/ARM1/MCycle1/N85_0.co [13];
wrapper1/ARM1/MCycle1/N85_0.co [14];
wrapper1/ARM1/MCycle1/N85_0.co [15];
wrapper1/ARM1/MCycle1/N85_0.co [16];
wrapper1/ARM1/MCycle1/N85_0.co [17];
wrapper1/ARM1/MCycle1/N85_0.co [18];
wrapper1/ARM1/MCycle1/N85_0.co [19];
wrapper1/ARM1/MCycle1/N85_0.co [20];
wrapper1/ARM1/MCycle1/N85_0.co [21];
wrapper1/ARM1/MCycle1/N85_0.co [22];
wrapper1/ARM1/MCycle1/N85_0.co [23];
wrapper1/ARM1/MCycle1/N85_0.co [24];
wrapper1/ARM1/MCycle1/N85_0.co [25];
wrapper1/ARM1/MCycle1/N85_0.co [26];
wrapper1/ARM1/MCycle1/N85_0.co [27];
wrapper1/ARM1/MCycle1/N85_0.co [28];
wrapper1/ARM1/MCycle1/N85_0.co [29];
wrapper1/ARM1/MCycle1/N85_0.co [30];
wrapper1/ARM1/MCycle1/N85_0.co [31];
wrapper1/ARM1/MCycle1/N85_0.co [32];
wrapper1/ARM1/MCycle1/count [0];
wrapper1/ARM1/MCycle1/count [1];
wrapper1/ARM1/MCycle1/count [2];
wrapper1/ARM1/MCycle1/count [3];
wrapper1/ARM1/MCycle1/count [4];
wrapper1/ARM1/MCycle1/temp_sum [32];
wrapper1/ARM1/MCycle1/temp_sum [33];
wrapper1/ARM1/MCycle1/temp_sum [34];
wrapper1/ARM1/MCycle1/temp_sum [35];
wrapper1/ARM1/MCycle1/temp_sum [36];
wrapper1/ARM1/MCycle1/temp_sum [37];
wrapper1/ARM1/MCycle1/temp_sum [38];
wrapper1/ARM1/MCycle1/temp_sum [39];
wrapper1/ARM1/MCycle1/temp_sum [40];
wrapper1/ARM1/MCycle1/temp_sum [41];
wrapper1/ARM1/MCycle1/temp_sum [42];
wrapper1/ARM1/MCycle1/temp_sum [43];
wrapper1/ARM1/MCycle1/temp_sum [44];
wrapper1/ARM1/MCycle1/temp_sum [45];
wrapper1/ARM1/MCycle1/temp_sum [46];
wrapper1/ARM1/MCycle1/temp_sum [47];
wrapper1/ARM1/MCycle1/temp_sum [48];
wrapper1/ARM1/MCycle1/temp_sum [49];
wrapper1/ARM1/MCycle1/temp_sum [50];
wrapper1/ARM1/MCycle1/temp_sum [51];
wrapper1/ARM1/MCycle1/temp_sum [52];
wrapper1/ARM1/MCycle1/temp_sum [53];
wrapper1/ARM1/MCycle1/temp_sum [54];
wrapper1/ARM1/MCycle1/temp_sum [55];
wrapper1/ARM1/MCycle1/temp_sum [56];
wrapper1/ARM1/MCycle1/temp_sum [57];
wrapper1/ARM1/MCycle1/temp_sum [58];
wrapper1/ARM1/MCycle1/temp_sum [59];
wrapper1/ARM1/MCycle1/temp_sum [60];
wrapper1/ARM1/MCycle1/temp_sum [61];
wrapper1/ARM1/MCycle1/temp_sum [62];
wrapper1/ARM1/MCycle1/temp_sum [63];
wrapper1/ARM1/MCycle_Result [0];
wrapper1/ARM1/MCycle_Result [1];
wrapper1/ARM1/MCycle_Result [2];
wrapper1/ARM1/MCycle_Result [3];
wrapper1/ARM1/MCycle_Result [4];
wrapper1/ARM1/MCycle_Result [5];
wrapper1/ARM1/MCycle_Result [6];
wrapper1/ARM1/MCycle_Result [7];
wrapper1/ARM1/MCycle_Result [8];
wrapper1/ARM1/MCycle_Result [9];
wrapper1/ARM1/MCycle_Result [10];
wrapper1/ARM1/MCycle_Result [11];
wrapper1/ARM1/MCycle_Result [12];
wrapper1/ARM1/MCycle_Result [13];
wrapper1/ARM1/MCycle_Result [14];
wrapper1/ARM1/MCycle_Result [15];
wrapper1/ARM1/MCycle_Result [16];
wrapper1/ARM1/MCycle_Result [17];
wrapper1/ARM1/MCycle_Result [18];
wrapper1/ARM1/MCycle_Result [19];
wrapper1/ARM1/MCycle_Result [20];
wrapper1/ARM1/MCycle_Result [21];
wrapper1/ARM1/MCycle_Result [22];
wrapper1/ARM1/MCycle_Result [23];
wrapper1/ARM1/MCycle_Result [24];
wrapper1/ARM1/MCycle_Result [25];
wrapper1/ARM1/MCycle_Result [26];
wrapper1/ARM1/MCycle_Result [27];
wrapper1/ARM1/MCycle_Result [28];
wrapper1/ARM1/MCycle_Result [29];
wrapper1/ARM1/MCycle_Result [30];
wrapper1/ARM1/MCycle_Result [31];
wrapper1/ARM1/OpResult [9];
wrapper1/ARM1/OpResult [11];
wrapper1/ARM1/PC [0];
wrapper1/ARM1/PC [1];
wrapper1/ARM1/PC_Plus_4 [3];
wrapper1/ARM1/PC_Plus_4 [4];
wrapper1/ARM1/PC_Plus_4 [5];
wrapper1/ARM1/PC_Plus_4 [6];
wrapper1/ARM1/PC_Plus_4 [7];
wrapper1/ARM1/PC_Plus_4 [8];
wrapper1/ARM1/PC_Plus_4 [9];
wrapper1/ARM1/PC_Plus_4 [10];
wrapper1/ARM1/PC_Plus_4 [11];
wrapper1/ARM1/PC_Plus_4 [12];
wrapper1/ARM1/PC_Plus_4 [13];
wrapper1/ARM1/PC_Plus_4 [14];
wrapper1/ARM1/PC_Plus_4 [15];
wrapper1/ARM1/PC_Plus_4 [16];
wrapper1/ARM1/PC_Plus_4 [17];
wrapper1/ARM1/PC_Plus_4 [18];
wrapper1/ARM1/PC_Plus_4 [19];
wrapper1/ARM1/PC_Plus_4 [20];
wrapper1/ARM1/PC_Plus_4 [21];
wrapper1/ARM1/PC_Plus_4 [22];
wrapper1/ARM1/PC_Plus_4 [23];
wrapper1/ARM1/PC_Plus_4 [24];
wrapper1/ARM1/PC_Plus_4 [25];
wrapper1/ARM1/PC_Plus_4 [26];
wrapper1/ARM1/PC_Plus_4 [27];
wrapper1/ARM1/PC_Plus_4 [28];
wrapper1/ARM1/PC_Plus_4 [29];
wrapper1/ARM1/PC_Plus_4 [30];
wrapper1/ARM1/PC_Plus_4 [31];
wrapper1/ARM1/R15 [3];
wrapper1/ARM1/R15 [4];
wrapper1/ARM1/R15 [5];
wrapper1/ARM1/R15 [6];
wrapper1/ARM1/R15 [7];
wrapper1/ARM1/R15 [8];
wrapper1/ARM1/R15 [9];
wrapper1/ARM1/R15 [10];
wrapper1/ARM1/R15 [11];
wrapper1/ARM1/R15 [12];
wrapper1/ARM1/R15 [13];
wrapper1/ARM1/R15 [14];
wrapper1/ARM1/R15 [15];
wrapper1/ARM1/R15 [16];
wrapper1/ARM1/R15 [17];
wrapper1/ARM1/R15 [18];
wrapper1/ARM1/R15 [19];
wrapper1/ARM1/R15 [20];
wrapper1/ARM1/R15 [21];
wrapper1/ARM1/R15 [22];
wrapper1/ARM1/R15 [23];
wrapper1/ARM1/R15 [24];
wrapper1/ARM1/R15 [25];
wrapper1/ARM1/R15 [26];
wrapper1/ARM1/R15 [27];
wrapper1/ARM1/R15 [28];
wrapper1/ARM1/R15 [29];
wrapper1/ARM1/R15 [30];
wrapper1/ARM1/R15 [31];
wrapper1/ARM1/RA1 [0];
wrapper1/ARM1/RA1 [1];
wrapper1/ARM1/RA1 [2];
wrapper1/ARM1/RA1 [3];
wrapper1/ARM1/RA2 [0];
wrapper1/ARM1/RA2 [1];
wrapper1/ARM1/RA2 [2];
wrapper1/ARM1/RA2 [3];
wrapper1/ARM1/RA3 [0];
wrapper1/ARM1/RA3 [1];
wrapper1/ARM1/RA3 [2];
wrapper1/ARM1/RA3 [3];
wrapper1/ARM1/Result [0];
wrapper1/ARM1/Result [1];
wrapper1/ARM1/Result [2];
wrapper1/ARM1/Result [3];
wrapper1/ARM1/Result [4];
wrapper1/ARM1/Result [5];
wrapper1/ARM1/Result [6];
wrapper1/ARM1/Result [7];
wrapper1/ARM1/Result [8];
wrapper1/ARM1/Result [9];
wrapper1/ARM1/Result [10];
wrapper1/ARM1/Result [11];
wrapper1/ARM1/Result [12];
wrapper1/ARM1/Result [13];
wrapper1/ARM1/Result [14];
wrapper1/ARM1/Result [15];
wrapper1/ARM1/Result [16];
wrapper1/ARM1/Result [17];
wrapper1/ARM1/Result [18];
wrapper1/ARM1/Result [19];
wrapper1/ARM1/Result [20];
wrapper1/ARM1/Result [21];
wrapper1/ARM1/Result [22];
wrapper1/ARM1/Result [23];
wrapper1/ARM1/Result [24];
wrapper1/ARM1/Result [25];
wrapper1/ARM1/Result [26];
wrapper1/ARM1/Result [27];
wrapper1/ARM1/Result [28];
wrapper1/ARM1/Result [29];
wrapper1/ARM1/Result [30];
wrapper1/ARM1/Result [31];
wrapper1/ARM1/Shifter1/ASR1 [29];
wrapper1/ARM1/Shifter1/ASR1 [30];
wrapper1/ARM1/Shifter1/ASR2 [8];
wrapper1/ARM1/Shifter1/ASR2 [9];
wrapper1/ARM1/Shifter1/ASR2 [10];
wrapper1/ARM1/Shifter1/ASR2 [11];
wrapper1/ARM1/Shifter1/ASR2 [12];
wrapper1/ARM1/Shifter1/ASR2 [13];
wrapper1/ARM1/Shifter1/ASR2 [14];
wrapper1/ARM1/Shifter1/ASR2 [15];
wrapper1/ARM1/Shifter1/ASR2 [16];
wrapper1/ARM1/Shifter1/ASR2 [17];
wrapper1/ARM1/Shifter1/ASR2 [18];
wrapper1/ARM1/Shifter1/ASR2 [19];
wrapper1/ARM1/Shifter1/ASR2 [20];
wrapper1/ARM1/Shifter1/ASR2 [21];
wrapper1/ARM1/Shifter1/ASR2 [22];
wrapper1/ARM1/Shifter1/ASR3 [19];
wrapper1/ARM1/Shifter1/ASR3 [20];
wrapper1/ARM1/Shifter1/ASR3 [21];
wrapper1/ARM1/Shifter1/ASR3 [22];
wrapper1/ARM1/Shifter1/ASR3 [23];
wrapper1/ARM1/Shifter1/ASR3 [24];
wrapper1/ARM1/Shifter1/ASR3 [25];
wrapper1/ARM1/Shifter1/ASR3 [26];
wrapper1/ARM1/Shifter1/ASR3 [27];
wrapper1/ARM1/Shifter1/ASR3 [28];
wrapper1/ARM1/Shifter1/ASR4 [2];
wrapper1/ARM1/Shifter1/ASR4 [3];
wrapper1/ARM1/Shifter1/ASR4 [4];
wrapper1/ARM1/Shifter1/ASR4 [5];
wrapper1/ARM1/Shifter1/ASR4 [6];
wrapper1/ARM1/Shifter1/ASR4 [7];
wrapper1/ARM1/Shifter1/ASR4 [8];
wrapper1/ARM1/Shifter1/ASR4 [9];
wrapper1/ARM1/Shifter1/ASR4 [10];
wrapper1/ARM1/Shifter1/ASR4 [11];
wrapper1/ARM1/Shifter1/ASR4 [12];
wrapper1/ARM1/Shifter1/ASR4 [13];
wrapper1/ARM1/Shifter1/ASR4 [14];
wrapper1/ARM1/Shifter1/ASR4 [15];
wrapper1/ARM1/Shifter1/ASR4 [16];
wrapper1/ARM1/Shifter1/ASR4 [17];
wrapper1/ARM1/Shifter1/ASR4 [18];
wrapper1/ARM1/Shifter1/ASR4 [19];
wrapper1/ARM1/Shifter1/ASR4 [20];
wrapper1/ARM1/Shifter1/ASR4 [21];
wrapper1/ARM1/Shifter1/ASR4 [22];
wrapper1/ARM1/Shifter1/ASR4 [23];
wrapper1/ARM1/Shifter1/ASR4 [26];
wrapper1/ARM1/Shifter1/ASR4 [27];
wrapper1/ARM1/Shifter1/ASR4 [28];
wrapper1/ARM1/Shifter1/ASR4 [29];
wrapper1/ARM1/Shifter1/ASR4 [30];
wrapper1/ARM1/Shifter1/ASR5 [0];
wrapper1/ARM1/Shifter1/ASR5 [23];
wrapper1/ARM1/Shifter1/ASR5 [24];
wrapper1/ARM1/Shifter1/ASR5 [25];
wrapper1/ARM1/Shifter1/LSL1 [16];
wrapper1/ARM1/Shifter1/LSL1 [17];
wrapper1/ARM1/Shifter1/LSL1 [18];
wrapper1/ARM1/Shifter1/LSL1 [19];
wrapper1/ARM1/Shifter1/LSL1 [20];
wrapper1/ARM1/Shifter1/LSL1 [21];
wrapper1/ARM1/Shifter1/LSL1 [22];
wrapper1/ARM1/Shifter1/LSL1 [23];
wrapper1/ARM1/Shifter1/LSL1 [24];
wrapper1/ARM1/Shifter1/LSL1 [25];
wrapper1/ARM1/Shifter1/LSL1 [26];
wrapper1/ARM1/Shifter1/LSL1 [27];
wrapper1/ARM1/Shifter1/LSL1 [28];
wrapper1/ARM1/Shifter1/LSL1 [29];
wrapper1/ARM1/Shifter1/LSL1 [30];
wrapper1/ARM1/Shifter1/LSL1 [31];
wrapper1/ARM1/Shifter1/LSL2 [12];
wrapper1/ARM1/Shifter1/LSL2 [13];
wrapper1/ARM1/Shifter1/LSL2 [14];
wrapper1/ARM1/Shifter1/LSL2 [15];
wrapper1/ARM1/Shifter1/LSL2 [17];
wrapper1/ARM1/Shifter1/LSL2 [19];
wrapper1/ARM1/Shifter1/LSL2 [20];
wrapper1/ARM1/Shifter1/LSL2 [21];
wrapper1/ARM1/Shifter1/LSL2 [22];
wrapper1/ARM1/Shifter1/LSL2 [23];
wrapper1/ARM1/Shifter1/LSL2 [25];
wrapper1/ARM1/Shifter1/LSL2 [27];
wrapper1/ARM1/Shifter1/LSL2 [29];
wrapper1/ARM1/Shifter1/LSL2 [31];
wrapper1/ARM1/Shifter1/LSL3 [4];
wrapper1/ARM1/Shifter1/LSL3 [5];
wrapper1/ARM1/Shifter1/LSL3 [6];
wrapper1/ARM1/Shifter1/LSL3 [7];
wrapper1/ARM1/Shifter1/LSL3 [8];
wrapper1/ARM1/Shifter1/LSL3 [9];
wrapper1/ARM1/Shifter1/LSL3 [10];
wrapper1/ARM1/Shifter1/LSL3 [11];
wrapper1/ARM1/Shifter1/LSL3 [12];
wrapper1/ARM1/Shifter1/LSL3 [13];
wrapper1/ARM1/Shifter1/LSL3 [14];
wrapper1/ARM1/Shifter1/LSL3 [15];
wrapper1/ARM1/Shifter1/LSL3 [16];
wrapper1/ARM1/Shifter1/LSL3 [17];
wrapper1/ARM1/Shifter1/LSL3 [18];
wrapper1/ARM1/Shifter1/LSL3 [20];
wrapper1/ARM1/Shifter1/LSL3 [22];
wrapper1/ARM1/Shifter1/LSL3 [24];
wrapper1/ARM1/Shifter1/LSL3 [26];
wrapper1/ARM1/Shifter1/LSL3 [28];
wrapper1/ARM1/Shifter1/LSL3 [30];
wrapper1/ARM1/Shifter1/LSL4 [0];
wrapper1/ARM1/Shifter1/LSL4 [1];
wrapper1/ARM1/Shifter1/LSL4 [2];
wrapper1/ARM1/Shifter1/LSL4 [3];
wrapper1/ARM1/Shifter1/LSL4 [4];
wrapper1/ARM1/Shifter1/LSL4 [5];
wrapper1/ARM1/Shifter1/LSL4 [6];
wrapper1/ARM1/Shifter1/LSL4 [11];
wrapper1/ARM1/Shifter1/LSL4 [12];
wrapper1/ARM1/Shifter1/LSL4 [13];
wrapper1/ARM1/Shifter1/LSL4 [14];
wrapper1/ARM1/Shifter1/LSL4 [15];
wrapper1/ARM1/Shifter1/LSL4 [16];
wrapper1/ARM1/Shifter1/LSL4 [17];
wrapper1/ARM1/Shifter1/LSL4 [18];
wrapper1/ARM1/Shifter1/LSL4 [19];
wrapper1/ARM1/Shifter1/LSL4 [20];
wrapper1/ARM1/Shifter1/LSL4 [21];
wrapper1/ARM1/Shifter1/LSL4 [22];
wrapper1/ARM1/Shifter1/LSL4 [23];
wrapper1/ARM1/Shifter1/LSL4 [24];
wrapper1/ARM1/Shifter1/LSL4 [25];
wrapper1/ARM1/Shifter1/LSL4 [26];
wrapper1/ARM1/Shifter1/LSL4 [27];
wrapper1/ARM1/Shifter1/LSL4 [28];
wrapper1/ARM1/Shifter1/LSL4 [29];
wrapper1/ARM1/Shifter1/LSL4 [30];
wrapper1/ARM1/Shifter1/LSL4 [31];
wrapper1/ARM1/Shifter1/LSR1 [2];
wrapper1/ARM1/Shifter1/LSR1 [3];
wrapper1/ARM1/Shifter1/LSR1 [4];
wrapper1/ARM1/Shifter1/LSR1 [5];
wrapper1/ARM1/Shifter1/LSR1 [6];
wrapper1/ARM1/Shifter1/LSR1 [7];
wrapper1/ARM1/Shifter1/LSR1 [8];
wrapper1/ARM1/Shifter1/LSR1 [9];
wrapper1/ARM1/Shifter1/LSR1 [10];
wrapper1/ARM1/Shifter1/LSR1 [11];
wrapper1/ARM1/Shifter1/LSR1 [12];
wrapper1/ARM1/Shifter1/LSR1 [13];
wrapper1/ARM1/Shifter1/LSR1 [14];
wrapper1/ARM1/Shifter1/LSR1 [15];
wrapper1/ARM1/Shifter1/LSR1 [26];
wrapper1/ARM1/Shifter1/LSR1 [27];
wrapper1/ARM1/Shifter1/LSR2 [0];
wrapper1/ARM1/Shifter1/LSR2 [1];
wrapper1/ARM1/Shifter1/LSR2 [2];
wrapper1/ARM1/Shifter1/LSR2 [3];
wrapper1/ARM1/Shifter1/LSR2 [4];
wrapper1/ARM1/Shifter1/LSR2 [5];
wrapper1/ARM1/Shifter1/LSR2 [6];
wrapper1/ARM1/Shifter1/LSR2 [7];
wrapper1/ARM1/Shifter1/LSR2 [8];
wrapper1/ARM1/Shifter1/LSR2 [10];
wrapper1/ARM1/Shifter1/LSR2 [11];
wrapper1/ARM1/Shifter1/LSR2 [12];
wrapper1/ARM1/Shifter1/LSR2 [13];
wrapper1/ARM1/Shifter1/LSR2 [14];
wrapper1/ARM1/Shifter1/LSR2 [15];
wrapper1/ARM1/Shifter1/LSR2 [16];
wrapper1/ARM1/Shifter1/LSR2 [17];
wrapper1/ARM1/Shifter1/LSR2 [18];
wrapper1/ARM1/Shifter1/LSR2 [19];
wrapper1/ARM1/Shifter1/LSR2 [22];
wrapper1/ARM1/Shifter1/LSR2 [23];
wrapper1/ARM1/Shifter1/LSR3 [2];
wrapper1/ARM1/Shifter1/LSR3 [3];
wrapper1/ARM1/Shifter1/LSR3 [5];
wrapper1/ARM1/Shifter1/LSR3 [9];
wrapper1/ARM1/Shifter1/LSR3 [16];
wrapper1/ARM1/Shifter1/LSR3 [17];
wrapper1/ARM1/Shifter1/LSR3 [18];
wrapper1/ARM1/Shifter1/LSR3 [19];
wrapper1/ARM1/Shifter1/LSR3 [20];
wrapper1/ARM1/Shifter1/LSR3 [21];
wrapper1/ARM1/Shifter1/LSR3 [24];
wrapper1/ARM1/Shifter1/LSR3 [25];
wrapper1/ARM1/Shifter1/LSR3 [26];
wrapper1/ARM1/Shifter1/LSR3 [27];
wrapper1/ARM1/Shifter1/LSR4 [0];
wrapper1/ARM1/Shifter1/LSR4 [1];
wrapper1/ARM1/Shifter1/LSR4 [2];
wrapper1/ARM1/Shifter1/LSR4 [3];
wrapper1/ARM1/Shifter1/LSR4 [4];
wrapper1/ARM1/Shifter1/LSR4 [5];
wrapper1/ARM1/Shifter1/LSR4 [6];
wrapper1/ARM1/Shifter1/LSR4 [7];
wrapper1/ARM1/Shifter1/LSR4 [8];
wrapper1/ARM1/Shifter1/LSR4 [9];
wrapper1/ARM1/Shifter1/LSR4 [10];
wrapper1/ARM1/Shifter1/LSR4 [11];
wrapper1/ARM1/Shifter1/LSR4 [12];
wrapper1/ARM1/Shifter1/LSR4 [13];
wrapper1/ARM1/Shifter1/LSR4 [14];
wrapper1/ARM1/Shifter1/LSR4 [15];
wrapper1/ARM1/Shifter1/LSR4 [16];
wrapper1/ARM1/Shifter1/LSR4 [20];
wrapper1/ARM1/Shifter1/LSR4 [21];
wrapper1/ARM1/Shifter1/LSR4 [22];
wrapper1/ARM1/Shifter1/LSR4 [23];
wrapper1/ARM1/Shifter1/LSR4 [24];
wrapper1/ARM1/Shifter1/LSR4 [25];
wrapper1/ARM1/Shifter1/LSR4 [26];
wrapper1/ARM1/Shifter1/LSR4 [27];
wrapper1/ARM1/Shifter1/LSR4 [28];
wrapper1/ARM1/Shifter1/LSR4 [29];
wrapper1/ARM1/Shifter1/LSR4 [30];
wrapper1/ARM1/Shifter1/ROR2 [8];
wrapper1/ARM1/Shifter1/ROR2 [9];
wrapper1/ARM1/Shifter1/ROR2 [10];
wrapper1/ARM1/Shifter1/ROR2 [11];
wrapper1/ARM1/Shifter1/ROR2 [12];
wrapper1/ARM1/Shifter1/ROR2 [13];
wrapper1/ARM1/Shifter1/ROR2 [14];
wrapper1/ARM1/Shifter1/ROR2 [15];
wrapper1/ARM1/Shifter1/ROR2 [20];
wrapper1/ARM1/Shifter1/ROR2 [21];
wrapper1/ARM1/Shifter1/ROR2 [22];
wrapper1/ARM1/Shifter1/ROR2 [23];
wrapper1/ARM1/Shifter1/ROR2 [24];
wrapper1/ARM1/Shifter1/ROR2 [25];
wrapper1/ARM1/Shifter1/ROR2 [26];
wrapper1/ARM1/Shifter1/ROR2 [27];
wrapper1/ARM1/Shifter1/ROR2 [28];
wrapper1/ARM1/Shifter1/ROR2 [29];
wrapper1/ARM1/Shifter1/ROR3 [16];
wrapper1/ARM1/Shifter1/ROR3 [17];
wrapper1/ARM1/Shifter1/ROR3 [18];
wrapper1/ARM1/Shifter1/ROR3 [19];
wrapper1/ARM1/Shifter1/ROR3 [30];
wrapper1/ARM1/Shifter1/ROR3 [31];
wrapper1/ARM1/Shifter1/ROR4 [0];
wrapper1/ARM1/Shifter1/ROR4 [1];
wrapper1/ARM1/Shifter1/ROR4 [2];
wrapper1/ARM1/Shifter1/ROR4 [3];
wrapper1/ARM1/Shifter1/ROR4 [4];
wrapper1/ARM1/Shifter1/ROR4 [5];
wrapper1/ARM1/Shifter1/ROR4 [6];
wrapper1/ARM1/Shifter1/ROR4 [7];
wrapper1/ARM1/Shifter1/ROR4 [8];
wrapper1/ARM1/Shifter1/ROR4 [9];
wrapper1/ARM1/Shifter1/ROR4 [10];
wrapper1/ARM1/Shifter1/ROR4 [11];
wrapper1/ARM1/Shifter1/ROR4 [12];
wrapper1/ARM1/Shifter1/ROR4 [13];
wrapper1/ARM1/Shifter1/ROR4 [14];
wrapper1/ARM1/Shifter1/ROR4 [15];
wrapper1/ARM1/Shifter1/ROR4 [20];
wrapper1/ARM1/Shifter1/ROR4 [21];
wrapper1/ARM1/Shifter1/ROR4 [22];
wrapper1/ARM1/Shifter1/ROR4 [23];
wrapper1/ARM1/Shifter1/ROR4 [24];
wrapper1/ARM1/Shifter1/ROR4 [25];
wrapper1/ARM1/Shifter1/ROR4 [26];
wrapper1/ARM1/Shifter1/ROR4 [27];
wrapper1/ARM1/Shifter1/ROR4 [28];
wrapper1/ARM1/Shifter1/ROR4 [29];
wrapper1/ARM1/Shifter1/ROR4 [30];
wrapper1/ARM1/Shifter1/ROR4 [31];
wrapper1/ARM1/Src_A [0];
wrapper1/ARM1/Src_A [1];
wrapper1/ARM1/Src_A [2];
wrapper1/ARM1/Src_A [3];
wrapper1/ARM1/Src_A [4];
wrapper1/ARM1/Src_A [5];
wrapper1/ARM1/Src_A [6];
wrapper1/ARM1/Src_A [7];
wrapper1/ARM1/Src_A [8];
wrapper1/ARM1/Src_A [9];
wrapper1/ARM1/Src_A [10];
wrapper1/ARM1/Src_A [11];
wrapper1/ARM1/Src_A [12];
wrapper1/ARM1/Src_A [13];
wrapper1/ARM1/Src_A [14];
wrapper1/ARM1/Src_A [15];
wrapper1/ARM1/Src_A [16];
wrapper1/ARM1/Src_A [17];
wrapper1/ARM1/Src_A [18];
wrapper1/ARM1/Src_A [19];
wrapper1/ARM1/Src_A [20];
wrapper1/ARM1/Src_A [21];
wrapper1/ARM1/Src_A [22];
wrapper1/ARM1/Src_A [23];
wrapper1/ARM1/Src_A [24];
wrapper1/ARM1/Src_A [25];
wrapper1/ARM1/Src_A [26];
wrapper1/ARM1/Src_A [27];
wrapper1/ARM1/Src_A [28];
wrapper1/ARM1/Src_A [29];
wrapper1/ARM1/Src_A [30];
wrapper1/ARM1/Src_A [31];
wrapper1/ARM1/Src_B [0];
wrapper1/ARM1/Src_B [1];
wrapper1/ARM1/Src_B [2];
wrapper1/ARM1/Src_B [3];
wrapper1/ARM1/Src_B [4];
wrapper1/ARM1/Src_B [5];
wrapper1/ARM1/Src_B [6];
wrapper1/ARM1/Src_B [7];
wrapper1/ARM1/Src_B [8];
wrapper1/ARM1/Src_B [9];
wrapper1/ARM1/Src_B [10];
wrapper1/ARM1/Src_B [11];
wrapper1/ARM1/Src_B [12];
wrapper1/ARM1/Src_B [13];
wrapper1/ARM1/Src_B [14];
wrapper1/ARM1/Src_B [15];
wrapper1/ARM1/Src_B [16];
wrapper1/ARM1/Src_B [17];
wrapper1/ARM1/Src_B [18];
wrapper1/ARM1/Src_B [19];
wrapper1/ARM1/Src_B [20];
wrapper1/ARM1/Src_B [21];
wrapper1/ARM1/Src_B [22];
wrapper1/ARM1/Src_B [23];
wrapper1/ARM1/Src_B [24];
wrapper1/ARM1/Src_B [25];
wrapper1/ARM1/Src_B [26];
wrapper1/ARM1/Src_B [27];
wrapper1/ARM1/Src_B [28];
wrapper1/ARM1/Src_B [29];
wrapper1/ARM1/Src_B [30];
wrapper1/ARM1/Src_B [31];
wrapper1/ARM1/u_Control/Decoder1/M_Instr [1];
wrapper1/ARM1/u_RegisterFile/N2 [0];
wrapper1/ARM1/u_RegisterFile/N2 [1];
wrapper1/ARM1/u_RegisterFile/N2 [2];
wrapper1/ARM1/u_RegisterFile/N2 [3];
wrapper1/ARM1/u_RegisterFile/N2 [4];
wrapper1/ARM1/u_RegisterFile/N2 [5];
wrapper1/ARM1/u_RegisterFile/N2 [6];
wrapper1/ARM1/u_RegisterFile/N2 [7];
wrapper1/ARM1/u_RegisterFile/N2 [8];
wrapper1/ARM1/u_RegisterFile/N2 [9];
wrapper1/ARM1/u_RegisterFile/N2 [10];
wrapper1/ARM1/u_RegisterFile/N2 [11];
wrapper1/ARM1/u_RegisterFile/N2 [12];
wrapper1/ARM1/u_RegisterFile/N2 [13];
wrapper1/ARM1/u_RegisterFile/N2 [14];
wrapper1/ARM1/u_RegisterFile/N2 [15];
wrapper1/ARM1/u_RegisterFile/N2 [16];
wrapper1/ARM1/u_RegisterFile/N2 [17];
wrapper1/ARM1/u_RegisterFile/N2 [18];
wrapper1/ARM1/u_RegisterFile/N2 [19];
wrapper1/ARM1/u_RegisterFile/N2 [20];
wrapper1/ARM1/u_RegisterFile/N2 [21];
wrapper1/ARM1/u_RegisterFile/N2 [22];
wrapper1/ARM1/u_RegisterFile/N2 [23];
wrapper1/ARM1/u_RegisterFile/N2 [24];
wrapper1/ARM1/u_RegisterFile/N2 [25];
wrapper1/ARM1/u_RegisterFile/N2 [26];
wrapper1/ARM1/u_RegisterFile/N2 [27];
wrapper1/ARM1/u_RegisterFile/N2 [28];
wrapper1/ARM1/u_RegisterFile/N2 [29];
wrapper1/ARM1/u_RegisterFile/N2 [30];
wrapper1/ARM1/u_RegisterFile/N2 [31];
wrapper1/ARM1/u_RegisterFile/N6 [0];
wrapper1/ARM1/u_RegisterFile/N6 [1];
wrapper1/ARM1/u_RegisterFile/N6 [2];
wrapper1/ARM1/u_RegisterFile/N6 [3];
wrapper1/ARM1/u_RegisterFile/N6 [4];
wrapper1/ARM1/u_RegisterFile/N6 [5];
wrapper1/ARM1/u_RegisterFile/N6 [6];
wrapper1/ARM1/u_RegisterFile/N6 [7];
wrapper1/ARM1/u_RegisterFile/N6 [8];
wrapper1/ARM1/u_RegisterFile/N6 [9];
wrapper1/ARM1/u_RegisterFile/N6 [10];
wrapper1/ARM1/u_RegisterFile/N6 [11];
wrapper1/ARM1/u_RegisterFile/N6 [12];
wrapper1/ARM1/u_RegisterFile/N6 [13];
wrapper1/ARM1/u_RegisterFile/N6 [14];
wrapper1/ARM1/u_RegisterFile/N6 [15];
wrapper1/ARM1/u_RegisterFile/N6 [16];
wrapper1/ARM1/u_RegisterFile/N6 [17];
wrapper1/ARM1/u_RegisterFile/N6 [18];
wrapper1/ARM1/u_RegisterFile/N6 [19];
wrapper1/ARM1/u_RegisterFile/N6 [20];
wrapper1/ARM1/u_RegisterFile/N6 [21];
wrapper1/ARM1/u_RegisterFile/N6 [22];
wrapper1/ARM1/u_RegisterFile/N6 [23];
wrapper1/ARM1/u_RegisterFile/N6 [24];
wrapper1/ARM1/u_RegisterFile/N6 [25];
wrapper1/ARM1/u_RegisterFile/N6 [26];
wrapper1/ARM1/u_RegisterFile/N6 [27];
wrapper1/ARM1/u_RegisterFile/N6 [28];
wrapper1/ARM1/u_RegisterFile/N6 [29];
wrapper1/ARM1/u_RegisterFile/N6 [30];
wrapper1/ARM1/u_RegisterFile/N6 [31];
wrapper1/Instr [4];
wrapper1/Instr [5];
wrapper1/Instr [6];
wrapper1/Instr [9];
wrapper1/Instr [10];
wrapper1/Instr [11];
wrapper1/N378 [0];
wrapper1/N378 [1];
wrapper1/N378 [2];
wrapper1/N378 [3];
wrapper1/N378 [4];
wrapper1/N378 [5];
wrapper1/N378 [6];
wrapper1/N378 [7];
wrapper1/N378 [8];
wrapper1/N378 [9];
wrapper1/N378 [10];
wrapper1/N378 [11];
wrapper1/N378 [12];
wrapper1/N378 [13];
wrapper1/N378 [14];
wrapper1/N378 [15];
wrapper1/N378 [16];
wrapper1/N378 [17];
wrapper1/N378 [18];
wrapper1/N378 [19];
wrapper1/N378 [20];
wrapper1/N378 [21];
wrapper1/N378 [22];
wrapper1/N378 [23];
wrapper1/N378 [24];
wrapper1/N378 [25];
wrapper1/N378 [26];
wrapper1/N378 [27];
wrapper1/N378 [28];
wrapper1/N378 [29];
wrapper1/N378 [30];
wrapper1/N378 [31];
wrapper1/N421 [0];
wrapper1/N424 [1];
wrapper1/PC [2];
wrapper1/PC [3];
wrapper1/PC [4];
wrapper1/PC [5];
wrapper1/PC [6];
wrapper1/PC [7];
wrapper1/PC [8];
wrapper1/PC [9];
wrapper1/PC [10];
wrapper1/PC [11];
wrapper1/PC [12];
wrapper1/PC [13];
wrapper1/PC [14];
wrapper1/PC [15];
wrapper1/PC [16];
wrapper1/PC [17];
wrapper1/PC [18];
wrapper1/PC [19];
wrapper1/PC [20];
wrapper1/PC [21];
wrapper1/PC [22];
wrapper1/PC [23];
wrapper1/PC [24];
wrapper1/PC [25];
wrapper1/PC [26];
wrapper1/PC [27];
wrapper1/PC [28];
wrapper1/PC [29];
wrapper1/PC [30];
wrapper1/PC [31];
wrapper1/WriteData [0];
wrapper1/WriteData [1];
wrapper1/WriteData [2];
wrapper1/WriteData [3];
wrapper1/WriteData [4];
wrapper1/WriteData [5];
wrapper1/WriteData [6];
wrapper1/WriteData [7];
wrapper1/WriteData [8];
wrapper1/WriteData [9];
wrapper1/WriteData [10];
wrapper1/WriteData [11];
wrapper1/WriteData [12];
wrapper1/WriteData [13];
wrapper1/WriteData [14];
wrapper1/WriteData [15];
wrapper1/WriteData [16];
wrapper1/WriteData [17];
wrapper1/WriteData [18];
wrapper1/WriteData [19];
wrapper1/WriteData [20];
wrapper1/WriteData [21];
wrapper1/WriteData [22];
wrapper1/WriteData [23];
wrapper1/WriteData [24];
wrapper1/WriteData [25];
wrapper1/WriteData [26];
wrapper1/WriteData [27];
wrapper1/WriteData [28];
wrapper1/WriteData [29];
wrapper1/WriteData [30];
wrapper1/WriteData [31];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
_GND0;
_GND1;
_GND2;
_GND3;
_GND4;
_GND5;
_GND6;
_GND7;
_GND8;
_GND9;
_GND10;
_GND11;
_GND12;
_GND13;
_GND14;
_GND15;
_GND16;
_GND17;
_GND18;
_GND19;
_GND20;
_GND21;
_GND22;
_GND23;
_GND24;
_GND25;
_GND26;
_GND27;
_GND28;
_GND29;
_GND30;
_GND31;
_GND32;
_GND33;
_GND34;
_GND35;
_GND36;
_GND37;
_GND38;
_GND39;
_GND40;
_GND41;
_GND42;
_GND43;
_GND44;
_GND45;
_GND46;
_GND47;
_GND48;
_GND49;
_GND50;
_GND51;
_GND52;
_GND53;
_GND54;
_GND55;
_GND56;
_GND57;
_GND58;
_GND59;
_GND60;
_GND61;
_GND62;
_GND63;
_GND64;
_GND65;
_GND66;
_GND67;
_GND68;
_GND69;
_GND70;
_GND71;
_GND72;
_GND73;
_GND74;
_GND75;
_GND76;
_GND77;
_GND78;
_GND79;
_GND80;
_GND81;
_GND82;
_GND83;
_GND84;
_GND85;
_GND86;
_GND87;
_VCC0;
_VCC1;
_VCC2;
_VCC3;
_VCC4;
_VCC5;
_VCC6;
_VCC7;
_VCC8;
_VCC9;
_VCC10;
_VCC11;
_VCC12;
_VCC13;
_VCC14;
_VCC15;
_VCC16;
_VCC17;
_VCC18;
_VCC19;
_VCC20;
_VCC21;
_VCC22;
_VCC23;
_VCC24;
_VCC25;
_VCC26;
_VCC27;
_VCC28;
_VCC29;
_VCC30;
_VCC31;
_VCC32;
_VCC33;
_VCC34;
_VCC35;
_VCC36;
_VCC37;
_VCC38;
_VCC39;
_VCC40;
_VCC41;
_VCC42;
_VCC43;
_VCC44;
_VCC45;
_VCC46;
_VCC47;
_VCC48;
_VCC49;
_VCC50;
_VCC51;
_VCC52;
_VCC53;
_VCC54;
_VCC55;
_VCC56;
_VCC57;
_VCC58;
_VCC59;
_VCC60;
_VCC61;
_VCC62;
_VCC63;
_VCC64;
_VCC65;
_VCC66;
_VCC67;
_VCC68;
_VCC69;
_VCC70;
_VCC71;
_VCC72;
_VCC73;
_VCC74;
_VCC75;
_VCC76;
_VCC77;
_VCC78;
_VCC79;
_VCC80;
_VCC81;
_VCC82;
_VCC83;
_VCC84;
_VCC85;
_VCC86;
_VCC87;
_VCC88;
_VCC89;
_VCC90;
_VCC91;
_VCC92;
_VCC93;
_N0;

Clock
TOP|CLK_undiv;1000


