{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760522704138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760522704138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 17:05:04 2025 " "Processing started: Wed Oct 15 17:05:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760522704138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522704138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOPD_unit -c LOPD_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOPD_unit -c LOPD_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522704138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760522704310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760522704310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rtl/LOPD/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760522709534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522709534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rtl/LOPD/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760522709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_32bit " "Found entity 1: LOPD_32bit" {  } { { "../../02_rtl/LOPD/LOPD_32bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760522709535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522709535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rtl/LOPD/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760522709536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522709536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LOPD_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file LOPD_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_unit " "Found entity 1: LOPD_unit" {  } { { "LOPD_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/LOPD_unit/LOPD_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760522709536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522709536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LOPD_unit " "Elaborating entity \"LOPD_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760522709566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_32bit LOPD_32bit:DUT " "Elaborating entity \"LOPD_32bit\" for hierarchy \"LOPD_32bit:DUT\"" {  } { { "LOPD_unit.sv" "DUT" { Text "/home/noname/Documents/project_tiny/Floating_point/04_impl/LOPD_unit/LOPD_unit.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760522709567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit LOPD_32bit:DUT\|LOPD_16bit:LOPD_16bit_unit_0 " "Elaborating entity \"LOPD_16bit\" for hierarchy \"LOPD_32bit:DUT\|LOPD_16bit:LOPD_16bit_unit_0\"" {  } { { "../../02_rtl/LOPD/LOPD_32bit.sv" "LOPD_16bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_32bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760522709572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit LOPD_32bit:DUT\|LOPD_16bit:LOPD_16bit_unit_0\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"LOPD_32bit:DUT\|LOPD_16bit:LOPD_16bit_unit_0\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rtl/LOPD/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_16bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760522709574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_4bit LOPD_32bit:DUT\|LOPD_16bit:LOPD_16bit_unit_0\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0 " "Elaborating entity \"LOPD_4bit\" for hierarchy \"LOPD_32bit:DUT\|LOPD_16bit:LOPD_16bit_unit_0\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0\"" {  } { { "../../02_rtl/LOPD/LOPD_8bit.sv" "LOPD_4bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/02_rtl/LOPD/LOPD_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760522709576 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760522709926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760522710013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760522710294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760522710294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760522710323 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760522710323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760522710323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760522710323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760522710327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 15 17:05:10 2025 " "Processing ended: Wed Oct 15 17:05:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760522710327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760522710327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760522710327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760522710327 ""}
