$date
	Tue Sep  7 06:59:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SillyFunction_A1 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 4 # c [3:0] $end
$var wire 4 $ y [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 $
b0 #
b1 "
b1 !
$end
#2001
b1111 $
b0 !
b0 "
#4001
b1110 $
b1 #
#6001
b1111 $
b1 !
b0 #
#8001
b1110 $
b0 !
b1 "
b1 #
#10001
b1111 $
b1 !
b0 "
b0 #
#12001
b1 #
#14001
b1110 $
b0 !
#16001
b1110 $
b1 !
b1 "
b0 #
#18001
b1111 $
b0 !
b0 "
#20001
b1 !
b1 #
#22001
b1111 $
b0 #
#26001
b1110 $
b1 "
b1 #
#28001
b0 !
b0 "
#30001
b1 !
b1 "
#32001
b0 !
b0 #
#34001
b1111 $
b0 "
#38001
b1110 $
b1 "
#40001
b1111 $
b1 !
b0 "
b1 #
#42001
b1110 $
b0 !
b1 "
#44001
b1 !
b0 #
#46001
b0 !
#48001
b0 "
b1 #
#50001
b1111 $
b1 !
#52001
b1110 $
b0 !
#54001
b1 "
#56001
b1111 $
b1 !
b0 "
#58001
b1110 $
b1 "
b0 #
#60001
b1111 $
b0 "
#62001
b1 #
#64001
b1110 $
b0 !
#66001
b1111 $
b0 #
#68001
b1 !
b1 #
#70001
b1110 $
b1 "
b0 #
#72001
b1111 $
b0 "
#74001
b1110 $
b0 !
b1 #
#80001
b1 "
#82001
b1111 $
b1 !
b0 "
#84001
b1110 $
b0 !
b1 "
b0 #
#86001
b0 "
b1 #
#88001
b1111 $
b0 #
#90001
b1110 $
b1 !
b1 "
b1 #
#92001
b0 #
#96001
b1111 $
b0 "
b1 #
#98001
b1110 $
b0 !
b1 "
#100001
b1111 $
b1 !
b0 "
b0 #
#102002
