

================================================================
== Vivado HLS Report for 'ecpri_demux'
================================================================
* Date:           Wed Dec  1 10:46:56 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        eCPRI_demux
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     0.849|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_V_load = load i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:35]   --->   Operation 4 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%first_read_load = load i1* @first_read, align 1" [eCPRI_demux/ecpri_demux.cpp:77]   --->   Operation 5 'load' 'first_read_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_6 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %CU_data_in_V_data_V, i1* %CU_data_in_V_user_V, i16* %CU_data_in_V_keep_V, i1* %CU_data_in_V_last_V)" [eCPRI_demux/ecpri_demux.cpp:97]   --->   Operation 6 'read' 'empty_6' <Predicate = (state_V_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i128, i1, i16, i1 } %empty_6, 3" [eCPRI_demux/ecpri_demux.cpp:97]   --->   Operation 7 'extractvalue' 'tmp_last_V_3' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_3, label %20, label %._crit_edge157" [eCPRI_demux/ecpri_demux.cpp:98]   --->   Operation 8 'br' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.69ns)   --->   "store i2 0, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:99]   --->   Operation 9 'store' <Predicate = (state_V_load == 3 & tmp_last_V_3)> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_5 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %CU_data_in_V_data_V, i1* %CU_data_in_V_user_V, i16* %CU_data_in_V_keep_V, i1* %CU_data_in_V_last_V)" [eCPRI_demux/ecpri_demux.cpp:76]   --->   Operation 10 'read' 'empty_5' <Predicate = (state_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i128, i1, i16, i1 } %empty_5, 0" [eCPRI_demux/ecpri_demux.cpp:76]   --->   Operation 11 'extractvalue' 'tmp_data_V_3' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_user_V_2 = extractvalue { i128, i1, i16, i1 } %empty_5, 1" [eCPRI_demux/ecpri_demux.cpp:76]   --->   Operation 12 'extractvalue' 'tmp_user_V_2' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i128, i1, i16, i1 } %empty_5, 2" [eCPRI_demux/ecpri_demux.cpp:76]   --->   Operation 13 'extractvalue' 'tmp_keep_V_2' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i128, i1, i16, i1 } %empty_5, 3" [eCPRI_demux/ecpri_demux.cpp:76]   --->   Operation 14 'extractvalue' 'tmp_last_V_2' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %first_read_load, label %10, label %14" [eCPRI_demux/ecpri_demux.cpp:77]   --->   Operation 15 'br' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "store i2 0, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:88]   --->   Operation 16 'store' <Predicate = (state_V_load == 2 & !first_read_load & tmp_last_V_2)> <Delay = 0.69>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "store i1 false, i1* @first_read, align 1" [eCPRI_demux/ecpri_demux.cpp:78]   --->   Operation 17 'store' <Predicate = (state_V_load == 2 & first_read_load)> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%section_type_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_3, i32 88, i32 95)" [eCPRI_demux/ecpri_demux.cpp:79]   --->   Operation 18 'partselect' 'section_type_V' <Predicate = (state_V_load == 2 & first_read_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%icmp_ln879 = icmp eq i8 %section_type_V, 1" [eCPRI_demux/ecpri_demux.cpp:80]   --->   Operation 19 'icmp' 'icmp_ln879' <Predicate = (state_V_load == 2 & first_read_load)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %11, label %12" [eCPRI_demux/ecpri_demux.cpp:80]   --->   Operation 20 'br' <Predicate = (state_V_load == 2 & first_read_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "store i2 -1, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:84]   --->   Operation 21 'store' <Predicate = (state_V_load == 2 & first_read_load & !icmp_ln879)> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "store i2 -2, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:81]   --->   Operation 22 'store' <Predicate = (state_V_load == 2 & first_read_load & icmp_ln879)> <Delay = 0.69>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_4 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %CU_data_in_V_data_V, i1* %CU_data_in_V_user_V, i16* %CU_data_in_V_keep_V, i1* %CU_data_in_V_last_V)" [eCPRI_demux/ecpri_demux.cpp:64]   --->   Operation 23 'read' 'empty_4' <Predicate = (state_V_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i1, i16, i1 } %empty_4, 0" [eCPRI_demux/ecpri_demux.cpp:64]   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i128, i1, i16, i1 } %empty_4, 1" [eCPRI_demux/ecpri_demux.cpp:64]   --->   Operation 25 'extractvalue' 'tmp_user_V_1' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i128, i1, i16, i1 } %empty_4, 2" [eCPRI_demux/ecpri_demux.cpp:64]   --->   Operation 26 'extractvalue' 'tmp_keep_V_1' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i128, i1, i16, i1 } %empty_4, 3" [eCPRI_demux/ecpri_demux.cpp:64]   --->   Operation 27 'extractvalue' 'tmp_last_V_1' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_1, label %6, label %7" [eCPRI_demux/ecpri_demux.cpp:65]   --->   Operation 28 'br' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "store i2 0, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:66]   --->   Operation 29 'store' <Predicate = (state_V_load == 1 & tmp_last_V_1)> <Delay = 0.69>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %CU_data_in_V_data_V, i1* %CU_data_in_V_user_V, i16* %CU_data_in_V_keep_V, i1* %CU_data_in_V_last_V)" [eCPRI_demux/ecpri_demux.cpp:41]   --->   Operation 30 'read' 'empty' <Predicate = (state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i128, i1, i16, i1 } %empty, 0" [eCPRI_demux/ecpri_demux.cpp:41]   --->   Operation 31 'extractvalue' 'tmp_data_V_2' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i128, i1, i16, i1 } %empty, 1" [eCPRI_demux/ecpri_demux.cpp:41]   --->   Operation 32 'extractvalue' 'tmp_user_V' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i128, i1, i16, i1 } %empty, 2" [eCPRI_demux/ecpri_demux.cpp:41]   --->   Operation 33 'extractvalue' 'tmp_keep_V' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i128, i1, i16, i1 } %empty, 3" [eCPRI_demux/ecpri_demux.cpp:41]   --->   Operation 34 'extractvalue' 'tmp_last_V' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V_2, i32 120, i32 127)" [eCPRI_demux/ecpri_demux.cpp:42]   --->   Operation 35 'partselect' 'p_Result_s' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "store i1 true, i1* @first_read, align 1" [eCPRI_demux/ecpri_demux.cpp:43]   --->   Operation 36 'store' <Predicate = (state_V_load == 0)> <Delay = 0.65>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "store i2 -2, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:51]   --->   Operation 37 'store' <Predicate = (state_V_load == 0 & p_Result_s == 2)> <Delay = 0.69>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "store i2 1, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:47]   --->   Operation 38 'store' <Predicate = (state_V_load == 0 & p_Result_s == 0)> <Delay = 0.69>
ST_1 : Operation 39 [1/1] (0.69ns)   --->   "store i2 -1, i2* @state_V, align 1" [eCPRI_demux/ecpri_demux.cpp:55]   --->   Operation 39 'store' <Predicate = (state_V_load == 0 & p_Result_s != 0 & p_Result_s != 2)> <Delay = 0.69>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_2, label %15, label %16" [eCPRI_demux/ecpri_demux.cpp:86]   --->   Operation 40 'br' <Predicate = (state_V_load == 2 & !first_read_load)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 false)" [eCPRI_demux/ecpri_demux.cpp:92]   --->   Operation 41 'write' <Predicate = (state_V_load == 2 & !first_read_load & !tmp_last_V_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 true)" [eCPRI_demux/ecpri_demux.cpp:89]   --->   Operation 42 'write' <Predicate = (state_V_load == 2 & !first_read_load & tmp_last_V_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)" [eCPRI_demux/ecpri_demux.cpp:82]   --->   Operation 43 'write' <Predicate = (state_V_load == 2 & first_read_load & icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, i128 %tmp_data_V, i1 %tmp_user_V_1, i16 %tmp_keep_V_1, i1 false)" [eCPRI_demux/ecpri_demux.cpp:70]   --->   Operation 44 'write' <Predicate = (state_V_load == 1 & !tmp_last_V_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, i128 %tmp_data_V, i1 %tmp_user_V_1, i16 %tmp_keep_V_1, i1 true)" [eCPRI_demux/ecpri_demux.cpp:67]   --->   Operation 45 'write' <Predicate = (state_V_load == 1 & tmp_last_V_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V, i16 %tmp_keep_V, i1 %tmp_last_V)" [eCPRI_demux/ecpri_demux.cpp:46]   --->   Operation 46 'write' <Predicate = (state_V_load == 0 & p_Result_s == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %CU_data_in_V_data_V), !map !61"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %CU_data_in_V_user_V), !map !67"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %CU_data_in_V_keep_V), !map !71"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %CU_data_in_V_last_V), !map !75"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %control_data_out_V_data_V), !map !79"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %control_data_out_V_user_V), !map !83"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %control_data_out_V_keep_V), !map !87"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %control_data_out_V_last_V), !map !91"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %user_data_out_V_data_V), !map !95"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %user_data_out_V_user_V), !map !99"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %user_data_out_V_keep_V), !map !103"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %user_data_out_V_last_V), !map !107"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %ecpri_demux_eth_state_out_V), !map !111"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %msg_type_out_V), !map !115"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @ecpri_demux_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %CU_data_in_V_data_V, i1* %CU_data_in_V_user_V, i16* %CU_data_in_V_keep_V, i1* %CU_data_in_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:20]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:21]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:22]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %ecpri_demux_eth_state_out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:23]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:24]   --->   Operation 66 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %msg_type_out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:25]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:26]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @state_V, i32 1, [1 x i8]* @p_str2) nounwind" [eCPRI_demux/ecpri_demux.cpp:34]   --->   Operation 69 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i2P(i2* %ecpri_demux_eth_state_out_V, i2 %state_V_load)" [eCPRI_demux/ecpri_demux.cpp:35]   --->   Operation 70 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%msg_type_V_load = load i8* @msg_type_V, align 1" [eCPRI_demux/ecpri_demux.cpp:36]   --->   Operation 71 'load' 'msg_type_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %msg_type_out_V, i8 %msg_type_V_load)" [eCPRI_demux/ecpri_demux.cpp:36]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.72ns)   --->   "switch i2 %state_V_load, label %._crit_edge156 [
    i2 0, label %0
    i2 1, label %5
    i2 -2, label %9
    i2 -1, label %19
  ]" [eCPRI_demux/ecpri_demux.cpp:38]   --->   Operation 73 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge157" [eCPRI_demux/ecpri_demux.cpp:100]   --->   Operation 74 'br' <Predicate = (state_V_load == 3 & tmp_last_V_3)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge156" [eCPRI_demux/ecpri_demux.cpp:101]   --->   Operation 75 'br' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 false)" [eCPRI_demux/ecpri_demux.cpp:92]   --->   Operation 76 'write' <Predicate = (state_V_load == 2 & !first_read_load & !tmp_last_V_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %17"   --->   Operation 77 'br' <Predicate = (state_V_load == 2 & !first_read_load & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 true)" [eCPRI_demux/ecpri_demux.cpp:89]   --->   Operation 78 'write' <Predicate = (state_V_load == 2 & !first_read_load & tmp_last_V_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %17" [eCPRI_demux/ecpri_demux.cpp:90]   --->   Operation 79 'br' <Predicate = (state_V_load == 2 & !first_read_load & tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 80 'br' <Predicate = (state_V_load == 2 & !first_read_load)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 81 'br' <Predicate = (state_V_load == 2 & first_read_load & !icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_out_V_data_V, i1* %control_data_out_V_user_V, i16* %control_data_out_V_keep_V, i1* %control_data_out_V_last_V, i128 %tmp_data_V_3, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)" [eCPRI_demux/ecpri_demux.cpp:82]   --->   Operation 82 'write' <Predicate = (state_V_load == 2 & first_read_load & icmp_ln879)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %13" [eCPRI_demux/ecpri_demux.cpp:83]   --->   Operation 83 'br' <Predicate = (state_V_load == 2 & first_read_load & icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %18" [eCPRI_demux/ecpri_demux.cpp:86]   --->   Operation 84 'br' <Predicate = (state_V_load == 2 & first_read_load)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge156" [eCPRI_demux/ecpri_demux.cpp:94]   --->   Operation 85 'br' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, i128 %tmp_data_V, i1 %tmp_user_V_1, i16 %tmp_keep_V_1, i1 false)" [eCPRI_demux/ecpri_demux.cpp:70]   --->   Operation 86 'write' <Predicate = (state_V_load == 1 & !tmp_last_V_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 87 'br' <Predicate = (state_V_load == 1 & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, i128 %tmp_data_V, i1 %tmp_user_V_1, i16 %tmp_keep_V_1, i1 true)" [eCPRI_demux/ecpri_demux.cpp:67]   --->   Operation 88 'write' <Predicate = (state_V_load == 1 & tmp_last_V_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %8" [eCPRI_demux/ecpri_demux.cpp:68]   --->   Operation 89 'br' <Predicate = (state_V_load == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge156" [eCPRI_demux/ecpri_demux.cpp:73]   --->   Operation 90 'br' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "store i8 %p_Result_s, i8* @msg_type_V, align 1" [eCPRI_demux/ecpri_demux.cpp:42]   --->   Operation 91 'store' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.58ns)   --->   "switch i8 %p_Result_s, label %3 [
    i8 0, label %1
    i8 2, label %2
  ]" [eCPRI_demux/ecpri_demux.cpp:44]   --->   Operation 92 'switch' <Predicate = (state_V_load == 0)> <Delay = 0.58>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %4" [eCPRI_demux/ecpri_demux.cpp:52]   --->   Operation 93 'br' <Predicate = (state_V_load == 0 & p_Result_s == 2)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_out_V_data_V, i1* %user_data_out_V_user_V, i16* %user_data_out_V_keep_V, i1* %user_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V, i16 %tmp_keep_V, i1 %tmp_last_V)" [eCPRI_demux/ecpri_demux.cpp:46]   --->   Operation 94 'write' <Predicate = (state_V_load == 0 & p_Result_s == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %4" [eCPRI_demux/ecpri_demux.cpp:48]   --->   Operation 95 'br' <Predicate = (state_V_load == 0 & p_Result_s == 0)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br label %4" [eCPRI_demux/ecpri_demux.cpp:56]   --->   Operation 96 'br' <Predicate = (state_V_load == 0 & p_Result_s != 0 & p_Result_s != 2)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge156" [eCPRI_demux/ecpri_demux.cpp:59]   --->   Operation 97 'br' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "ret void" [eCPRI_demux/ecpri_demux.cpp:103]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ CU_data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ CU_data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ CU_data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ CU_data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ecpri_demux_eth_state_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ msg_type_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ msg_type_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_read]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_V_load       (load         ) [ 0111]
first_read_load    (load         ) [ 0111]
empty_6            (read         ) [ 0000]
tmp_last_V_3       (extractvalue ) [ 0111]
br_ln98            (br           ) [ 0000]
store_ln99         (store        ) [ 0000]
empty_5            (read         ) [ 0000]
tmp_data_V_3       (extractvalue ) [ 0111]
tmp_user_V_2       (extractvalue ) [ 0111]
tmp_keep_V_2       (extractvalue ) [ 0111]
tmp_last_V_2       (extractvalue ) [ 0111]
br_ln77            (br           ) [ 0000]
store_ln88         (store        ) [ 0000]
store_ln78         (store        ) [ 0000]
section_type_V     (partselect   ) [ 0000]
icmp_ln879         (icmp         ) [ 0111]
br_ln80            (br           ) [ 0000]
store_ln84         (store        ) [ 0000]
store_ln81         (store        ) [ 0000]
empty_4            (read         ) [ 0000]
tmp_data_V         (extractvalue ) [ 0111]
tmp_user_V_1       (extractvalue ) [ 0111]
tmp_keep_V_1       (extractvalue ) [ 0111]
tmp_last_V_1       (extractvalue ) [ 0111]
br_ln65            (br           ) [ 0000]
store_ln66         (store        ) [ 0000]
empty              (read         ) [ 0000]
tmp_data_V_2       (extractvalue ) [ 0111]
tmp_user_V         (extractvalue ) [ 0111]
tmp_keep_V         (extractvalue ) [ 0111]
tmp_last_V         (extractvalue ) [ 0111]
p_Result_s         (partselect   ) [ 0111]
store_ln43         (store        ) [ 0000]
store_ln51         (store        ) [ 0000]
store_ln47         (store        ) [ 0000]
store_ln55         (store        ) [ 0000]
br_ln86            (br           ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
spectopmodule_ln0  (spectopmodule) [ 0000]
specinterface_ln20 (specinterface) [ 0000]
specinterface_ln21 (specinterface) [ 0000]
specinterface_ln22 (specinterface) [ 0000]
specinterface_ln23 (specinterface) [ 0000]
specpipeline_ln24  (specpipeline ) [ 0000]
specinterface_ln25 (specinterface) [ 0000]
specinterface_ln26 (specinterface) [ 0000]
specreset_ln34     (specreset    ) [ 0000]
write_ln35         (write        ) [ 0000]
msg_type_V_load    (load         ) [ 0000]
write_ln36         (write        ) [ 0000]
switch_ln38        (switch       ) [ 0000]
br_ln100           (br           ) [ 0000]
br_ln101           (br           ) [ 0000]
write_ln92         (write        ) [ 0000]
br_ln0             (br           ) [ 0000]
write_ln89         (write        ) [ 0000]
br_ln90            (br           ) [ 0000]
br_ln0             (br           ) [ 0000]
br_ln0             (br           ) [ 0000]
write_ln82         (write        ) [ 0000]
br_ln83            (br           ) [ 0000]
br_ln86            (br           ) [ 0000]
br_ln94            (br           ) [ 0000]
write_ln70         (write        ) [ 0000]
br_ln0             (br           ) [ 0000]
write_ln67         (write        ) [ 0000]
br_ln68            (br           ) [ 0000]
br_ln73            (br           ) [ 0000]
store_ln42         (store        ) [ 0000]
switch_ln44        (switch       ) [ 0000]
br_ln52            (br           ) [ 0000]
write_ln46         (write        ) [ 0000]
br_ln48            (br           ) [ 0000]
br_ln56            (br           ) [ 0000]
br_ln59            (br           ) [ 0000]
ret_ln103          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CU_data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CU_data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CU_data_in_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CU_data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CU_data_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CU_data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="CU_data_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CU_data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="control_data_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="control_data_out_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="control_data_out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="control_data_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="user_data_out_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="user_data_out_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="user_data_out_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="user_data_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ecpri_demux_eth_state_out_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ecpri_demux_eth_state_out_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="msg_type_out_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_type_out_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="msg_type_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_type_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="first_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ecpri_demux_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i2P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="146" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="1" index="5" bw="146" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_6/1 empty_5/1 empty_4/1 empty/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="16" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="0" index="5" bw="128" slack="1"/>
<pin id="117" dir="0" index="6" bw="1" slack="1"/>
<pin id="118" dir="0" index="7" bw="16" slack="1"/>
<pin id="119" dir="0" index="8" bw="1" slack="0"/>
<pin id="120" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/2 write_ln89/2 write_ln82/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="16" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="128" slack="1"/>
<pin id="135" dir="0" index="6" bw="1" slack="1"/>
<pin id="136" dir="0" index="7" bw="16" slack="1"/>
<pin id="137" dir="0" index="8" bw="1" slack="0"/>
<pin id="138" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/2 write_ln67/2 write_ln46/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln35_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="0" index="2" bw="2" slack="2"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln36_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="146" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_3/1 tmp_last_V_2/1 tmp_last_V_1/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 store_ln88/1 store_ln66/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="146" slack="0"/>
<pin id="172" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 tmp_data_V/1 tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="146" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_2/1 tmp_user_V_1/1 tmp_user_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="146" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_2/1 tmp_keep_V_1/1 tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 store_ln55/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 store_ln51/1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="128" slack="1"/>
<pin id="196" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 tmp_data_V tmp_data_V_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="1"/>
<pin id="202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_2 tmp_keep_V_1 tmp_keep_V "/>
</bind>
</comp>

<comp id="206" class="1004" name="state_V_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="first_read_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_read_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln78_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="section_type_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="section_type_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln879_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_Result_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="128" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln43_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln47_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="msg_type_V_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="msg_type_V_load/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln42_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="state_V_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="first_read_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_read_load "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_last_V_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_user_V_2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_last_V_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln879_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_user_V_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_last_V_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_user_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_last_V_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_Result_s_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="151"><net_src comp="90" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="92" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="98" pin="5"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="98" pin="5"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="98" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="98" pin="5"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="170" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="203"><net_src comp="178" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="110" pin=7"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="128" pin=7"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="170" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="170" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="206" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="276"><net_src comp="210" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="160" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="174" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="289"><net_src comp="160" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="294"><net_src comp="230" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="174" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="303"><net_src comp="160" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="174" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="312"><net_src comp="160" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="128" pin=8"/></net>

<net id="317"><net_src comp="236" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="263" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: control_data_out_V_data_V | {3 }
	Port: control_data_out_V_user_V | {3 }
	Port: control_data_out_V_keep_V | {3 }
	Port: control_data_out_V_last_V | {3 }
	Port: user_data_out_V_data_V | {3 }
	Port: user_data_out_V_user_V | {3 }
	Port: user_data_out_V_keep_V | {3 }
	Port: user_data_out_V_last_V | {3 }
	Port: ecpri_demux_eth_state_out_V | {3 }
	Port: msg_type_out_V | {3 }
	Port: state_V | {1 }
	Port: msg_type_V | {3 }
	Port: first_read | {1 }
 - Input state : 
	Port: ecpri_demux : CU_data_in_V_data_V | {1 }
	Port: ecpri_demux : CU_data_in_V_user_V | {1 }
	Port: ecpri_demux : CU_data_in_V_keep_V | {1 }
	Port: ecpri_demux : CU_data_in_V_last_V | {1 }
	Port: ecpri_demux : state_V | {1 }
	Port: ecpri_demux : msg_type_V | {3 }
	Port: ecpri_demux : first_read | {1 }
  - Chain level:
	State 1
		br_ln98 : 1
		br_ln77 : 1
		section_type_V : 1
		icmp_ln879 : 2
		br_ln80 : 3
		br_ln65 : 1
		p_Result_s : 1
	State 2
	State 3
		write_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln879_fu_230    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_98     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_110    |    0    |    0    |
|   write  |     grp_write_fu_128    |    0    |    0    |
|          | write_ln35_write_fu_146 |    0    |    0    |
|          | write_ln36_write_fu_153 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_160       |    0    |    0    |
|extractvalue|        grp_fu_170       |    0    |    0    |
|          |        grp_fu_174       |    0    |    0    |
|          |        grp_fu_178       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|  section_type_V_fu_220  |    0    |    0    |
|          |    p_Result_s_fu_236    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    11   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|first_read_load_reg_273|    1   |
|   icmp_ln879_reg_291  |    1   |
|   p_Result_s_reg_314  |    8   |
|        reg_194        |   128  |
|        reg_200        |   16   |
|  state_V_load_reg_268 |    2   |
|  tmp_last_V_1_reg_300 |    1   |
|  tmp_last_V_2_reg_286 |    1   |
|  tmp_last_V_3_reg_277 |    1   |
|   tmp_last_V_reg_309  |    1   |
|  tmp_user_V_1_reg_295 |    1   |
|  tmp_user_V_2_reg_281 |    1   |
|   tmp_user_V_reg_304  |    1   |
+-----------------------+--------+
|         Total         |   163  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_110 |  p8  |   3  |   1  |    3   ||    9    |
| grp_write_fu_128 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_128 |  p8  |   3  |   1  |    3   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  2.0055 ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   11   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   163  |   38   |
+-----------+--------+--------+--------+
