Classic Timing Analyzer report for Cyclops
Sat Jul 09 16:46:40 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  7. Clock Setup: 'IF_clk'
  8. Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  9. Clock Hold: 'IF_clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                              ; To                               ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 8.375 ns                         ; FLAGB                             ; async_usb:usb1|FX_state.FX_TDONE ; --                                         ; IF_clk                                     ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 17.122 ns                        ; led_blinker:BLINK_D4|led_timer[3] ; DEBUG_LED3                       ; IF_clk                                     ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A       ; None                             ; 11.337 ns                        ; SDOBACK                           ; FX2_PE1                          ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -4.022 ns                        ; FX2_FD[7]                         ; async_usb:usb1|Rx_fifo_wdata[15] ; --                                         ; IF_clk                                     ; 0            ;
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' ; -0.259 ns ; 144.01 MHz ( period = 6.944 ns ) ; 138.83 MHz ( period = 7.203 ns ) ; NWire_rcv:SPD|tb_width[1]         ; NWire_rcv:SPD|pass[1]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 9            ;
; Clock Setup: 'IF_clk'                                     ; 0.631 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_rcv:M_IQ|idata[12]          ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk                                     ; 0            ;
; Clock Hold: 'IF_clk'                                      ; -1.303 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; PLL_freq[9]                       ; Previous_PLL_freq[9]             ; IF_clk                                     ; IF_clk                                     ; 30           ;
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 144.01 MHz ( period = 6.944 ns ) ; N/A                              ; NWire_xmit:M_LRAudio|id[31]       ; NWire_xmit:M_LRAudio|id[31]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                   ;                                  ;                                            ;                                            ; 39           ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkmult3:cm3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 144.01 MHz       ; 0.000 ns      ; 0.000 ns     ; IF_clk   ; 3                     ; 1                   ; -2.398 ns ;              ;
; IF_clk                                     ;                    ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                          ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.259 ns                               ; 138.83 MHz ( period = 7.203 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.949 ns                ;
; -0.212 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.899 ns                ;
; -0.190 ns                               ; 140.17 MHz ( period = 7.134 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.880 ns                ;
; -0.169 ns                               ; 140.59 MHz ( period = 7.113 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.840 ns                ;
; -0.143 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.830 ns                ;
; -0.102 ns                               ; 141.92 MHz ( period = 7.046 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.772 ns                ;
; -0.057 ns                               ; 142.84 MHz ( period = 7.001 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.728 ns                ;
; -0.043 ns                               ; 143.12 MHz ( period = 6.987 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.714 ns                ;
; -0.003 ns                               ; 143.95 MHz ( period = 6.947 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.674 ns                ;
; 0.010 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.660 ns                ;
; 0.018 ns                                ; 144.38 MHz ( period = 6.926 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.672 ns                ;
; 0.024 ns                                ; 144.51 MHz ( period = 6.920 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.647 ns                ;
; 0.031 ns                                ; 144.65 MHz ( period = 6.913 ns )                    ; NWire_rcv:M_IQ|tb_width[6]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.639 ns                ;
; 0.065 ns                                ; 145.37 MHz ( period = 6.879 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.605 ns                ;
; 0.067 ns                                ; 145.41 MHz ( period = 6.877 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.603 ns                ;
; 0.087 ns                                ; 145.84 MHz ( period = 6.857 ns )                    ; NWire_rcv:SPD|tb_width[2]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.603 ns                ;
; 0.104 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.567 ns                ;
; 0.121 ns                                ; 146.56 MHz ( period = 6.823 ns )                    ; NWire_rcv:M_IQ|tb_width[6]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.550 ns                ;
; 0.126 ns                                ; 146.67 MHz ( period = 6.818 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.545 ns                ;
; 0.160 ns                                ; 147.41 MHz ( period = 6.784 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.511 ns                ;
; 0.170 ns                                ; 147.62 MHz ( period = 6.774 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.500 ns                ;
; 0.205 ns                                ; 148.39 MHz ( period = 6.739 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.485 ns                ;
; 0.231 ns                                ; 148.96 MHz ( period = 6.713 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.440 ns                ;
; 0.252 ns                                ; 149.43 MHz ( period = 6.692 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.435 ns                ;
; 0.256 ns                                ; 149.52 MHz ( period = 6.688 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.415 ns                ;
; 0.262 ns                                ; 149.66 MHz ( period = 6.682 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.428 ns                ;
; 0.265 ns                                ; 149.72 MHz ( period = 6.679 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.406 ns                ;
; 0.268 ns                                ; 149.79 MHz ( period = 6.676 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.422 ns                ;
; 0.289 ns                                ; 150.26 MHz ( period = 6.655 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.382 ns                ;
; 0.309 ns                                ; 150.72 MHz ( period = 6.635 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.378 ns                ;
; 0.312 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; NWire_rcv:SPD|tb_width[5]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.359 ns                ;
; 0.315 ns                                ; 150.85 MHz ( period = 6.629 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.372 ns                ;
; 0.321 ns                                ; 150.99 MHz ( period = 6.623 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.350 ns                ;
; 0.346 ns                                ; 151.56 MHz ( period = 6.598 ns )                    ; NWire_rcv:SPD|tb_width[5]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.344 ns                ;
; 0.376 ns                                ; 152.25 MHz ( period = 6.568 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.295 ns                ;
; 0.379 ns                                ; 152.32 MHz ( period = 6.565 ns )                    ; NWire_rcv:SPD|tb_width[8]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.311 ns                ;
; 0.393 ns                                ; 152.65 MHz ( period = 6.551 ns )                    ; NWire_rcv:SPD|tb_width[5]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.294 ns                ;
; 0.397 ns                                ; 152.74 MHz ( period = 6.547 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.274 ns                ;
; 0.400 ns                                ; 152.81 MHz ( period = 6.544 ns )                    ; NWire_rcv:M_IQ|tb_width[7]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.270 ns                ;
; 0.404 ns                                ; 152.91 MHz ( period = 6.540 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.267 ns                ;
; 0.414 ns                                ; 153.14 MHz ( period = 6.530 ns )                    ; NWire_rcv:M_IQ|tb_width[6]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.257 ns                ;
; 0.421 ns                                ; 153.30 MHz ( period = 6.523 ns )                    ; NWire_rcv:M_IQ|tb_width[6]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.250 ns                ;
; 0.426 ns                                ; 153.42 MHz ( period = 6.518 ns )                    ; NWire_rcv:SPD|tb_width[8]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 6.261 ns                ;
; 0.441 ns                                ; 153.78 MHz ( period = 6.503 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.230 ns                ;
; 0.513 ns                                ; 155.50 MHz ( period = 6.431 ns )                    ; NWire_rcv:M_IQ|tb_width[7]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.158 ns                ;
; 0.520 ns                                ; 155.67 MHz ( period = 6.424 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.170 ns                ;
; 0.530 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.141 ns                ;
; 0.539 ns                                ; 156.13 MHz ( period = 6.405 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.151 ns                ;
; 0.545 ns                                ; 156.27 MHz ( period = 6.399 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.145 ns                ;
; 0.555 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 6.115 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.113 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.558 ns                                ; 156.59 MHz ( period = 6.386 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.126 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[4]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[6]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[7]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[5]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.562 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.117 ns                ;
; 0.565 ns                                ; 156.76 MHz ( period = 6.379 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.106 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[32]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[28]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[29]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[33]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[27]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[31]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.566 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|rdata[30]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 6.078 ns                ;
; 0.607 ns                                ; 157.80 MHz ( period = 6.337 ns )                    ; NWire_rcv:SPD|tb_width[7]   ; NWire_rcv:SPD|pass[2]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.064 ns                ;
; 0.623 ns                                ; 158.20 MHz ( period = 6.321 ns )                    ; NWire_rcv:SPD|tb_width[5]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.067 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.019 ns                ;
; 0.665 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|resync       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.692 ns                  ; 6.027 ns                ;
; 0.668 ns                                ; 159.34 MHz ( period = 6.276 ns )                    ; NWire_rcv:M_IQ|tb_width[8]  ; NWire_rcv:M_IQ|pass[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 6.003 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[4]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[6]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[7]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[5]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.669 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 6.010 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:SPD|tb_width[7]   ; NWire_rcv:SPD|pass[1]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 6.017 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[32]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[28]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[29]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[33]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[27]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[31]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.673 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|rdata[30]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.971 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.677 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 6.007 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[4]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[6]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[7]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[5]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.681 ns                                ; 159.67 MHz ( period = 6.263 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.998 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[32]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[28]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[29]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[33]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[27]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[31]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.685 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|rdata[30]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.959 ns                ;
; 0.698 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; NWire_rcv:M_IQ|DB_LEN[1][5] ; NWire_rcv:M_IQ|tb_width[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 5.975 ns                ;
; 0.715 ns                                ; 160.54 MHz ( period = 6.229 ns )                    ; NWire_rcv:M_IQ|tb_width[7]  ; NWire_rcv:M_IQ|pass[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 5.956 ns                ;
; 0.720 ns                                ; 160.67 MHz ( period = 6.224 ns )                    ; NWire_rcv:SPD|tb_width[7]   ; NWire_rcv:SPD|pass[3]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 5.967 ns                ;
; 0.728 ns                                ; 160.88 MHz ( period = 6.216 ns )                    ; NWire_rcv:M_IQ|tb_width[9]  ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 5.942 ns                ;
; 0.758 ns                                ; 161.66 MHz ( period = 6.186 ns )                    ; NWire_rcv:SPD|DB_LEN[3][3]  ; NWire_rcv:SPD|tb_width[9]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.689 ns                  ; 5.931 ns                ;
; 0.770 ns                                ; 161.97 MHz ( period = 6.174 ns )                    ; NWire_rcv:SPD|tb_width[8]   ; NWire_rcv:SPD|pass[0]       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.690 ns                  ; 5.920 ns                ;
; 0.770 ns                                ; 161.97 MHz ( period = 6.174 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|pass[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.670 ns                  ; 5.900 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.777 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.935 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[4]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[6]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[7]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[5]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.781 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.926 ns                ;
; 0.784 ns                                ; 162.34 MHz ( period = 6.160 ns )                    ; NWire_rcv:M_IQ|DB_LEN[1][5] ; NWire_rcv:M_IQ|tb_width[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.673 ns                  ; 5.889 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[32]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[28]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[29]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[33]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[27]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[31]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.785 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]    ; NWire_rcv:M_IQ|rdata[30]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.887 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[7]  ; NWire_rcv:M_IQ|pass[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.671 ns                  ; 5.881 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.790 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.894 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[4]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[6]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[7]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[3]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[5]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[2]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[8]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.794 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[1]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.885 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[32]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[28]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[29]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[33]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[27]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[31]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.798 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[30]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.846 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[7]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[11]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[6]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.812 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; NWire_rcv:SPD|tb_cnt[6]     ; NWire_rcv:SPD|rdata[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.667 ns                  ; 5.855 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[9]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[10]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[11]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[13]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[12]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[15]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.817 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[14]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.712 ns                  ; 5.895 ns                ;
; 0.819 ns                                ; 163.27 MHz ( period = 6.125 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|resync       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.692 ns                  ; 5.873 ns                ;
; 0.821 ns                                ; 163.32 MHz ( period = 6.123 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[0]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.886 ns                ;
; 0.821 ns                                ; 163.32 MHz ( period = 6.123 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[4]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.886 ns                ;
; 0.821 ns                                ; 163.32 MHz ( period = 6.123 ns )                    ; NWire_rcv:M_IQ|tb_cnt[5]    ; NWire_rcv:M_IQ|rdata[6]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.707 ns                  ; 5.886 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                             ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                                                                                                                                                                        ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.631 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[12]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.853 ns                ;
; 0.639 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[40]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[40]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.515 ns                  ; 1.876 ns                ;
; 0.660 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[44]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.829 ns                ;
; 0.660 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[14]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[14]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.824 ns                ;
; 0.716 ns                                ; None                                                ; NWire_rcv:SPD|irdy        ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.785 ns                ;
; 0.882 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[46]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.525 ns                  ; 1.643 ns                ;
; 0.896 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[5]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.580 ns                ;
; 0.898 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[19]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.581 ns                ;
; 0.902 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[31]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.512 ns                  ; 1.610 ns                ;
; 0.906 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[30]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[30]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.525 ns                  ; 1.619 ns                ;
; 0.915 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[24]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.569 ns                ;
; 1.003 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[2]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[2]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.469 ns                ;
; 1.018 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[0]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[0]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.454 ns                ;
; 1.034 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[26]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.519 ns                  ; 1.485 ns                ;
; 1.035 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[6]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.441 ns                ;
; 1.035 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[8]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[8]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.449 ns                ;
; 1.039 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[36]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[36]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.437 ns                ;
; 1.040 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[23]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[23]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.436 ns                ;
; 1.041 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[17]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[17]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.503 ns                  ; 1.462 ns                ;
; 1.045 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[4]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.431 ns                ;
; 1.046 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[11]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.433 ns                ;
; 1.047 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[41]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.432 ns                ;
; 1.049 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[45]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.519 ns                  ; 1.470 ns                ;
; 1.049 ns                                ; None                                                ; NWire_xmit:M_LRAudio|iack ; NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.478 ns                  ; 1.429 ns                ;
; 1.050 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[20]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.426 ns                ;
; 1.050 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[25]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[25]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.519 ns                  ; 1.469 ns                ;
; 1.056 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[27]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.519 ns                  ; 1.463 ns                ;
; 1.057 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[13]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[13]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.422 ns                ;
; 1.058 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[22]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.512 ns                  ; 1.454 ns                ;
; 1.058 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[10]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.421 ns                ;
; 1.059 ns                                ; None                                                ; NWire_xmit:M_LRAudio|irdy ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.478 ns                  ; 1.419 ns                ;
; 1.061 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[9]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[9]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.418 ns                ;
; 1.277 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[1]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[1]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.195 ns                ;
; 1.287 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[35]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.196 ns                ;
; 1.292 ns                                ; None                                                ; NWire_rcv:SPD|idata[6]    ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.192 ns                ;
; 1.292 ns                                ; None                                                ; NWire_rcv:SPD|idata[3]    ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.192 ns                ;
; 1.396 ns                                ; None                                                ; NWire_rcv:SPD|idata[11]   ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.088 ns                ;
; 1.396 ns                                ; None                                                ; NWire_rcv:SPD|idata[13]   ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.088 ns                ;
; 1.397 ns                                ; None                                                ; NWire_rcv:SPD|idata[10]   ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.087 ns                ;
; 1.397 ns                                ; None                                                ; NWire_rcv:SPD|idata[8]    ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.087 ns                ;
; 1.400 ns                                ; None                                                ; NWire_rcv:SPD|idata[15]   ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.084 ns                ;
; 1.401 ns                                ; None                                                ; NWire_rcv:SPD|idata[14]   ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.083 ns                ;
; 1.407 ns                                ; None                                                ; NWire_rcv:SPD|idata[12]   ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.077 ns                ;
; 1.427 ns                                ; None                                                ; NWire_rcv:SPD|idata[7]    ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.057 ns                ;
; 1.429 ns                                ; None                                                ; NWire_rcv:SPD|idata[4]    ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.055 ns                ;
; 1.430 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[38]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.053 ns                ;
; 1.431 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[15]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[15]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.487 ns                  ; 1.056 ns                ;
; 1.431 ns                                ; None                                                ; NWire_rcv:SPD|idata[0]    ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.053 ns                ;
; 1.432 ns                                ; None                                                ; NWire_rcv:SPD|idata[1]    ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.052 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[28]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.046 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:SPD|idata[2]    ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.047 ns                ;
; 1.442 ns                                ; None                                                ; NWire_rcv:M_IQ|irdy       ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                                                                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.043 ns                ;
; 1.449 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[16]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.040 ns                ;
; 1.481 ns                                ; None                                                ; NWire_rcv:SPD|idata[9]    ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.003 ns                ;
; 1.526 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[43]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.957 ns                ;
; 1.527 ns                                ; None                                                ; NWire_rcv:SPD|idata[5]    ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.957 ns                ;
; 1.580 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[47]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.904 ns                ;
; 1.734 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[29]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.750 ns                ;
; 1.736 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[39]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.748 ns                ;
; 1.736 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[21]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.748 ns                ;
; 1.736 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[3]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.748 ns                ;
; 1.737 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[7]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[7]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.747 ns                ;
; 1.740 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[18]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.744 ns                ;
; 1.742 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[34]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.742 ns                ;
; 1.745 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[32]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[32]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.739 ns                ;
; 1.745 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[37]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.739 ns                ;
; 1.746 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[42]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[42]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.738 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[33]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.635 ns                  ; 5.326 ns                ;
; 3.309 ns                                ; 70.34 MHz ( period = 14.216 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.655 ns                  ; 5.346 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.644 ns                  ; 5.300 ns                ;
; 3.344 ns                                ; 70.69 MHz ( period = 14.146 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.664 ns                  ; 5.320 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.652 ns                  ; 5.290 ns                ;
; 3.362 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.672 ns                  ; 5.310 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.665 ns                  ; 5.285 ns                ;
; 3.380 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.685 ns                  ; 5.305 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.673 ns                  ; 5.261 ns                ;
; 3.412 ns                                ; 71.38 MHz ( period = 14.010 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.693 ns                  ; 5.281 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.670 ns                  ; 4.872 ns                ;
; 3.798 ns                                ; 75.54 MHz ( period = 13.238 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.690 ns                  ; 4.892 ns                ;
; 4.216 ns                                ; 80.63 MHz ( period = 12.402 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                     ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.394 ns                ;
; 4.302 ns                                ; 81.77 MHz ( period = 12.230 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[10]                                                     ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.308 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.651 ns                  ; 4.340 ns                ;
; 4.311 ns                                ; 81.89 MHz ( period = 12.212 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.671 ns                  ; 4.360 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.642 ns                  ; 4.306 ns                ;
; 4.336 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.662 ns                  ; 4.326 ns                ;
; 4.388 ns                                ; 82.93 MHz ( period = 12.058 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[9]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.222 ns                ;
; 4.423 ns                                ; 83.42 MHz ( period = 11.988 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|empty_dff                                                                             ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.611 ns                  ; 4.188 ns                ;
; 4.474 ns                                ; 84.13 MHz ( period = 11.886 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[8]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.136 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[6]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[7]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[4]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[5]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[1]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[0]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[3]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.587 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[2]                                                      ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.610 ns                  ; 4.023 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[11]                                                            ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[10]                                                            ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[9]                                                             ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[8]                                                             ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[7]                                                             ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[6]                                                             ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; 4.705 ns                                ; 87.54 MHz ( period = 11.424 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[5]                                                             ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 8.583 ns                  ; 3.878 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                                                                                                                                                           ;                                            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_IDLE               ; NWire_xmit:M_LRAudio|NW_state.NW_IDLE     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|dly_cnt[25]                    ; NWire_xmit:M_LRAudio|dly_cnt[25]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_DB                       ; NWire_rcv:M_IQ|TB_state.TB_DB             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_SYNC                     ; NWire_rcv:M_IQ|TB_state.TB_SYNC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_CALC                     ; NWire_rcv:M_IQ|TB_state.TB_CALC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_NEXT                     ; NWire_rcv:M_IQ|TB_state.TB_NEXT           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|irdy                                 ; NWire_rcv:M_IQ|irdy                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.736 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.iq1                   ; NWire_xmit:M_LRAudio|DIFF_CLK.iq2         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.737 ns                                ; NWire_rcv:SPD|d0                                    ; NWire_rcv:SPD|d1                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia1                          ; NWire_rcv:SPD|irdy                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.738 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.ia1                         ; NWire_rcv:M_IQ|irdy                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|DBrise                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_rcv:SPD|rdata[2]                              ; NWire_rcv:SPD|rdata[1]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|rdata[20]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|rdata[0]                             ; NWire_rcv:M_IQ|idata[0]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|rdata[5]                              ; NWire_rcv:SPD|rdata[4]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|id[20]                         ; NWire_xmit:M_LRAudio|id[19]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|rdata[32]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.iq0                   ; NWire_xmit:M_LRAudio|DIFF_CLK.iq1         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]               ; NWire_xmit:M_LRAudio|id[30]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]               ; NWire_xmit:M_LRAudio|id[27]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|id[25]                         ; NWire_xmit:M_LRAudio|id[24]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|idata[8]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][7]                         ; NWire_rcv:M_IQ|DB_LEN[3][7]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|d0                                   ; NWire_rcv:M_IQ|d1                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|id[24]                         ; NWire_xmit:M_LRAudio|id[23]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[12]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:SPD|d1                                    ; NWire_rcv:SPD|d2                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|idata[28]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[9]                             ; NWire_rcv:M_IQ|idata[9]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|d2                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|idata[1]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]               ; NWire_xmit:M_LRAudio|id[26]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|id[12]                         ; NWire_xmit:M_LRAudio|id[11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[32]                            ; NWire_rcv:M_IQ|rdata[31]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[11]                            ; NWire_rcv:M_IQ|idata[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|id[23]                         ; NWire_xmit:M_LRAudio|id[22]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20]               ; NWire_xmit:M_LRAudio|id[20]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|id[19]                         ; NWire_xmit:M_LRAudio|id[18]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|rdata[0]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[11]                            ; NWire_rcv:M_IQ|rdata[10]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[10]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[39]                            ; NWire_rcv:M_IQ|rdata[38]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|rdata[27]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|rdata[6]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:SPD|rdata[13]                             ; NWire_rcv:SPD|idata[13]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|id[9]                          ; NWire_xmit:M_LRAudio|id[8]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]                ; NWire_xmit:M_LRAudio|id[6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:SPD|rdata[15]                             ; NWire_rcv:SPD|rdata[14]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]                ; NWire_xmit:M_LRAudio|id[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[17]                            ; NWire_rcv:M_IQ|rdata[16]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|DB_LEN[0][6]                          ; NWire_rcv:SPD|DB_LEN[1][6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|rdata[30]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][13]                        ; NWire_rcv:M_IQ|DB_LEN[2][13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|rdata[45]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[3]                             ; NWire_rcv:M_IQ|rdata[2]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|idata[31]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[47]                            ; NWire_rcv:M_IQ|rdata[46]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[17]                            ; NWire_rcv:M_IQ|idata[17]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|TB_state.TB_DB                       ; NWire_rcv:M_IQ|TB_state.TB_CALC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|rdata[42]                            ; NWire_rcv:M_IQ|rdata[41]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:SPD|DBrise_cnt[4]                         ; NWire_rcv:SPD|DBrise_cnt[4]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:SPD|DB_LEN[0][11]                         ; NWire_rcv:SPD|DB_LEN[1][11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:SPD|data_cnt[3]                           ; NWire_rcv:SPD|data_cnt[3]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[37]                            ; NWire_rcv:M_IQ|rdata[36]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[44]                            ; NWire_rcv:M_IQ|rdata[43]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|rdata[29]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|rdata[9]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[13]                            ; NWire_rcv:M_IQ|rdata[12]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|rdata[1]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|idata[2]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[4]                             ; NWire_rcv:M_IQ|idata[4]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|idata[10]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|rdata[22]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[4]                             ; NWire_rcv:M_IQ|rdata[3]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[13]                            ; NWire_rcv:M_IQ|idata[13]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|TB_state.TB_IDLE                     ; NWire_rcv:M_IQ|TB_state.TB_DB             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.759 ns                                ; NWire_rcv:SPD|DB_LEN[2][1]                          ; NWire_rcv:SPD|DB_LEN[3][1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][1]                         ; NWire_rcv:M_IQ|DB_LEN[3][1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.761 ns                                ; NWire_rcv:SPD|DB_LEN[2][0]                          ; NWire_rcv:SPD|DB_LEN[3][0]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:SPD|DB_LEN[0][3]                          ; NWire_rcv:SPD|DB_LEN[1][3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|DBrise_cnt[5]                        ; NWire_rcv:M_IQ|DBrise_cnt[5]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|data_cnt[4]                          ; NWire_rcv:M_IQ|rcv_flag                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.764 ns                                ; NWire_rcv:M_IQ|data_cnt[5]                          ; NWire_rcv:M_IQ|data_cnt[5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.767 ns                                ; NWire_rcv:M_IQ|tb_cnt[13]                           ; NWire_rcv:M_IQ|tb_cnt[13]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.778 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_BIT             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.780 ns                 ;
; 0.869 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.871 ns                 ;
; 0.896 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.898 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[14]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.902 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[11]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.903 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]               ; NWire_xmit:M_LRAudio|id[31]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.904 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|idata[15]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.905 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|idata[5]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.905 ns                                ; NWire_rcv:M_IQ|rdata[8]                             ; NWire_rcv:M_IQ|idata[8]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.908 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|idata[27]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.911 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|idata[14]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.916 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|idata[12]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.917 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][3]                         ; NWire_rcv:M_IQ|DB_LEN[3][3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.919 ns                                ; NWire_rcv:M_IQ|rdata[38]                            ; NWire_rcv:M_IQ|rdata[37]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.922 ns                                ; NWire_rcv:SPD|rdata[1]                              ; NWire_rcv:SPD|rdata[0]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.922 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|rdata[14]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.924 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][10]                        ; NWire_rcv:M_IQ|DB_LEN[3][10]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][13]                        ; NWire_rcv:M_IQ|DB_LEN[3][13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.926 ns                                ; NWire_rcv:M_IQ|rdata[26]                            ; NWire_rcv:M_IQ|rdata[25]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.927 ns                                ; NWire_rcv:M_IQ|rdata[36]                            ; NWire_rcv:M_IQ|rdata[35]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.928 ns                                ; NWire_xmit:M_LRAudio|id[3]                          ; NWire_xmit:M_LRAudio|id[2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.928 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|rdata[4]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.928 ns                                ; NWire_rcv:M_IQ|rdata[8]                             ; NWire_rcv:M_IQ|rdata[7]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.929 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][4]                         ; NWire_rcv:M_IQ|DB_LEN[1][4]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.930 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|rdata[5]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.932 ns                 ;
; 0.930 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|rdata[13]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.932 ns                 ;
; 0.931 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|rdata[6]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.933 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|rdata[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.935 ns                 ;
; 0.935 ns                                ; NWire_rcv:SPD|rdata[10]                             ; NWire_rcv:SPD|rdata[9]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.937 ns                 ;
; 0.954 ns                                ; NWire_rcv:SPD|tb_cnt[7]                             ; NWire_rcv:SPD|DB_LEN[0][7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.956 ns                 ;
; 0.961 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][10]                        ; NWire_rcv:M_IQ|DB_LEN[1][10]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.964 ns                 ;
; 0.963 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|d3                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.964 ns                 ;
; 0.964 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|idata[30]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.965 ns                 ;
; 0.970 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|idata[19]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.971 ns                 ;
; 0.971 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|rdata[18]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.972 ns                 ;
; 0.976 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|rdata[24]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.979 ns                 ;
; 0.979 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]                ; NWire_xmit:M_LRAudio|id[3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.980 ns                 ;
; 1.023 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|idata[18]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.044 ns                 ;
; 1.035 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]               ; NWire_xmit:M_LRAudio|id[21]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.037 ns                 ;
; 1.036 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|idata[33]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.057 ns                 ;
; 1.037 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.040 ns                 ;
; 1.038 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.041 ns                 ;
; 1.039 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.038 ns                 ;
; 1.039 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.040 ns                 ;
; 1.039 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.041 ns                 ;
; 1.044 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.046 ns                 ;
; 1.044 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.046 ns                 ;
; 1.044 ns                                ; NWire_rcv:M_IQ|rdata[45]                            ; NWire_rcv:M_IQ|rdata[44]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.047 ns                 ;
; 1.045 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.048 ns                 ;
; 1.045 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.048 ns                 ;
; 1.045 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.047 ns                 ;
; 1.046 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.046 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|DBrise                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.049 ns                                ; NWire_rcv:M_IQ|rdata[24]                            ; NWire_rcv:M_IQ|rdata[23]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.051 ns                 ;
; 1.060 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]                ; NWire_xmit:M_LRAudio|id[0]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.061 ns                 ;
; 1.061 ns                                ; NWire_rcv:SPD|DB_LEN[0][2]                          ; NWire_rcv:SPD|DB_LEN[1][2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.063 ns                 ;
; 1.063 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|idata[6]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.065 ns                 ;
; 1.066 ns                                ; NWire_rcv:SPD|DB_LEN[0][5]                          ; NWire_rcv:SPD|DB_LEN[1][5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.067 ns                                ; NWire_rcv:SPD|tb_cnt[9]                             ; NWire_rcv:SPD|DB_LEN[0][9]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.068 ns                 ;
; 1.068 ns                                ; NWire_rcv:M_IQ|rdata[40]                            ; NWire_rcv:M_IQ|rdata[39]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.069 ns                 ;
; 1.068 ns                                ; NWire_rcv:M_IQ|rdata[40]                            ; NWire_rcv:M_IQ|idata[40]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.069 ns                 ;
; 1.074 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][0]                         ; NWire_rcv:M_IQ|DB_LEN[3][0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.076 ns                 ;
; 1.124 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]               ; NWire_xmit:M_LRAudio|id[29]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.127 ns                 ;
; 1.158 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; NWire_xmit:M_LRAudio|id[8]                          ; NWire_xmit:M_LRAudio|id[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][0]                         ; NWire_rcv:M_IQ|DB_LEN[2][0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.163 ns                 ;
; 1.165 ns                                ; NWire_xmit:M_LRAudio|id[21]                         ; NWire_xmit:M_LRAudio|id[20]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; NWire_xmit:M_LRAudio|id[1]                          ; NWire_xmit:M_LRAudio|id[0]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; NWire_xmit:M_LRAudio|data_cnt[3]                    ; NWire_xmit:M_LRAudio|data_cnt[3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; NWire_rcv:M_IQ|data_cnt[1]                          ; NWire_rcv:M_IQ|data_cnt[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; NWire_xmit:M_LRAudio|data_cnt[1]                    ; NWire_xmit:M_LRAudio|data_cnt[1]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; NWire_xmit:M_LRAudio|id[6]                          ; NWire_xmit:M_LRAudio|id[5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; NWire_xmit:M_LRAudio|id[5]                          ; NWire_xmit:M_LRAudio|id[4]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[30]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[29]                         ; NWire_xmit:M_LRAudio|id[28]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[27]                         ; NWire_xmit:M_LRAudio|id[26]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]               ; NWire_xmit:M_LRAudio|id[17]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16]               ; NWire_xmit:M_LRAudio|id[16]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; NWire_xmit:M_LRAudio|id[28]                         ; NWire_xmit:M_LRAudio|id[27]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; NWire_xmit:M_LRAudio|id[22]                         ; NWire_xmit:M_LRAudio|id[21]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; NWire_rcv:M_IQ|tb_cnt[7]                            ; NWire_rcv:M_IQ|tb_cnt[7]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; NWire_xmit:M_LRAudio|irdy                           ; NWire_xmit:M_LRAudio|iack                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; NWire_xmit:M_LRAudio|bcnt[0]                        ; NWire_xmit:M_LRAudio|bcnt[0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; NWire_rcv:SPD|DBrise_cnt[2]                         ; NWire_rcv:SPD|DBrise_cnt[2]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; NWire_rcv:M_IQ|rdata[41]                            ; NWire_rcv:M_IQ|rdata[40]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; NWire_rcv:SPD|data_cnt[2]                           ; NWire_rcv:SPD|data_cnt[2]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; NWire_rcv:SPD|DBrise_cnt[0]                         ; NWire_rcv:SPD|DBrise_cnt[0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; NWire_rcv:M_IQ|DBrise_cnt[3]                        ; NWire_rcv:M_IQ|DBrise_cnt[3]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; NWire_rcv:SPD|data_cnt[0]                           ; NWire_rcv:SPD|data_cnt[0]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; NWire_rcv:M_IQ|DBrise_cnt[0]                        ; NWire_rcv:M_IQ|DBrise_cnt[0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                  ; To                                                                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -1.303 ns                               ; PLL_freq[9]                                                                                                           ; Previous_PLL_freq[9]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.761 ns                 ;
; -1.298 ns                               ; PLL_freq[12]                                                                                                          ; Previous_PLL_freq[12]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.766 ns                 ;
; -1.295 ns                               ; PLL_freq[10]                                                                                                          ; Previous_PLL_freq[10]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.769 ns                 ;
; -1.144 ns                               ; PLL_freq[11]                                                                                                          ; Previous_PLL_freq[11]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.920 ns                 ;
; -1.144 ns                               ; PLL_freq[8]                                                                                                           ; Previous_PLL_freq[8]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.920 ns                 ;
; -1.139 ns                               ; PLL_freq[13]                                                                                                          ; Previous_PLL_freq[13]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.925 ns                 ;
; -1.138 ns                               ; PLL_freq[14]                                                                                                          ; Previous_PLL_freq[14]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.926 ns                 ;
; -0.930 ns                               ; PLL_freq[9]                                                                                                           ; First_LO_data[13]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.134 ns                 ;
; -0.842 ns                               ; PLL_freq[11]                                                                                                          ; First_LO_data[15]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.222 ns                 ;
; -0.768 ns                               ; PLL_freq[13]                                                                                                          ; First_LO_data[17]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.296 ns                 ;
; -0.729 ns                               ; PLL_freq[7]                                                                                                           ; First_LO_data[11]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.337 ns                 ;
; -0.647 ns                               ; PLL_freq[3]                                                                                                           ; First_LO_data[5]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.419 ns                 ;
; -0.645 ns                               ; PLL_freq[2]                                                                                                           ; Previous_PLL_freq[2]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.421 ns                 ;
; -0.644 ns                               ; PLL_freq[5]                                                                                                           ; First_LO_data[9]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.422 ns                 ;
; -0.644 ns                               ; PLL_freq[1]                                                                                                           ; First_LO_data[3]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.422 ns                 ;
; -0.643 ns                               ; PLL_freq[5]                                                                                                           ; Previous_PLL_freq[5]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.423 ns                 ;
; -0.600 ns                               ; PLL_freq[14]                                                                                                          ; First_LO_data[18]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.464 ns                 ;
; -0.586 ns                               ; PLL_freq[15]                                                                                                          ; Previous_PLL_freq[15]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.056 ns                   ; 1.470 ns                 ;
; -0.533 ns                               ; PLL_freq[10]                                                                                                          ; First_LO_data[14]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.531 ns                 ;
; -0.531 ns                               ; PLL_freq[8]                                                                                                           ; First_LO_data[12]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.533 ns                 ;
; -0.526 ns                               ; PLL_freq[0]                                                                                                           ; Previous_PLL_freq[0]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.540 ns                 ;
; -0.522 ns                               ; PLL_freq[12]                                                                                                          ; First_LO_data[16]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 1.542 ns                 ;
; -0.506 ns                               ; PLL_freq[4]                                                                                                           ; Previous_PLL_freq[4]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.560 ns                 ;
; -0.499 ns                               ; PLL_freq[7]                                                                                                           ; Previous_PLL_freq[7]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.567 ns                 ;
; -0.491 ns                               ; PLL_freq[6]                                                                                                           ; Previous_PLL_freq[6]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.575 ns                 ;
; -0.487 ns                               ; PLL_freq[1]                                                                                                           ; Previous_PLL_freq[1]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.579 ns                 ;
; -0.421 ns                               ; PLL_freq[3]                                                                                                           ; Previous_PLL_freq[3]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.645 ns                 ;
; -0.188 ns                               ; PLL_freq[4]                                                                                                           ; First_LO_data[8]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.878 ns                 ;
; -0.173 ns                               ; PLL_freq[6]                                                                                                           ; First_LO_data[10]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.893 ns                 ;
; -0.063 ns                               ; PLL_freq[15]                                                                                                          ; First_LO_data[19]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.056 ns                   ; 1.993 ns                 ;
; 0.088 ns                                ; PLL_freq[2]                                                                                                           ; First_LO_data[4]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.061 ns                   ; 2.149 ns                 ;
; 0.217 ns                                ; PLL_freq[0]                                                                                                           ; First_LO_data[2]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.061 ns                   ; 2.278 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_LE                                                                                            ; ADF4112_SPI:ADF4112|SPI_LE                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Second_LO_data[1]                                                                                                     ; Second_LO_data[1]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_data                                                                                          ; ADF4112_SPI:ADF4112|SPI_data                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_clock                                                                                         ; ADF4112_SPI:ADF4112|SPI_clock                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[3]                                                                                                         ; CC_address[3]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[0]                                                                                                         ; CC_address[0]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[2]                                                                                                         ; CC_address[2]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[1]                                                                                                         ; CC_address[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|id[60]                                                                                              ; NWire_xmit:CCxmit|id[60]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[28]                                                                                                          ; IF_count[28]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[0]                                                                                                           ; IF_count[0]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[3]                                                                                                         ; SPI2_state[3]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[0]                                                                                                         ; SPI2_state[0]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[1]                                                                                                         ; SPI2_state[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start2                                                                                                                ; start2                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start1                                                                                                                ; start1                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[0]                                                                                                          ; spi_clock[0]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[2]                                                                                                          ; spi_clock[2]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[1]                                                                                                          ; spi_clock[1]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|ready                                                                                             ; ADF4112_SPI:ADF4112|ready                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[3]                                                                                                          ; SPI_state[3]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[1]                                                                                                          ; SPI_state[1]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock                                                                                                                 ; clock                                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[0]                                                                                                          ; SPI_state[0]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                                    ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                         ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                     ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|iack                                                                                                ; NWire_xmit:CCxmit|iack                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                                               ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                              ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|bit_sel[0]                                                                                       ; led_blinker:BLINK_D4|bit_sel[0]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[0]                                                                                            ; led_blinker:BLINK_D4|ld[0]                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[1]                                                                                            ; led_blinker:BLINK_D4|ld[1]                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                              ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_WAIT                                                                               ; led_blinker:BLINK_D1|LED_state.LED_WAIT                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_FIND                                                                               ; led_blinker:BLINK_D1|LED_state.LED_FIND                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|sp_state                                                                                              ; sp_rcv_ctrl:SPC|sp_state                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLOE                                                                                                   ; async_usb:usb1|SLOE                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]                  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]                  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                        ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                               ; IF_SYNC_state.SYNC_IDLE                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLEN                                                                                                   ; async_usb:usb1|SLEN                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_PWM_state.PWM_REQ                                                                                                  ; IF_PWM_state.PWM_REQ                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                 ; IF_PWM_state.PWM_IDLE                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_START                                                                                              ; IF_SYNC_state.SYNC_START                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                             ; IF_SYNC_state.SYNC_RX_3_4                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                             ; IF_SYNC_state.SYNC_RX_1_2                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                             ; IF_SYNC_state.SYNC_FINISH                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                         ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1                                                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                          ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|ep_sel                                                                                                 ; async_usb:usb1|ep_sel                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                            ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                        ; NWire_rcv:M_IQ|DIFF_CLK.xd1[5]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[6]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                        ; NWire_rcv:M_IQ|DIFF_CLK.xd1[4]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                           ; NWire_rcv:M_IQ|DIFF_CLK.xr1                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; RFIFO:RXF|mem_0_bypass[32]                                                                                            ; RFIFO:RXF|q[9]                                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.737 ns                                ; NWire_xmit:CCxmit|id[59]                                                                                              ; NWire_xmit:CCxmit|id[58]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.741 ns                                ; NWire_xmit:CCxmit|id[44]                                                                                              ; NWire_xmit:CCxmit|id[43]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; async_usb:usb1|FX_state.FX_F2                                                                                         ; async_usb:usb1|SLRD                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[7]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[34]                                                                                              ; NWire_xmit:CCxmit|id[33]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[26]                                                                                              ; NWire_xmit:CCxmit|id[25]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; async_usb:usb1|Rx_fifo_wdata[4]                                                                                       ; IF_Rx_ctrl_2[4]                                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; RFIFO:RXF|q[2]                                                                                                        ; PLL_freq[2]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; RFIFO:RXF|q[1]                                                                                                        ; PLL_freq[1]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; spd_ack                                                                                                               ; sp_fifo_wreq                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; IF_RESET.i0                                                                                                           ; IF_rst                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; async_usb:usb1|Rx_fifo_wdata[5]                                                                                       ; IF_Rx_ctrl_4[5]                                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xd1[31]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[3]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[0]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                        ; NWire_rcv:M_IQ|DIFF_CLK.xd1[6]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xd1[39]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[5]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[1]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; async_usb:usb1|Rx_fifo_wdata[2]                                                                                       ; IF_Rx_ctrl_4[2]                                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                        ; NWire_rcv:M_IQ|DIFF_CLK.xd1[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                            ; spd_ack                                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; NWire_xmit:CCxmit|id[8]                                                                                               ; NWire_xmit:CCxmit|id[7]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; async_usb:usb1|FX_state.FX_FROM_PC_CHECK                                                                              ; async_usb:usb1|FX_state.FX_FDONE                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[24]                                                                                              ; NWire_xmit:CCxmit|id[23]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; IF_frequency[6][0]                                                                                                    ; NWire_xmit:CCxmit|id[22]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; async_usb:usb1|FX_state.FX_FROM_PC_CHECK                                                                              ; async_usb:usb1|FX_state.FX_F1                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                     ; NWire_xmit:M_LRAudio|DIFF_CLK.xr1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]         ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:CCxmit|id[36]                                                                                              ; NWire_xmit:CCxmit|id[35]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; RFIFO:RXF|q[5]                                                                                                        ; PLL_freq[5]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; RFIFO:RXF|q[0]                                                                                                        ; PLL_freq[0]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; IF_count[26]                                                                                                          ; cmult_rst                                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; RFIFO:RXF|q[7]                                                                                                        ; PLL_freq[7]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.752 ns                                ; spi_clock[1]                                                                                                          ; spi_clock[2]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_xmit:CCxmit|bcnt[7]                                                                                             ; NWire_xmit:CCxmit|bcnt[7]                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; RFIFO:RXF|q[4]                                                                                                        ; PLL_freq[4]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_xmit:CCxmit|data_cnt[5]                                                                                         ; NWire_xmit:CCxmit|data_cnt[5]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb|safe_q[10]    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb|safe_q[10]    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; IF_bleed_cnt[12]                                                                                                      ; IF_bleed_cnt[12]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[11]        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[11]        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11] ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.xr1                                                                                     ; IF_PWM_state.PWM_REQ                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; async_usb:usb1|FX_state.FX_T2                                                                                         ; async_usb:usb1|SLWR                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                               ; IF_SYNC_state.SYNC_START                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                             ; IF_SYNC_state.SYNC_RX_3_4                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; spi_clock[1]                                                                                                          ; spi_clock[0]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; spi_clock[0]                                                                                                          ; spi_clock[1]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]     ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_ERR                                                                                     ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                     ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                              ; led_blinker:BLINK_D4|led_code[0]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.762 ns                                ; RFIFO:RXF|inptr[10]                                                                                                   ; RFIFO:RXF|inptr[10]                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; led_blinker:BLINK_D1|led_cnt[4]                                                                                       ; led_blinker:BLINK_D1|led_cnt[4]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_ERR                                                                                     ; Tx_fifo_ctrl:TXFC|Tx_fifo_clr                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; LRcnt[23]                                                                                                             ; LRcnt[23]                                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.765 ns                                ; LRcnt[23]                                                                                                             ; led_blinker:BLINK_D1|ld[2]                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.767 ns                                ; RFIFO:RXF|usedw[10]                                                                                                   ; RFIFO:RXF|usedw[10]                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.769 ns                                ; async_usb:usb1|FX_state.FX_T1                                                                                         ; async_usb:usb1|SLEN                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.770 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; NWire_xmit:CCxmit|iack                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.770 ns                                ; async_usb:usb1|FX_state.FX_T1                                                                                         ; async_usb:usb1|Sp_fifo_rreq                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.770 ns                                ; async_usb:usb1|FX_state.FX_T1                                                                                         ; async_usb:usb1|Tx_fifo_rreq                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.773 ns                                ; led_blinker:BLINK_D4|led_cnt[4]                                                                                       ; led_blinker:BLINK_D4|led_cnt[4]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.773 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_LOOP_CHK                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.776 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.777 ns                                ; led_blinker:BLINK_D4|LED_state.LED_FIND                                                                               ; led_blinker:BLINK_D4|LED_state.LED_ERR                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.777 ns                                ; Tx_fifo_ctrl:TXFC|loop_counter[5]                                                                                     ; Tx_fifo_ctrl:TXFC|loop_counter[5]                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.781 ns                                ; Tx_fifo_ctrl:TXFC|tx_addr[4]                                                                                          ; Tx_fifo_ctrl:TXFC|tx_addr[4]                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.785 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                                                                                      ; ADF4112_SPI:ADF4112|bit_count[4]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.786 ns                                ; CC_address[3]                                                                                                         ; CC_address[0]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.791 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3                                                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.793 ns                 ;
; 0.792 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL1_2                                                                             ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.795 ns                                ; ADF4112_SPI:ADF4112|SPI_state.000                                                                                     ; ADF4112_SPI:ADF4112|SPI_state.001                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.795 ns                                ; ADF4112_SPI:ADF4112|SPI_state.000                                                                                     ; ADF4112_SPI:ADF4112|ready                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.796 ns                                ; CC_address[0]                                                                                                         ; CC_address[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; 0.798 ns                                ; SPI2_state[0]                                                                                                         ; SPI2_state[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.800 ns                 ;
; 0.859 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                            ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.861 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                   ;                                                                                                                       ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+------------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                               ; To Clock ;
+-------+--------------+------------+------------+----------------------------------+----------+
; N/A   ; None         ; 8.375 ns   ; FLAGB      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A   ; None         ; 8.374 ns   ; FLAGB      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A   ; None         ; 8.110 ns   ; FLAGC      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A   ; None         ; 8.109 ns   ; FLAGC      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A   ; None         ; 7.485 ns   ; A12        ; NWire_rcv:SPD|d0                 ; IF_clk   ;
; N/A   ; None         ; 7.204 ns   ; MDOUT      ; NWire_rcv:M_IQ|d0                ; IF_clk   ;
; N/A   ; None         ; 6.251 ns   ; FLAGA      ; async_usb:usb1|FX_state.FX_FDONE ; IF_clk   ;
; N/A   ; None         ; 6.249 ns   ; FLAGA      ; async_usb:usb1|FX_state.FX_F1    ; IF_clk   ;
; N/A   ; None         ; 5.783 ns   ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]  ; IF_clk   ;
; N/A   ; None         ; 5.735 ns   ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]  ; IF_clk   ;
; N/A   ; None         ; 5.689 ns   ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]  ; IF_clk   ;
; N/A   ; None         ; 5.582 ns   ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]  ; IF_clk   ;
; N/A   ; None         ; 5.558 ns   ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state         ; IF_clk   ;
; N/A   ; None         ; 5.551 ns   ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]  ; IF_clk   ;
; N/A   ; None         ; 5.535 ns   ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]  ; IF_clk   ;
; N/A   ; None         ; 5.426 ns   ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13] ; IF_clk   ;
; N/A   ; None         ; 5.288 ns   ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]  ; IF_clk   ;
; N/A   ; None         ; 5.257 ns   ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]  ; IF_clk   ;
; N/A   ; None         ; 4.995 ns   ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]  ; IF_clk   ;
; N/A   ; None         ; 4.967 ns   ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]  ; IF_clk   ;
; N/A   ; None         ; 4.944 ns   ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10] ; IF_clk   ;
; N/A   ; None         ; 4.718 ns   ; C23        ; cdc_sync:cdc_c23|q1[0]           ; IF_clk   ;
; N/A   ; None         ; 4.686 ns   ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12] ; IF_clk   ;
; N/A   ; None         ; 4.686 ns   ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14] ; IF_clk   ;
; N/A   ; None         ; 4.675 ns   ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11] ; IF_clk   ;
; N/A   ; None         ; 4.288 ns   ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15] ; IF_clk   ;
+-------+--------------+------------+------------+----------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                  ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                            ; To                ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 17.122 ns  ; led_blinker:BLINK_D4|led_timer[3]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.762 ns  ; led_blinker:BLINK_D4|led_timer[2]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.606 ns  ; led_blinker:BLINK_D4|led_timer[1]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.422 ns  ; led_blinker:BLINK_D4|led_timer[0]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.118 ns  ; led_blinker:BLINK_D4|led_timer[7]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.071 ns  ; led_blinker:BLINK_D4|led_timer[4]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.982 ns  ; led_blinker:BLINK_D1|led_timer[7]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.945 ns  ; led_blinker:BLINK_D1|led_timer[4]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.934 ns  ; led_blinker:BLINK_D4|led_timer[5]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.813 ns  ; led_blinker:BLINK_D1|led_timer[3]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.797 ns  ; led_blinker:BLINK_D1|led_timer[5]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.751 ns  ; led_blinker:BLINK_D4|led_timer[6]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.609 ns  ; led_blinker:BLINK_D1|led_timer[6]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.558 ns  ; led_blinker:BLINK_D1|led_timer[2]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.450 ns  ; led_blinker:BLINK_D1|led_timer[9]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.368 ns  ; led_blinker:BLINK_D1|led_timer[1]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.305 ns  ; led_blinker:BLINK_D1|led_timer[11]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.194 ns  ; led_blinker:BLINK_D1|led_timer[0]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.130 ns  ; led_blinker:BLINK_D1|led_timer[8]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 15.037 ns  ; led_blinker:BLINK_D1|led_timer[14]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.961 ns  ; led_blinker:BLINK_D1|led_timer[10]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.952 ns  ; led_blinker:BLINK_D4|led_timer[9]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.928 ns  ; led_blinker:BLINK_D1|led_timer[12]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.775 ns  ; led_blinker:BLINK_D4|led_timer[8]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.544 ns  ; led_blinker:BLINK_D1|led_timer[15]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.303 ns  ; led_blinker:BLINK_D1|led_timer[13]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.286 ns  ; led_blinker:BLINK_D4|led_timer[12]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.991 ns  ; led_blinker:BLINK_D4|led_timer[13]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.974 ns  ; led_blinker:BLINK_D4|led_timer[10]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.754 ns  ; led_blinker:BLINK_D4|led_timer[11]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.644 ns  ; led_blinker:BLINK_D1|led_timer[17]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.573 ns  ; SPI_state[0]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 13.440 ns  ; led_blinker:BLINK_D1|led_timer[16]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.222 ns  ; SPI_state[1]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 13.207 ns  ; led_blinker:BLINK_D1|led_timer[18]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.060 ns  ; SPI_state[3]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.882 ns  ; SPI_state[2]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.870 ns  ; led_blinker:BLINK_D1|led_timer[19]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.866 ns  ; led_blinker:BLINK_D4|led_timer[15]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.717 ns  ; led_blinker:BLINK_D4|led_timer[14]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.582 ns  ; ADF4112_SPI:ADF4112|SPI_LE                                                                                                                      ; LE2               ; IF_clk     ;
; N/A   ; None         ; 12.563 ns  ; led_blinker:BLINK_D1|led_code[0]                                                                                                                ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.476 ns  ; led_blinker:BLINK_D4|led_timer[22]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.332 ns  ; led_blinker:BLINK_D1|led_timer[21]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.317 ns  ; led_blinker:BLINK_D4|led_timer[16]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.274 ns  ; led_blinker:BLINK_D1|led_timer[20]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.181 ns  ; led_blinker:BLINK_D4|led_code[0]                                                                                                                ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.163 ns  ; led_blinker:BLINK_D1|led_timer[25]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.159 ns  ; led_blinker:BLINK_D1|led_timer[24]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.093 ns  ; led_blinker:BLINK_D4|led_timer[17]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.044 ns  ; led_blinker:BLINK_D4|led_timer[21]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.005 ns  ; led_blinker:BLINK_D1|led_timer[23]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 11.994 ns  ; led_blinker:BLINK_D4|led_timer[19]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.926 ns  ; SPI_state[1]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 11.915 ns  ; SPI_state[3]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 11.903 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[14] ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 11.888 ns  ; led_blinker:BLINK_D4|led_timer[20]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.880 ns  ; led_blinker:BLINK_D1|led_timer[22]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 11.834 ns  ; led_blinker:BLINK_D4|led_timer[18]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.774 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[13] ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 11.737 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[11] ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 11.725 ns  ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                                                        ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.585 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[0]  ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 11.555 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[9]  ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 11.533 ns  ; led_blinker:BLINK_D4|led_timer[24]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.513 ns  ; SPI_state[2]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 11.511 ns  ; led_blinker:BLINK_D4|led_cnt[4]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.410 ns  ; ADF4112_SPI:ADF4112|SPI_LE                                                                                                                      ; LE1               ; IF_clk     ;
; N/A   ; None         ; 11.408 ns  ; led_blinker:BLINK_D4|led_timer[25]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.404 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[10] ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 11.376 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[15] ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 11.367 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[2]  ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 11.319 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[8]  ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 11.252 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[1]  ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 11.239 ns  ; ADF4112_SPI:ADF4112|SPI_data                                                                                                                    ; ADF4112_SPI_data  ; IF_clk     ;
; N/A   ; None         ; 11.220 ns  ; led_blinker:BLINK_D4|led_timer[23]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.152 ns  ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                                                        ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 11.139 ns  ; led_blinker:BLINK_D4|led_cnt[3]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 11.123 ns  ; led_blinker:BLINK_D1|led_cnt[2]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 11.103 ns  ; ADF4112_SPI:ADF4112|SPI_clock                                                                                                                   ; ADF4112_SPI_clock ; IF_clk     ;
; N/A   ; None         ; 11.031 ns  ; led_blinker:BLINK_D4|led_cnt[2]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 10.886 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.853 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 10.845 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.843 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 10.824 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 10.822 ns  ; led_blinker:BLINK_D1|led_cnt[3]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 10.797 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[4]  ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.779 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.750 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 10.739 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.737 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 10.719 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 10.703 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 10.698 ns  ; led_blinker:BLINK_D1|led_cnt[4]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 10.689 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.689 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.687 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[4]  ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.686 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.684 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.679 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 10.675 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.674 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 10.674 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.670 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.669 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.668 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.668 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.656 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[12] ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.652 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.611 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[12] ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.537 ns  ; IF_conf[1]                                                                                                                                      ; DEBUG_LED1        ; IF_clk     ;
; N/A   ; None         ; 10.426 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                         ; CC                ; IF_clk     ;
; N/A   ; None         ; 10.418 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[5]  ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.402 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[7]  ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.400 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[6]  ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.359 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[3]  ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 10.225 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[5]  ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.216 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 10.204 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[7]  ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.166 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.096 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[15] ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 10.075 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                           ; CC                ; IF_clk     ;
; N/A   ; None         ; 10.040 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[1]  ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.028 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[13] ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 10.025 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[2]  ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.022 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[14] ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 9.935 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[9]  ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 9.912 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[0]  ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 9.909 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[6]  ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 9.906 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[3]  ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 9.904 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[11] ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 9.880 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[10] ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 9.792 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[8]  ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 9.714 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 9.696 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 9.661 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 9.645 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 9.642 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 9.622 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 9.592 ns   ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                          ; CC                ; IF_clk     ;
; N/A   ; None         ; 8.441 ns   ; async_usb:usb1|FIFO_ADR[1]                                                                                                                      ; FIFO_ADR[1]       ; IF_clk     ;
; N/A   ; None         ; 8.422 ns   ; async_usb:usb1|FIFO_ADR[0]                                                                                                                      ; FIFO_ADR[0]       ; IF_clk     ;
; N/A   ; None         ; 8.346 ns   ; sp_rcv_ctrl:SPC|trigger                                                                                                                         ; C21               ; IF_clk     ;
; N/A   ; None         ; 8.083 ns   ; IF_Rx_ctrl_0[0]                                                                                                                                 ; DEBUG_LED2        ; IF_clk     ;
; N/A   ; None         ; 8.060 ns   ; async_usb:usb1|SLOE                                                                                                                             ; SLOE              ; IF_clk     ;
; N/A   ; None         ; 7.633 ns   ; async_usb:usb1|SLWR                                                                                                                             ; SLWR              ; IF_clk     ;
; N/A   ; None         ; 7.608 ns   ; async_usb:usb1|SLRD                                                                                                                             ; SLRD              ; IF_clk     ;
; N/A   ; None         ; 7.377 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                      ; C24               ; IF_clk     ;
; N/A   ; None         ; 7.088 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                        ; C24               ; IF_clk     ;
; N/A   ; None         ; 6.959 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                       ; C24               ; IF_clk     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.337 ns       ; SDOBACK ; FX2_PE1 ;
+-------+-------------------+-----------------+---------+---------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+------------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                               ; To Clock ;
+---------------+-------------+-----------+------------+----------------------------------+----------+
; N/A           ; None        ; -4.022 ns ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15] ; IF_clk   ;
; N/A           ; None        ; -4.409 ns ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11] ; IF_clk   ;
; N/A           ; None        ; -4.420 ns ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12] ; IF_clk   ;
; N/A           ; None        ; -4.420 ns ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14] ; IF_clk   ;
; N/A           ; None        ; -4.452 ns ; C23        ; cdc_sync:cdc_c23|q1[0]           ; IF_clk   ;
; N/A           ; None        ; -4.678 ns ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10] ; IF_clk   ;
; N/A           ; None        ; -4.701 ns ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]  ; IF_clk   ;
; N/A           ; None        ; -4.729 ns ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]  ; IF_clk   ;
; N/A           ; None        ; -4.991 ns ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]  ; IF_clk   ;
; N/A           ; None        ; -5.022 ns ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]  ; IF_clk   ;
; N/A           ; None        ; -5.160 ns ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13] ; IF_clk   ;
; N/A           ; None        ; -5.269 ns ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]  ; IF_clk   ;
; N/A           ; None        ; -5.285 ns ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]  ; IF_clk   ;
; N/A           ; None        ; -5.292 ns ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state         ; IF_clk   ;
; N/A           ; None        ; -5.316 ns ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]  ; IF_clk   ;
; N/A           ; None        ; -5.423 ns ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]  ; IF_clk   ;
; N/A           ; None        ; -5.469 ns ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]  ; IF_clk   ;
; N/A           ; None        ; -5.517 ns ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]  ; IF_clk   ;
; N/A           ; None        ; -5.983 ns ; FLAGA      ; async_usb:usb1|FX_state.FX_F1    ; IF_clk   ;
; N/A           ; None        ; -5.985 ns ; FLAGA      ; async_usb:usb1|FX_state.FX_FDONE ; IF_clk   ;
; N/A           ; None        ; -6.938 ns ; MDOUT      ; NWire_rcv:M_IQ|d0                ; IF_clk   ;
; N/A           ; None        ; -7.219 ns ; A12        ; NWire_rcv:SPD|d0                 ; IF_clk   ;
; N/A           ; None        ; -7.843 ns ; FLAGC      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A           ; None        ; -7.844 ns ; FLAGC      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A           ; None        ; -8.108 ns ; FLAGB      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A           ; None        ; -8.109 ns ; FLAGB      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
+---------------+-------------+-----------+------------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jul 09 16:46:39 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "IF_tx_IQ_mic_rdy" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock" as buffer
    Info: Detected ripple clock "IF_conf[1]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -259 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:SPD|tb_width[1]" and destination register "NWire_rcv:SPD|pass[1]"
    Info: Fmax is 138.83 MHz (period= 7.203 ns)
    Info: + Largest register to register requirement is 6.690 ns
        Info: + Setup relationship between source and destination is 6.944 ns
            Info: + Latch edge is 4.546 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.010 ns
            Info: + Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.490 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.490 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 1; REG Node = 'NWire_rcv:SPD|pass[1]'
                Info: Total cell delay = 0.666 ns ( 26.75 % )
                Info: Total interconnect delay = 1.824 ns ( 73.25 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.480 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.480 ns; Loc. = LCFF_X23_Y7_N9; Fanout = 9; REG Node = 'NWire_rcv:SPD|tb_width[1]'
                Info: Total cell delay = 0.666 ns ( 26.85 % )
                Info: Total interconnect delay = 1.814 ns ( 73.15 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y7_N9; Fanout = 9; REG Node = 'NWire_rcv:SPD|tb_width[1]'
        Info: 2: + IC(1.490 ns) + CELL(0.596 ns) = 2.086 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.172 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.258 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.344 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 2.534 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.620 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.706 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.792 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.878 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 2; COMB Node = 'NWire_rcv:SPD|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 3.384 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 4; COMB Node = 'NWire_rcv:SPD|Add0~18'
        Info: 12: + IC(1.076 ns) + CELL(0.596 ns) = 5.056 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'NWire_rcv:SPD|LessThan2~21'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.562 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'NWire_rcv:SPD|LessThan2~22'
        Info: 14: + IC(1.077 ns) + CELL(0.202 ns) = 6.841 ns; Loc. = LCCOMB_X26_Y6_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD|pass~1'
        Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 6.949 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 1; REG Node = 'NWire_rcv:SPD|pass[1]'
        Info: Total cell delay = 3.306 ns ( 47.58 % )
        Info: Total interconnect delay = 3.643 ns ( 52.42 % )
Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' along 9 path(s). See Report window for details.
Info: Slack time is 631 ps for clock "IF_clk" between source register "NWire_rcv:M_IQ|idata[12]" and destination register "NWire_rcv:M_IQ|DIFF_CLK.xd0[12]"
    Info: + Largest register to register requirement is 2.484 ns
        Info: + Setup relationship between source and destination is 2.398 ns
            Info: + Latch edge is 6.944 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.546 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.350 ns
            Info: + Shortest clock path from clock "IF_clk" to destination register is 2.843 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.843 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[12]'
                Info: Total cell delay = 1.796 ns ( 63.17 % )
                Info: Total interconnect delay = 1.047 ns ( 36.83 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.493 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.493 ns; Loc. = LCFF_X28_Y13_N5; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[12]'
                Info: Total cell delay = 0.666 ns ( 26.71 % )
                Info: Total interconnect delay = 1.827 ns ( 73.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 1.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y13_N5; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[12]'
        Info: 2: + IC(1.539 ns) + CELL(0.206 ns) = 1.745 ns; Loc. = LCCOMB_X25_Y14_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[12]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.853 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[12]'
        Info: Total cell delay = 0.314 ns ( 16.95 % )
        Info: Total interconnect delay = 1.539 ns ( 83.05 % )
Info: Minimum slack time is 499 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~32'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.398 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.519 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.519 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 0.666 ns ( 26.44 % )
                Info: Total interconnect delay = 1.853 ns ( 73.56 % )
            Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.519 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.519 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 0.666 ns ( 26.44 % )
                Info: Total interconnect delay = 1.853 ns ( 73.56 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is -1.303 ns for clock "IF_clk" between source register "PLL_freq[9]" and destination register "Previous_PLL_freq[9]"
    Info: + Shortest register to register delay is 0.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N31; Fanout = 3; REG Node = 'PLL_freq[9]'
        Info: 2: + IC(0.447 ns) + CELL(0.206 ns) = 0.653 ns; Loc. = LCCOMB_X15_Y5_N6; Fanout = 1; COMB Node = 'Previous_PLL_freq[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.761 ns; Loc. = LCFF_X15_Y5_N7; Fanout = 1; REG Node = 'Previous_PLL_freq[9]'
        Info: Total cell delay = 0.314 ns ( 41.26 % )
        Info: Total interconnect delay = 0.447 ns ( 58.74 % )
    Info: - Smallest register to register requirement is 2.064 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.062 ns
            Info: + Longest clock path from clock "IF_clk" to destination register is 4.923 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 2; REG Node = 'clock'
                Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.328 ns; Loc. = CLKCTRL_G1; Fanout = 63; COMB Node = 'clock~clkctrl'
                Info: 4: + IC(0.929 ns) + CELL(0.666 ns) = 4.923 ns; Loc. = LCFF_X15_Y5_N7; Fanout = 1; REG Node = 'Previous_PLL_freq[9]'
                Info: Total cell delay = 2.766 ns ( 56.19 % )
                Info: Total interconnect delay = 2.157 ns ( 43.81 % )
            Info: - Shortest clock path from clock "IF_clk" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X15_Y5_N31; Fanout = 3; REG Node = 'PLL_freq[9]'
                Info: Total cell delay = 1.796 ns ( 62.78 % )
                Info: Total interconnect delay = 1.065 ns ( 37.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IF_clk along 30 path(s). See Report window for details.
Info: tsu for register "async_usb:usb1|FX_state.FX_TDONE" (data pin = "FLAGB", clock pin = "IF_clk") is 8.375 ns
    Info: + Longest pin to register delay is 11.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'
        Info: 2: + IC(7.021 ns) + CELL(0.206 ns) = 8.201 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'async_usb:usb1|to_pc_rdy~0'
        Info: 3: + IC(0.410 ns) + CELL(0.651 ns) = 9.262 ns; Loc. = LCCOMB_X12_Y11_N30; Fanout = 2; COMB Node = 'async_usb:usb1|to_pc_rdy~2'
        Info: 4: + IC(1.475 ns) + CELL(0.370 ns) = 11.107 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 1; COMB Node = 'async_usb:usb1|Selector3~0'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.215 ns; Loc. = LCFF_X8_Y10_N17; Fanout = 6; REG Node = 'async_usb:usb1|FX_state.FX_TDONE'
        Info: Total cell delay = 2.309 ns ( 20.59 % )
        Info: Total interconnect delay = 8.906 ns ( 79.41 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IF_clk" to destination register is 2.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X8_Y10_N17; Fanout = 6; REG Node = 'async_usb:usb1|FX_state.FX_TDONE'
        Info: Total cell delay = 1.796 ns ( 64.14 % )
        Info: Total interconnect delay = 1.004 ns ( 35.86 % )
Info: tco from clock "IF_clk" to destination pin "DEBUG_LED3" through register "led_blinker:BLINK_D4|led_timer[3]" is 17.122 ns
    Info: + Longest clock path from clock "IF_clk" to source register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.889 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 3; REG Node = 'led_blinker:BLINK_D4|led_timer[3]'
        Info: Total cell delay = 1.796 ns ( 63.67 % )
        Info: Total interconnect delay = 1.025 ns ( 36.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 13.997 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 3; REG Node = 'led_blinker:BLINK_D4|led_timer[3]'
        Info: 2: + IC(1.132 ns) + CELL(0.534 ns) = 1.666 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 2; COMB Node = 'led_blinker:BLINK_D4|Equal0~0'
        Info: 3: + IC(0.692 ns) + CELL(0.651 ns) = 3.009 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 2; COMB Node = 'led_blinker:BLINK_D4|LessThan2~0'
        Info: 4: + IC(1.308 ns) + CELL(0.624 ns) = 4.941 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~1'
        Info: 5: + IC(0.391 ns) + CELL(0.651 ns) = 5.983 ns; Loc. = LCCOMB_X18_Y8_N26; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~2'
        Info: 6: + IC(0.721 ns) + CELL(0.206 ns) = 6.910 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~3'
        Info: 7: + IC(0.371 ns) + CELL(0.589 ns) = 7.870 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|led_off~1'
        Info: 8: + IC(0.371 ns) + CELL(0.624 ns) = 8.865 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|led_off~12'
        Info: 9: + IC(2.016 ns) + CELL(3.116 ns) = 13.997 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 6.995 ns ( 49.97 % )
        Info: Total interconnect delay = 7.002 ns ( 50.03 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.337 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.09 % )
    Info: Total interconnect delay = 7.246 ns ( 63.91 % )
Info: th for register "async_usb:usb1|Rx_fifo_wdata[15]" (data pin = "FX2_FD[7]", clock pin = "IF_clk") is -4.022 ns
    Info: + Longest clock path from clock "IF_clk" to destination register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X6_Y4_N25; Fanout = 5; REG Node = 'async_usb:usb1|Rx_fifo_wdata[15]'
        Info: Total cell delay = 1.796 ns ( 62.97 % )
        Info: Total interconnect delay = 1.056 ns ( 37.03 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'FX2_FD[7]'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X5_Y0_N2; Fanout = 1; COMB Node = 'FX2_FD[7]~7'
        Info: 3: + IC(5.698 ns) + CELL(0.370 ns) = 7.072 ns; Loc. = LCCOMB_X6_Y4_N24; Fanout = 1; COMB Node = 'async_usb:usb1|Rx_fifo_wdata~9'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.180 ns; Loc. = LCFF_X6_Y4_N25; Fanout = 5; REG Node = 'async_usb:usb1|Rx_fifo_wdata[15]'
        Info: Total cell delay = 1.482 ns ( 20.64 % )
        Info: Total interconnect delay = 5.698 ns ( 79.36 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Sat Jul 09 16:46:40 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


