// Seed: 1182981766
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  generate
    if (id_2) wire id_3;
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    output logic id_4
);
  tri1 id_6;
  module_0(
      id_6, id_6
  );
  logic [7:0] id_7;
  initial begin
    $display(id_2);
    id_4 <= 1'b0;
  end
  assign id_6 = 1'b0;
  id_8(
      .id_0(id_6), .id_1(((id_4)))
  );
  assign id_7[1'd0] = 1;
endmodule
