Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 19 16:38:30 2024
| Host         : LAPTOP-VBDHR4MM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.462      -60.921                     93                  124        0.179        0.000                      0                  124       -0.155       -0.155                       1                    75  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.462      -60.921                     93                  124        0.179        0.000                      0                  124       -0.155       -0.155                       1                    71  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           93  Failing Endpoints,  Worst Slack       -1.462ns,  Total Violation      -60.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 Data_temp2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED3_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.828ns (26.090%)  route 2.346ns (73.910%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 0.506 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.618    -0.894    clk_out
    SLICE_X65Y83         FDRE                                         r  Data_temp2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  Data_temp2_reg[9]/Q
                         net (fo=6, routed)           1.048     0.610    spi_slave_inst/LED1_reg[9]
    SLICE_X65Y83         LUT6 (Prop_lut6_I1_O)        0.124     0.734 r  spi_slave_inst/DOUT_Data[15]_i_6/O
                         net (fo=3, routed)           0.334     1.068    spi_slave_inst/DOUT_Data[15]_i_6_n_0
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.124     1.192 r  spi_slave_inst/DOUT_Data[12]_i_2_comp/O
                         net (fo=1, routed)           0.500     1.692    spi_slave_inst/DOUT_Data[12]_i_2_n_0_repN
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  spi_slave_inst/LED3_i_1_comp/O
                         net (fo=1, routed)           0.464     2.280    LED30
    SLICE_X62Y83         FDRE                                         r  LED3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502     0.506    clk_out
    SLICE_X62Y83         FDRE                                         r  LED3_reg/C
                         clock pessimism              0.576     1.082    
                         clock uncertainty           -0.059     1.023    
    SLICE_X62Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.818    LED3_reg
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 Data_temp2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.890ns (28.414%)  route 2.242ns (71.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 0.503 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.618    -0.894    clk_out
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  Data_temp2_reg[14]/Q
                         net (fo=3, routed)           0.824     0.448    spi_slave_inst/LED1_reg[14]
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124     0.572 r  spi_slave_inst/LED1_i_4/O
                         net (fo=7, routed)           0.494     1.066    spi_slave_inst/LED1_i_4_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I5_O)        0.124     1.190 f  spi_slave_inst/FSM_sequential_byte_counter[1]_i_4/O
                         net (fo=4, routed)           0.444     1.634    spi_slave_inst/FSM_sequential_byte_counter[1]_i_4_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I3_O)        0.124     1.758 r  spi_slave_inst/LED2_i_1_comp/O
                         net (fo=1, routed)           0.480     2.238    LED20
    SLICE_X65Y81         FDRE                                         r  LED2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499     0.503    clk_out
    SLICE_X65Y81         FDRE                                         r  LED2_reg/C
                         clock pessimism              0.576     1.079    
                         clock uncertainty           -0.059     1.020    
    SLICE_X65Y81         FDRE (Setup_fdre_C_CE)      -0.205     0.815    LED2_reg
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -2.238    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.131ns  (required time - arrival time)
  Source:                 Data_temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DOUT_Data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.890ns (28.623%)  route 2.219ns (71.377%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 0.503 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  Data_temp2_reg[15]/Q
                         net (fo=5, routed)           0.991     0.613    spi_slave_inst/LED1_reg[15]
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.737 f  spi_slave_inst/LED1_i_3/O
                         net (fo=4, routed)           0.589     1.326    spi_slave_inst/LED1_i_3_n_0
    SLICE_X63Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.450 f  spi_slave_inst/DOUT_Data[15]_i_4/O
                         net (fo=11, routed)          0.640     2.089    spi_slave_inst/DOUT_Data[15]_i_4_n_0
    SLICE_X64Y81         LUT5 (Prop_lut5_I2_O)        0.124     2.213 r  spi_slave_inst/DOUT_Data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.213    DOUT_Data0_in[9]
    SLICE_X64Y81         FDCE                                         r  DOUT_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499     0.503    clk_out
    SLICE_X64Y81         FDCE                                         r  DOUT_Data_reg[9]/C
                         clock pessimism              0.562     1.065    
                         clock uncertainty           -0.059     1.006    
    SLICE_X64Y81         FDCE (Setup_fdce_C_D)        0.077     1.083    DOUT_Data_reg[9]
  -------------------------------------------------------------------
                         required time                          1.083    
                         arrival time                          -2.213    
  -------------------------------------------------------------------
                         slack                                 -1.131    

Slack (VIOLATED) :        -1.124ns  (required time - arrival time)
  Source:                 Data_temp2_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.842ns (29.298%)  route 2.032ns (70.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.617    -0.895    clk_out
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  Data_temp2_reg[6]_replica/Q
                         net (fo=3, routed)           0.812     0.336    spi_slave_inst/Data_temp2[6]_repN_alias
    SLICE_X65Y84         LUT5 (Prop_lut5_I0_O)        0.299     0.635 r  spi_slave_inst/LED1_i_5_replica/O
                         net (fo=4, routed)           0.889     1.524    spi_slave_inst/LED1_i_5_n_0_repN
    SLICE_X65Y83         LUT6 (Prop_lut6_I2_O)        0.124     1.648 r  spi_slave_inst/LED1_i_1/O
                         net (fo=1, routed)           0.331     1.979    LED10
    SLICE_X64Y84         FDRE                                         r  LED1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.503     0.507    clk_out
    SLICE_X64Y84         FDRE                                         r  LED1_reg/C
                         clock pessimism              0.576     1.083    
                         clock uncertainty           -0.059     1.024    
    SLICE_X64Y84         FDRE (Setup_fdre_C_CE)      -0.169     0.855    LED1_reg
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 -1.124    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 Data_temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FSM_sequential_byte_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.890ns (29.032%)  route 2.176ns (70.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 0.504 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  Data_temp2_reg[15]/Q
                         net (fo=5, routed)           0.991     0.613    spi_slave_inst/LED1_reg[15]
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.737 r  spi_slave_inst/LED1_i_3/O
                         net (fo=4, routed)           0.600     1.337    spi_slave_inst/LED1_i_3_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I1_O)        0.124     1.461 r  spi_slave_inst/FSM_sequential_byte_counter[1]_i_5/O
                         net (fo=2, routed)           0.585     2.046    spi_slave_inst/FSM_sequential_byte_counter[1]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.170 r  spi_slave_inst/FSM_sequential_byte_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.170    spi_slave_inst_n_1
    SLICE_X59Y82         FDCE                                         r  FSM_sequential_byte_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.500     0.504    clk_out
    SLICE_X59Y82         FDCE                                         r  FSM_sequential_byte_counter_reg[1]/C
                         clock pessimism              0.576     1.080    
                         clock uncertainty           -0.059     1.021    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.031     1.052    FSM_sequential_byte_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          1.052    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 Data_temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DOUT_Data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.890ns (29.367%)  route 2.141ns (70.633%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 0.505 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  Data_temp2_reg[15]/Q
                         net (fo=5, routed)           0.991     0.613    spi_slave_inst/LED1_reg[15]
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.737 f  spi_slave_inst/LED1_i_3/O
                         net (fo=4, routed)           0.589     1.326    spi_slave_inst/LED1_i_3_n_0
    SLICE_X63Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.450 f  spi_slave_inst/DOUT_Data[15]_i_4/O
                         net (fo=11, routed)          0.561     2.011    spi_slave_inst/DOUT_Data[15]_i_4_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I2_O)        0.124     2.135 r  spi_slave_inst/DOUT_Data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.135    DOUT_Data0_in[7]
    SLICE_X63Y82         FDCE                                         r  DOUT_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501     0.505    clk_out
    SLICE_X63Y82         FDCE                                         r  DOUT_Data_reg[7]/C
                         clock pessimism              0.562     1.067    
                         clock uncertainty           -0.059     1.008    
    SLICE_X63Y82         FDCE (Setup_fdce_C_D)        0.032     1.040    DOUT_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.059ns  (required time - arrival time)
  Source:                 Data_temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DOUT_Data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.890ns (29.753%)  route 2.101ns (70.247%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 0.503 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  Data_temp2_reg[15]/Q
                         net (fo=5, routed)           0.991     0.613    spi_slave_inst/LED1_reg[15]
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.737 r  spi_slave_inst/LED1_i_3/O
                         net (fo=4, routed)           0.589     1.326    spi_slave_inst/LED1_i_3_n_0
    SLICE_X63Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.450 r  spi_slave_inst/DOUT_Data[15]_i_4/O
                         net (fo=11, routed)          0.522     1.971    spi_slave_inst/DOUT_Data[15]_i_4_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I2_O)        0.124     2.095 r  spi_slave_inst/DOUT_Data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.095    DOUT_Data0_in[12]
    SLICE_X63Y81         FDCE                                         r  DOUT_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499     0.503    clk_out
    SLICE_X63Y81         FDCE                                         r  DOUT_Data_reg[12]/C
                         clock pessimism              0.562     1.065    
                         clock uncertainty           -0.059     1.006    
    SLICE_X63Y81         FDCE (Setup_fdce_C_D)        0.031     1.037    DOUT_Data_reg[12]
  -------------------------------------------------------------------
                         required time                          1.037    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 -1.059    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 Data_temp2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DOUT_Data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.766ns (27.650%)  route 2.004ns (72.350%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 0.502 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  Data_temp2_reg[8]/Q
                         net (fo=2, routed)           0.667     0.289    spi_slave_inst/LED1_reg[8]
    SLICE_X60Y82         LUT5 (Prop_lut5_I0_O)        0.124     0.413 r  spi_slave_inst/FSM_sequential_byte_counter[1]_i_9/O
                         net (fo=2, routed)           0.832     1.245    spi_slave_inst/FSM_sequential_byte_counter[1]_i_9_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I2_O)        0.124     1.369 r  spi_slave_inst/DOUT_Data[15]_i_1_comp/O
                         net (fo=16, routed)          0.505     1.874    spi_slave_inst_n_38
    SLICE_X64Y80         FDCE                                         r  DOUT_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.498     0.502    clk_out
    SLICE_X64Y80         FDCE                                         r  DOUT_Data_reg[6]/C
                         clock pessimism              0.562     1.064    
                         clock uncertainty           -0.059     1.005    
    SLICE_X64Y80         FDCE (Setup_fdce_C_CE)      -0.169     0.836    DOUT_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 Data_temp2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DOUT_Data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.766ns (27.650%)  route 2.004ns (72.350%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 0.505 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  Data_temp2_reg[8]/Q
                         net (fo=2, routed)           0.667     0.289    spi_slave_inst/LED1_reg[8]
    SLICE_X60Y82         LUT5 (Prop_lut5_I0_O)        0.124     0.413 r  spi_slave_inst/FSM_sequential_byte_counter[1]_i_9/O
                         net (fo=2, routed)           0.832     1.245    spi_slave_inst/FSM_sequential_byte_counter[1]_i_9_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I2_O)        0.124     1.369 r  spi_slave_inst/DOUT_Data[15]_i_1_comp/O
                         net (fo=16, routed)          0.505     1.874    spi_slave_inst_n_38
    SLICE_X64Y82         FDCE                                         r  DOUT_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501     0.505    clk_out
    SLICE_X64Y82         FDCE                                         r  DOUT_Data_reg[2]/C
                         clock pessimism              0.562     1.067    
                         clock uncertainty           -0.059     1.008    
    SLICE_X64Y82         FDCE (Setup_fdce_C_CE)      -0.169     0.839    DOUT_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.032ns  (required time - arrival time)
  Source:                 Data_temp2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            DOUT_Data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@2.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.890ns (29.998%)  route 2.077ns (70.003%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 0.505 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.616    -0.896    clk_out
    SLICE_X60Y82         FDRE                                         r  Data_temp2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  Data_temp2_reg[15]/Q
                         net (fo=5, routed)           0.991     0.613    spi_slave_inst/LED1_reg[15]
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.737 f  spi_slave_inst/LED1_i_3/O
                         net (fo=4, routed)           0.589     1.326    spi_slave_inst/LED1_i_3_n_0
    SLICE_X63Y83         LUT3 (Prop_lut3_I0_O)        0.124     1.450 f  spi_slave_inst/DOUT_Data[15]_i_4/O
                         net (fo=11, routed)          0.497     1.947    spi_slave_inst/DOUT_Data[15]_i_4_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I2_O)        0.124     2.071 r  spi_slave_inst/DOUT_Data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.071    DOUT_Data0_in[11]
    SLICE_X62Y82         FDCE                                         r  DOUT_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.000     2.000 r  
    W5                                                0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -1.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501     0.505    clk_out
    SLICE_X62Y82         FDCE                                         r  DOUT_Data_reg[11]/C
                         clock pessimism              0.562     1.067    
                         clock uncertainty           -0.059     1.008    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.031     1.039    DOUT_Data_reg[11]
  -------------------------------------------------------------------
                         required time                          1.039    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                 -1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DOUT_Data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            spi_slave_inst/data_shreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.586    -0.595    clk_out
    SLICE_X63Y81         FDCE                                         r  DOUT_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  DOUT_Data_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.357    spi_slave_inst/Q[10]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  spi_slave_inst/data_shreg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    spi_slave_inst/p_1_in[10]
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.835    spi_slave_inst/CLK
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[10]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.091    -0.491    spi_slave_inst/data_shreg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Data_temp2_reg[8]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.935%)  route 0.125ns (47.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.589    -0.592    spi_slave_inst/CLK
    SLICE_X65Y85         FDRE                                         r  spi_slave_inst/data_shreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  spi_slave_inst/data_shreg_reg[8]/Q
                         net (fo=4, routed)           0.125    -0.326    spi_slave_inst_n_13
    SLICE_X65Y83         FDRE                                         r  Data_temp2_reg[8]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.833    clk_out
    SLICE_X65Y83         FDRE                                         r  Data_temp2_reg[8]_replica/C
                         clock pessimism              0.254    -0.579    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.072    -0.507    Data_temp2_reg[8]_replica
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            spi_slave_inst/data_shreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.086%)  route 0.129ns (40.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.586    -0.595    spi_slave_inst/CLK
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  spi_slave_inst/data_shreg_reg[12]/Q
                         net (fo=3, routed)           0.129    -0.325    spi_slave_inst/data_shreg_reg[15]_0[12]
    SLICE_X63Y80         LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  spi_slave_inst/data_shreg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    spi_slave_inst/p_1_in[13]
    SLICE_X63Y80         FDRE                                         r  spi_slave_inst/data_shreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.836    spi_slave_inst/CLK
    SLICE_X63Y80         FDRE                                         r  spi_slave_inst/data_shreg_reg[13]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.091    -0.491    spi_slave_inst/data_shreg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DOUT_Data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            spi_slave_inst/data_shreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.586    -0.595    clk_out
    SLICE_X63Y81         FDCE                                         r  DOUT_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  DOUT_Data_reg[12]/Q
                         net (fo=1, routed)           0.143    -0.311    spi_slave_inst/Q[12]
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  spi_slave_inst/data_shreg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    spi_slave_inst/p_1_in[12]
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.835    spi_slave_inst/CLK
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[12]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.092    -0.490    spi_slave_inst/data_shreg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 spi_slave_inst/sclk_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            spi_slave_inst/sclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.588    -0.593    spi_slave_inst/CLK
    SLICE_X63Y83         FDRE                                         r  spi_slave_inst/sclk_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  spi_slave_inst/sclk_meta_reg/Q
                         net (fo=1, routed)           0.119    -0.346    spi_slave_inst/sclk_meta
    SLICE_X63Y83         FDRE                                         r  spi_slave_inst/sclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.833    spi_slave_inst/CLK
    SLICE_X63Y83         FDRE                                         r  spi_slave_inst/sclk_reg_reg/C
                         clock pessimism              0.240    -0.593    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.017    -0.576    spi_slave_inst/sclk_reg_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Data_temp2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.649%)  route 0.198ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    spi_slave_inst/CLK
    SLICE_X61Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  spi_slave_inst/data_shreg_reg[9]/Q
                         net (fo=3, routed)           0.198    -0.258    spi_slave_inst_n_12
    SLICE_X65Y83         FDRE                                         r  Data_temp2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.833    clk_out
    SLICE_X65Y83         FDRE                                         r  Data_temp2_reg[9]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.066    -0.492    Data_temp2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Data_temp2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.108%)  route 0.179ns (55.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.586    -0.595    spi_slave_inst/CLK
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  spi_slave_inst/data_shreg_reg[12]/Q
                         net (fo=3, routed)           0.179    -0.276    spi_slave_inst_n_9
    SLICE_X65Y80         FDRE                                         r  Data_temp2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.836    clk_out
    SLICE_X65Y80         FDRE                                         r  Data_temp2_reg[12]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.072    -0.510    Data_temp2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 spi_slave_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            spi_slave_inst/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.589    -0.592    spi_slave_inst/CLK
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  spi_slave_inst/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.283    spi_slave_inst/bit_cnt_reg[2]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.042    -0.241 r  spi_slave_inst/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    spi_slave_inst/p_0_in[3]
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.858    -0.831    spi_slave_inst/CLK
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.107    -0.485    spi_slave_inst/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Data_temp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.370%)  route 0.175ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    spi_slave_inst/CLK
    SLICE_X60Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  spi_slave_inst/data_shreg_reg[6]/Q
                         net (fo=4, routed)           0.175    -0.257    spi_slave_inst_n_15
    SLICE_X58Y82         FDRE                                         r  Data_temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    clk_out
    SLICE_X58Y82         FDRE                                         r  Data_temp2_reg[6]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.070    -0.511    Data_temp2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 spi_slave_inst/data_shreg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            Data_temp2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.284%)  route 0.201ns (58.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.586    -0.595    spi_slave_inst/CLK
    SLICE_X62Y81         FDRE                                         r  spi_slave_inst/data_shreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  spi_slave_inst/data_shreg_reg[11]/Q
                         net (fo=3, routed)           0.201    -0.254    spi_slave_inst_n_10
    SLICE_X60Y83         FDRE                                         r  Data_temp2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.855    -0.835    clk_out
    SLICE_X60Y83         FDRE                                         r  Data_temp2_reg[11]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y83         FDRE (Hold_fdre_C_D)         0.052    -0.508    Data_temp2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X62Y82     DOUT_Data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X63Y81     DOUT_Data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X62Y82     DOUT_Data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X63Y81     DOUT_Data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X63Y81     DOUT_Data_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X62Y82     DOUT_Data_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X63Y82     DOUT_Data_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X64Y81     DOUT_Data_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X62Y82     DOUT_Data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.000       0.500      SLICE_X63Y81     DOUT_Data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 3.971ns (61.691%)  route 2.466ns (38.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.615    -0.897    clk_out
    SLICE_X65Y81         FDRE                                         r  LED2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  LED2_reg/Q
                         net (fo=1, routed)           2.466     2.025    LED2_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     5.541 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     5.541    LED2
    P1                                                                r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_slave_inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.963ns (65.122%)  route 2.123ns (34.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.619    -0.893    spi_slave_inst/CLK
    SLICE_X65Y84         FDRE                                         r  spi_slave_inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  spi_slave_inst/MISO_reg/Q
                         net (fo=1, routed)           2.123     1.686    MISO_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507     5.193 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     5.193    MISO
    G3                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 4.099ns (68.300%)  route 1.903ns (31.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.618    -0.894    clk_out
    SLICE_X62Y83         FDRE                                         r  LED3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  LED3_reg/Q
                         net (fo=1, routed)           1.903     1.428    LED3_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.680     5.108 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     5.108    LED3
    N3                                                                r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 4.039ns (70.226%)  route 1.713ns (29.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.619    -0.893    clk_out
    SLICE_X64Y84         FDRE                                         r  LED1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  LED1_reg/Q
                         net (fo=1, routed)           1.713     1.338    LED1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     4.859 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     4.859    LED1
    L1                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.386ns (79.586%)  route 0.356ns (20.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.589    -0.592    clk_out
    SLICE_X64Y84         FDRE                                         r  LED1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  LED1_reg/Q
                         net (fo=1, routed)           0.356    -0.073    LED1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.150 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     1.150    LED1
    L1                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.389ns (76.214%)  route 0.434ns (23.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.588    -0.593    clk_out
    SLICE_X62Y83         FDRE                                         r  LED3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  LED3_reg/Q
                         net (fo=1, routed)           0.434    -0.032    LED3_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.261     1.230 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     1.230    LED3
    N3                                                                r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_slave_inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.349ns (71.547%)  route 0.537ns (28.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.589    -0.592    spi_slave_inst/CLK
    SLICE_X65Y84         FDRE                                         r  spi_slave_inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  spi_slave_inst/MISO_reg/Q
                         net (fo=1, routed)           0.537     0.085    MISO_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.208     1.293 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     1.293    MISO
    G3                                                                r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.357ns (67.312%)  route 0.659ns (32.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.586    -0.595    clk_out
    SLICE_X65Y81         FDRE                                         r  LED2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  LED2_reg/Q
                         net (fo=1, routed)           0.659     0.205    LED2_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     1.421 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     1.421    LED2
    P1                                                                r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED3_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.346ns  (logic 1.701ns (16.440%)  route 8.645ns (83.560%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.782     9.758    spi_slave_inst/Data_temp20
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.124     9.882 r  spi_slave_inst/LED3_i_1_comp/O
                         net (fo=1, routed)           0.464    10.346    LED30
    SLICE_X62Y83         FDRE                                         r  LED3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    -1.494    clk_out
    SLICE_X62Y83         FDRE                                         r  LED3_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED2_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.332ns  (logic 1.701ns (16.463%)  route 8.631ns (83.537%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.751     9.727    spi_slave_inst/Data_temp20
    SLICE_X64Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.851 r  spi_slave_inst/LED2_i_1_comp/O
                         net (fo=1, routed)           0.480    10.332    LED20
    SLICE_X65Y81         FDRE                                         r  LED2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.499    -1.497    clk_out
    SLICE_X65Y81         FDRE                                         r  LED2_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.330ns  (logic 1.701ns (16.466%)  route 8.629ns (83.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.898     9.874    spi_slave_inst/Data_temp20
    SLICE_X65Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.998 r  spi_slave_inst/LED1_i_1/O
                         net (fo=1, routed)           0.331    10.330    LED10
    SLICE_X64Y84         FDRE                                         r  LED1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.503    -1.493    clk_out
    SLICE_X64Y84         FDRE                                         r  LED1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.840ns  (logic 1.577ns (16.024%)  route 8.263ns (83.976%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.864     9.840    Data_temp20
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    -1.494    clk_out
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.840ns  (logic 1.577ns (16.024%)  route 8.263ns (83.976%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.864     9.840    Data_temp20
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    -1.494    clk_out
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.840ns  (logic 1.577ns (16.024%)  route 8.263ns (83.976%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.864     9.840    Data_temp20
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    -1.494    clk_out
    SLICE_X64Y83         FDRE                                         r  Data_temp2_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 1.577ns (16.033%)  route 8.258ns (83.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.859     9.835    Data_temp20
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501    -1.495    clk_out
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 1.577ns (16.033%)  route 8.258ns (83.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.859     9.835    Data_temp20
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501    -1.495    clk_out
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[13]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 1.577ns (16.033%)  route 8.258ns (83.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.859     9.835    Data_temp20
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501    -1.495    clk_out
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Data_temp2_reg[6]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 1.577ns (16.033%)  route 8.258ns (83.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  RST_IBUF_inst/O
                         net (fo=27, routed)          7.399     8.852    spi_slave_inst/RST_IBUF
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.976 r  spi_slave_inst/Data_temp2[15]_i_1/O
                         net (fo=21, routed)          0.859     9.835    Data_temp20
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[6]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.501    -1.495    clk_out
    SLICE_X65Y82         FDRE                                         r  Data_temp2_reg[6]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS_N
                            (input port)
  Destination:            spi_slave_inst/cs_n_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.221ns (33.722%)  route 0.435ns (66.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  CS_N (IN)
                         net (fo=0)                   0.000     0.000    CS_N
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  CS_N_IBUF_inst/O
                         net (fo=1, routed)           0.435     0.657    spi_slave_inst/CS_N_IBUF
    SLICE_X64Y88         FDRE                                         r  spi_slave_inst/cs_n_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.861    -0.828    spi_slave_inst/CLK
    SLICE_X64Y88         FDRE                                         r  spi_slave_inst/cs_n_meta_reg/C

Slack:                    inf
  Source:                 MOSI
                            (input port)
  Destination:            spi_slave_inst/mosi_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.203ns (30.685%)  route 0.459ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  MOSI (IN)
                         net (fo=0)                   0.000     0.000    MOSI
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  MOSI_IBUF_inst/O
                         net (fo=1, routed)           0.459     0.663    spi_slave_inst/MOSI_IBUF
    SLICE_X64Y88         FDRE                                         r  spi_slave_inst/mosi_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.861    -0.828    spi_slave_inst/CLK
    SLICE_X64Y88         FDRE                                         r  spi_slave_inst/mosi_meta_reg/C

Slack:                    inf
  Source:                 SCLK
                            (input port)
  Destination:            spi_slave_inst/sclk_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.222ns (30.309%)  route 0.511ns (69.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  SCLK (IN)
                         net (fo=0)                   0.000     0.000    SCLK
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.733    spi_slave_inst/SCLK_IBUF
    SLICE_X63Y83         FDRE                                         r  spi_slave_inst/sclk_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.833    spi_slave_inst/CLK
    SLICE_X63Y83         FDRE                                         r  spi_slave_inst/sclk_meta_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DOUT_Data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.317ns  (logic 0.221ns (6.661%)  route 3.096ns (93.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  RST_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.317    RST_IBUF
    SLICE_X64Y80         FDCE                                         f  DOUT_Data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.836    clk_out
    SLICE_X64Y80         FDCE                                         r  DOUT_Data_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.384ns  (logic 0.221ns (6.529%)  route 3.163ns (93.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_IBUF_inst/O
                         net (fo=27, routed)          3.163     3.384    spi_slave_inst/RST_IBUF
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.858    -0.831    spi_slave_inst/CLK
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.384ns  (logic 0.221ns (6.529%)  route 3.163ns (93.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_IBUF_inst/O
                         net (fo=27, routed)          3.163     3.384    spi_slave_inst/RST_IBUF
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.858    -0.831    spi_slave_inst/CLK
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.384ns  (logic 0.221ns (6.529%)  route 3.163ns (93.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_IBUF_inst/O
                         net (fo=27, routed)          3.163     3.384    spi_slave_inst/RST_IBUF
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.858    -0.831    spi_slave_inst/CLK
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            spi_slave_inst/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.384ns  (logic 0.221ns (6.529%)  route 3.163ns (93.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_IBUF_inst/O
                         net (fo=27, routed)          3.163     3.384    spi_slave_inst/RST_IBUF
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.858    -0.831    spi_slave_inst/CLK
    SLICE_X63Y85         FDRE                                         r  spi_slave_inst/bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DOUT_Data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.393ns  (logic 0.221ns (6.513%)  route 3.172ns (93.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  RST_IBUF_inst/O
                         net (fo=27, routed)          3.172     3.393    RST_IBUF
    SLICE_X64Y81         FDCE                                         f  DOUT_Data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.835    clk_out
    SLICE_X64Y81         FDCE                                         r  DOUT_Data_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DOUT_Data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.393ns  (logic 0.221ns (6.513%)  route 3.172ns (93.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  RST_IBUF_inst/O
                         net (fo=27, routed)          3.172     3.393    RST_IBUF
    SLICE_X64Y81         FDCE                                         f  DOUT_Data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.835    clk_out
    SLICE_X64Y81         FDCE                                         r  DOUT_Data_reg[4]/C





