
TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036fc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003808  08003808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800382c  0800382c  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  0800382c  0800382c  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800382c  0800382c  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800382c  0800382c  0001382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08003834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  200000a4  080038d8  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  080038d8  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008bcb  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f36  00000000  00000000  00028cdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  0002ac18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007fe  00000000  00000000  0002b6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017dce  00000000  00000000  0002bebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e458  00000000  00000000  00043c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00085d49  00000000  00000000  000520e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002c68  00000000  00000000  000d7e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000daa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a4 	.word	0x200000a4
 8000128:	00000000 	.word	0x00000000
 800012c:	080037f0 	.word	0x080037f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a8 	.word	0x200000a8
 8000148:	080037f0 	.word	0x080037f0

0800014c <subkey>:
int keyReg2[NUMBER_of_BUTTONS] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int keyRegPrevious[NUMBER_of_BUTTONS] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int timer_keypress[NUMBER_of_BUTTONS] = {0 , 0, 0};
int button_flag[NUMBER_of_BUTTONS] = {0, 0, 0};

void subkey(int button_index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button_flag[button_index] = 1;
 8000154:	4a04      	ldr	r2, [pc, #16]	; (8000168 <subkey+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	2101      	movs	r1, #1
 800015a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	200000cc 	.word	0x200000cc

0800016c <getKeyInput>:

void getKeyInput(){
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUMBER_of_BUTTONS; i++){
 8000172:	2300      	movs	r3, #0
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	e012      	b.n	800019e <getKeyInput+0x32>
		keyReg0[i] = keyReg1[i];
 8000178:	4a4b      	ldr	r2, [pc, #300]	; (80002a8 <getKeyInput+0x13c>)
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000180:	494a      	ldr	r1, [pc, #296]	; (80002ac <getKeyInput+0x140>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg2[i];
 8000188:	4a49      	ldr	r2, [pc, #292]	; (80002b0 <getKeyInput+0x144>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000190:	4945      	ldr	r1, [pc, #276]	; (80002a8 <getKeyInput+0x13c>)
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < NUMBER_of_BUTTONS; i++){
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	3301      	adds	r3, #1
 800019c:	607b      	str	r3, [r7, #4]
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2b02      	cmp	r3, #2
 80001a2:	dde9      	ble.n	8000178 <getKeyInput+0xc>
	}
	keyReg2[0] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 80001a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001a8:	4842      	ldr	r0, [pc, #264]	; (80002b4 <getKeyInput+0x148>)
 80001aa:	f002 f9d7 	bl	800255c <HAL_GPIO_ReadPin>
 80001ae:	4603      	mov	r3, r0
 80001b0:	461a      	mov	r2, r3
 80001b2:	4b3f      	ldr	r3, [pc, #252]	; (80002b0 <getKeyInput+0x144>)
 80001b4:	601a      	str	r2, [r3, #0]
	keyReg2[1] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 80001b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001ba:	483e      	ldr	r0, [pc, #248]	; (80002b4 <getKeyInput+0x148>)
 80001bc:	f002 f9ce 	bl	800255c <HAL_GPIO_ReadPin>
 80001c0:	4603      	mov	r3, r0
 80001c2:	461a      	mov	r2, r3
 80001c4:	4b3a      	ldr	r3, [pc, #232]	; (80002b0 <getKeyInput+0x144>)
 80001c6:	605a      	str	r2, [r3, #4]
	keyReg2[2] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 80001c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001cc:	4839      	ldr	r0, [pc, #228]	; (80002b4 <getKeyInput+0x148>)
 80001ce:	f002 f9c5 	bl	800255c <HAL_GPIO_ReadPin>
 80001d2:	4603      	mov	r3, r0
 80001d4:	461a      	mov	r2, r3
 80001d6:	4b36      	ldr	r3, [pc, #216]	; (80002b0 <getKeyInput+0x144>)
 80001d8:	609a      	str	r2, [r3, #8]

	for(int i = 0; i < NUMBER_of_BUTTONS; i++)
 80001da:	2300      	movs	r3, #0
 80001dc:	603b      	str	r3, [r7, #0]
 80001de:	e05a      	b.n	8000296 <getKeyInput+0x12a>
	{
		if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i])){  // bước chống nhiễu 20ms, vì hàm này
 80001e0:	4a32      	ldr	r2, [pc, #200]	; (80002ac <getKeyInput+0x140>)
 80001e2:	683b      	ldr	r3, [r7, #0]
 80001e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e8:	492f      	ldr	r1, [pc, #188]	; (80002a8 <getKeyInput+0x13c>)
 80001ea:	683b      	ldr	r3, [r7, #0]
 80001ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f0:	429a      	cmp	r2, r3
 80001f2:	d14d      	bne.n	8000290 <getKeyInput+0x124>
 80001f4:	4a2c      	ldr	r2, [pc, #176]	; (80002a8 <getKeyInput+0x13c>)
 80001f6:	683b      	ldr	r3, [r7, #0]
 80001f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001fc:	492c      	ldr	r1, [pc, #176]	; (80002b0 <getKeyInput+0x144>)
 80001fe:	683b      	ldr	r3, [r7, #0]
 8000200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000204:	429a      	cmp	r2, r3
 8000206:	d143      	bne.n	8000290 <getKeyInput+0x124>
				                                               // được gọi trong ngắt 10ms.
			if(keyRegPrevious[i] != keyReg2[i]){  // trạng thái nhấn rồi thả, không phải nhấn đè.
 8000208:	4a2b      	ldr	r2, [pc, #172]	; (80002b8 <getKeyInput+0x14c>)
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000210:	4927      	ldr	r1, [pc, #156]	; (80002b0 <getKeyInput+0x144>)
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000218:	429a      	cmp	r2, r3
 800021a:	d016      	beq.n	800024a <getKeyInput+0xde>
				keyRegPrevious[i] = keyReg2[i];   // đưa trạng thái cũ vào trạng thái đang nhấn mới.
 800021c:	4a24      	ldr	r2, [pc, #144]	; (80002b0 <getKeyInput+0x144>)
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000224:	4924      	ldr	r1, [pc, #144]	; (80002b8 <getKeyInput+0x14c>)
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(keyReg2[i] == PRESSED_STATE) // cho biết là trong trường hợp đã nhấn
 800022c:	4a20      	ldr	r2, [pc, #128]	; (80002b0 <getKeyInput+0x144>)
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000234:	2b00      	cmp	r3, #0
 8000236:	d12b      	bne.n	8000290 <getKeyInput+0x124>
				{
					subkey(i);              // thực hiện hàm tùy ý.
 8000238:	6838      	ldr	r0, [r7, #0]
 800023a:	f7ff ff87 	bl	800014c <subkey>
					timer_keypress[i] = 200;  // nhấn đề 2s mới chuyển sang trạng thái nhấn đè ở dưới.
 800023e:	4a1f      	ldr	r2, [pc, #124]	; (80002bc <getKeyInput+0x150>)
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	21c8      	movs	r1, #200	; 0xc8
 8000244:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000248:	e022      	b.n	8000290 <getKeyInput+0x124>
										   // thời gian để chuyển trạng thái sang nhấn đè.
				}
			}
			else{  // trạng thái nhấn đè hoặc lúc không nhấn
				if(keyReg2[i] == PRESSED_STATE){   // xac dinh no la trang thai nhan de
 800024a:	4a19      	ldr	r2, [pc, #100]	; (80002b0 <getKeyInput+0x144>)
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d117      	bne.n	8000286 <getKeyInput+0x11a>
					timer_keypress[i]--;
 8000256:	4a19      	ldr	r2, [pc, #100]	; (80002bc <getKeyInput+0x150>)
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025e:	1e5a      	subs	r2, r3, #1
 8000260:	4916      	ldr	r1, [pc, #88]	; (80002bc <getKeyInput+0x150>)
 8000262:	683b      	ldr	r3, [r7, #0]
 8000264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(timer_keypress[i] <= 0)     // da den luc thuc hien nhan de
 8000268:	4a14      	ldr	r2, [pc, #80]	; (80002bc <getKeyInput+0x150>)
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000270:	2b00      	cmp	r3, #0
 8000272:	dc0d      	bgt.n	8000290 <getKeyInput+0x124>
					{
						subkey(i);
 8000274:	6838      	ldr	r0, [r7, #0]
 8000276:	f7ff ff69 	bl	800014c <subkey>
						timer_keypress[i] = 50;   // thoi gian giua cac lenh thuc thi khi nhan de
 800027a:	4a10      	ldr	r2, [pc, #64]	; (80002bc <getKeyInput+0x150>)
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	2132      	movs	r1, #50	; 0x32
 8000280:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000284:	e004      	b.n	8000290 <getKeyInput+0x124>
					}
				}
				else{
					timer_keypress[i] = 0;
 8000286:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <getKeyInput+0x150>)
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	2100      	movs	r1, #0
 800028c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUMBER_of_BUTTONS; i++)
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	3301      	adds	r3, #1
 8000294:	603b      	str	r3, [r7, #0]
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	2b02      	cmp	r3, #2
 800029a:	dda1      	ble.n	80001e0 <getKeyInput+0x74>
				}
			}
		}
	}
}
 800029c:	bf00      	nop
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	2000000c 	.word	0x2000000c
 80002ac:	20000000 	.word	0x20000000
 80002b0:	20000018 	.word	0x20000018
 80002b4:	40010800 	.word	0x40010800
 80002b8:	20000024 	.word	0x20000024
 80002bc:	200000c0 	.word	0x200000c0

080002c0 <fsm_automatic_Run>:

int time_red_copy = 0;
int time_green_copy = 0; // chi lam vay de khai bao thoi
int time_yellow_copy = 0;

void fsm_automatic_Run(){
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	switch(status){
 80002c4:	4bb0      	ldr	r3, [pc, #704]	; (8000588 <fsm_automatic_Run+0x2c8>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2b04      	cmp	r3, #4
 80002ca:	f200 837b 	bhi.w	80009c4 <fsm_automatic_Run+0x704>
 80002ce:	a201      	add	r2, pc, #4	; (adr r2, 80002d4 <fsm_automatic_Run+0x14>)
 80002d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002d4:	080002e9 	.word	0x080002e9
 80002d8:	0800031b 	.word	0x0800031b
 80002dc:	080004a5 	.word	0x080004a5
 80002e0:	08000671 	.word	0x08000671
 80002e4:	080007fb 	.word	0x080007fb
		  case INIT:
			  light_1(black);
 80002e8:	2003      	movs	r0, #3
 80002ea:	f001 fd6d 	bl	8001dc8 <light_1>
			  light_2(black);
 80002ee:	2003      	movs	r0, #3
 80002f0:	f001 fdc6 	bl	8001e80 <light_2>
			  time_red_copy = led_auto_buffer[0];
 80002f4:	4ba5      	ldr	r3, [pc, #660]	; (800058c <fsm_automatic_Run+0x2cc>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4aa5      	ldr	r2, [pc, #660]	; (8000590 <fsm_automatic_Run+0x2d0>)
 80002fa:	6013      	str	r3, [r2, #0]
			  time_green_copy = led_auto_buffer[1];
 80002fc:	4ba3      	ldr	r3, [pc, #652]	; (800058c <fsm_automatic_Run+0x2cc>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	4aa4      	ldr	r2, [pc, #656]	; (8000594 <fsm_automatic_Run+0x2d4>)
 8000302:	6013      	str	r3, [r2, #0]
			  time_yellow_copy =led_auto_buffer[2];
 8000304:	4ba1      	ldr	r3, [pc, #644]	; (800058c <fsm_automatic_Run+0x2cc>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	4aa3      	ldr	r2, [pc, #652]	; (8000598 <fsm_automatic_Run+0x2d8>)
 800030a:	6013      	str	r3, [r2, #0]
			  status = AUTO_RED_GREEN;
 800030c:	4b9e      	ldr	r3, [pc, #632]	; (8000588 <fsm_automatic_Run+0x2c8>)
 800030e:	2201      	movs	r2, #1
 8000310:	601a      	str	r2, [r3, #0]
			  setTimer_1s1(100);             // timer 1s
 8000312:	2064      	movs	r0, #100	; 0x64
 8000314:	f001 fc16 	bl	8001b44 <setTimer_1s1>
//			  setTimer_EN_GR1(freq1_led7);   // timer freg giua 2 con led7 cua 1 cum

			  break;
 8000318:	e355      	b.n	80009c6 <fsm_automatic_Run+0x706>
		  case AUTO_RED_GREEN:
			  if(timer_EN_GR1_flag == 1)
 800031a:	4ba0      	ldr	r3, [pc, #640]	; (800059c <fsm_automatic_Run+0x2dc>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	2b01      	cmp	r3, #1
 8000320:	f040 8087 	bne.w	8000432 <fsm_automatic_Run+0x172>
			  {
				  setTimer_EN_GR1(25);
 8000324:	2019      	movs	r0, #25
 8000326:	f001 fc21 	bl	8001b6c <setTimer_EN_GR1>
				  switch(led7_freq1){
 800032a:	4b9d      	ldr	r3, [pc, #628]	; (80005a0 <fsm_automatic_Run+0x2e0>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d002      	beq.n	8000338 <fsm_automatic_Run+0x78>
 8000332:	2b01      	cmp	r3, #1
 8000334:	d020      	beq.n	8000378 <fsm_automatic_Run+0xb8>
 8000336:	e03a      	b.n	80003ae <fsm_automatic_Run+0xee>
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000338:	2201      	movs	r2, #1
 800033a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800033e:	4899      	ldr	r0, [pc, #612]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 8000340:	f002 f923 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000344:	2200      	movs	r2, #0
 8000346:	f44f 7100 	mov.w	r1, #512	; 0x200
 800034a:	4896      	ldr	r0, [pc, #600]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 800034c:	f002 f91d 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_green_copy % 10);
 8000350:	4b90      	ldr	r3, [pc, #576]	; (8000594 <fsm_automatic_Run+0x2d4>)
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	4b94      	ldr	r3, [pc, #592]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 8000356:	fb83 1302 	smull	r1, r3, r3, r2
 800035a:	1099      	asrs	r1, r3, #2
 800035c:	17d3      	asrs	r3, r2, #31
 800035e:	1ac9      	subs	r1, r1, r3
 8000360:	460b      	mov	r3, r1
 8000362:	009b      	lsls	r3, r3, #2
 8000364:	440b      	add	r3, r1
 8000366:	005b      	lsls	r3, r3, #1
 8000368:	1ad1      	subs	r1, r2, r3
 800036a:	4608      	mov	r0, r1
 800036c:	f000 fe4e 	bl	800100c <display_1>
						led7_freq1 = 1;
 8000370:	4b8b      	ldr	r3, [pc, #556]	; (80005a0 <fsm_automatic_Run+0x2e0>)
 8000372:	2201      	movs	r2, #1
 8000374:	601a      	str	r2, [r3, #0]
						break;
 8000376:	e01a      	b.n	80003ae <fsm_automatic_Run+0xee>
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800037e:	4889      	ldr	r0, [pc, #548]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 8000380:	f002 f903 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000384:	2201      	movs	r2, #1
 8000386:	f44f 7100 	mov.w	r1, #512	; 0x200
 800038a:	4886      	ldr	r0, [pc, #536]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 800038c:	f002 f8fd 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_green_copy / 10);
 8000390:	4b80      	ldr	r3, [pc, #512]	; (8000594 <fsm_automatic_Run+0x2d4>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a84      	ldr	r2, [pc, #528]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 8000396:	fb82 1203 	smull	r1, r2, r2, r3
 800039a:	1092      	asrs	r2, r2, #2
 800039c:	17db      	asrs	r3, r3, #31
 800039e:	1ad3      	subs	r3, r2, r3
 80003a0:	4618      	mov	r0, r3
 80003a2:	f000 fe33 	bl	800100c <display_1>
						led7_freq1 = 0;
 80003a6:	4b7e      	ldr	r3, [pc, #504]	; (80005a0 <fsm_automatic_Run+0x2e0>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
						break;
 80003ac:	bf00      	nop
				  }
				  switch(led7_freq2){
 80003ae:	4b7f      	ldr	r3, [pc, #508]	; (80005ac <fsm_automatic_Run+0x2ec>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d002      	beq.n	80003bc <fsm_automatic_Run+0xfc>
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d020      	beq.n	80003fc <fsm_automatic_Run+0x13c>
 80003ba:	e03a      	b.n	8000432 <fsm_automatic_Run+0x172>
					  case 0:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80003bc:	2201      	movs	r2, #1
 80003be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003c2:	4878      	ldr	r0, [pc, #480]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 80003c4:	f002 f8e1 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 80003c8:	2200      	movs	r2, #0
 80003ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003ce:	4875      	ldr	r0, [pc, #468]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 80003d0:	f002 f8db 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_red_copy % 10);
 80003d4:	4b6e      	ldr	r3, [pc, #440]	; (8000590 <fsm_automatic_Run+0x2d0>)
 80003d6:	681a      	ldr	r2, [r3, #0]
 80003d8:	4b73      	ldr	r3, [pc, #460]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 80003da:	fb83 1302 	smull	r1, r3, r3, r2
 80003de:	1099      	asrs	r1, r3, #2
 80003e0:	17d3      	asrs	r3, r2, #31
 80003e2:	1ac9      	subs	r1, r1, r3
 80003e4:	460b      	mov	r3, r1
 80003e6:	009b      	lsls	r3, r3, #2
 80003e8:	440b      	add	r3, r1
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	1ad1      	subs	r1, r2, r3
 80003ee:	4608      	mov	r0, r1
 80003f0:	f000 ffa6 	bl	8001340 <display_2>
						led7_freq2 = 1;
 80003f4:	4b6d      	ldr	r3, [pc, #436]	; (80005ac <fsm_automatic_Run+0x2ec>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	601a      	str	r2, [r3, #0]
						break;
 80003fa:	e01a      	b.n	8000432 <fsm_automatic_Run+0x172>
					  case 1:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000402:	4868      	ldr	r0, [pc, #416]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 8000404:	f002 f8c1 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 8000408:	2201      	movs	r2, #1
 800040a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800040e:	4865      	ldr	r0, [pc, #404]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 8000410:	f002 f8bb 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_red_copy / 10);
 8000414:	4b5e      	ldr	r3, [pc, #376]	; (8000590 <fsm_automatic_Run+0x2d0>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a63      	ldr	r2, [pc, #396]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 800041a:	fb82 1203 	smull	r1, r2, r2, r3
 800041e:	1092      	asrs	r2, r2, #2
 8000420:	17db      	asrs	r3, r3, #31
 8000422:	1ad3      	subs	r3, r2, r3
 8000424:	4618      	mov	r0, r3
 8000426:	f000 ff8b 	bl	8001340 <display_2>
						led7_freq2 = 0;
 800042a:	4b60      	ldr	r3, [pc, #384]	; (80005ac <fsm_automatic_Run+0x2ec>)
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
						break;
 8000430:	bf00      	nop
				  }
			  }
			  if(button_flag[0] == 1)
 8000432:	4b5f      	ldr	r3, [pc, #380]	; (80005b0 <fsm_automatic_Run+0x2f0>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	2b01      	cmp	r3, #1
 8000438:	d111      	bne.n	800045e <fsm_automatic_Run+0x19e>
			  {
				  button_flag[0] = 0;
 800043a:	4b5d      	ldr	r3, [pc, #372]	; (80005b0 <fsm_automatic_Run+0x2f0>)
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
				  time_red_copy = led_auto_buffer[0];
 8000440:	4b52      	ldr	r3, [pc, #328]	; (800058c <fsm_automatic_Run+0x2cc>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a52      	ldr	r2, [pc, #328]	; (8000590 <fsm_automatic_Run+0x2d0>)
 8000446:	6013      	str	r3, [r2, #0]
				  time_green_copy = led_auto_buffer[1];
 8000448:	4b50      	ldr	r3, [pc, #320]	; (800058c <fsm_automatic_Run+0x2cc>)
 800044a:	685b      	ldr	r3, [r3, #4]
 800044c:	4a51      	ldr	r2, [pc, #324]	; (8000594 <fsm_automatic_Run+0x2d4>)
 800044e:	6013      	str	r3, [r2, #0]
				  time_yellow_copy = led_auto_buffer[2];
 8000450:	4b4e      	ldr	r3, [pc, #312]	; (800058c <fsm_automatic_Run+0x2cc>)
 8000452:	689b      	ldr	r3, [r3, #8]
 8000454:	4a50      	ldr	r2, [pc, #320]	; (8000598 <fsm_automatic_Run+0x2d8>)
 8000456:	6013      	str	r3, [r2, #0]
				  status = INIT_MAN;
 8000458:	4b4b      	ldr	r3, [pc, #300]	; (8000588 <fsm_automatic_Run+0x2c8>)
 800045a:	220a      	movs	r2, #10
 800045c:	601a      	str	r2, [r3, #0]
			  }
			  if(timer1_1s_flag == 1)
 800045e:	4b55      	ldr	r3, [pc, #340]	; (80005b4 <fsm_automatic_Run+0x2f4>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	2b01      	cmp	r3, #1
 8000464:	d117      	bne.n	8000496 <fsm_automatic_Run+0x1d6>
			  {
				  setTimer_1s1(100);
 8000466:	2064      	movs	r0, #100	; 0x64
 8000468:	f001 fb6c 	bl	8001b44 <setTimer_1s1>
				  time_green_copy--;
 800046c:	4b49      	ldr	r3, [pc, #292]	; (8000594 <fsm_automatic_Run+0x2d4>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	3b01      	subs	r3, #1
 8000472:	4a48      	ldr	r2, [pc, #288]	; (8000594 <fsm_automatic_Run+0x2d4>)
 8000474:	6013      	str	r3, [r2, #0]
				  time_red_copy--;
 8000476:	4b46      	ldr	r3, [pc, #280]	; (8000590 <fsm_automatic_Run+0x2d0>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	3b01      	subs	r3, #1
 800047c:	4a44      	ldr	r2, [pc, #272]	; (8000590 <fsm_automatic_Run+0x2d0>)
 800047e:	6013      	str	r3, [r2, #0]
				  if(time_green_copy <= 0)
 8000480:	4b44      	ldr	r3, [pc, #272]	; (8000594 <fsm_automatic_Run+0x2d4>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	dc06      	bgt.n	8000496 <fsm_automatic_Run+0x1d6>
				  {
					  time_green_copy = led_auto_buffer[1];
 8000488:	4b40      	ldr	r3, [pc, #256]	; (800058c <fsm_automatic_Run+0x2cc>)
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	4a41      	ldr	r2, [pc, #260]	; (8000594 <fsm_automatic_Run+0x2d4>)
 800048e:	6013      	str	r3, [r2, #0]
					  status = AUTO_RED_YELLOW;
 8000490:	4b3d      	ldr	r3, [pc, #244]	; (8000588 <fsm_automatic_Run+0x2c8>)
 8000492:	2202      	movs	r2, #2
 8000494:	601a      	str	r2, [r3, #0]
				  }
			  }
			  light_1(red);
 8000496:	2000      	movs	r0, #0
 8000498:	f001 fc96 	bl	8001dc8 <light_1>
			  light_2(green);
 800049c:	2001      	movs	r0, #1
 800049e:	f001 fcef 	bl	8001e80 <light_2>
			  break;
 80004a2:	e290      	b.n	80009c6 <fsm_automatic_Run+0x706>
		  case AUTO_RED_YELLOW:
			  if(timer_EN_GR1_flag == 1)
 80004a4:	4b3d      	ldr	r3, [pc, #244]	; (800059c <fsm_automatic_Run+0x2dc>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	2b01      	cmp	r3, #1
 80004aa:	f040 80a0 	bne.w	80005ee <fsm_automatic_Run+0x32e>
			  {
				  setTimer_EN_GR1(25);
 80004ae:	2019      	movs	r0, #25
 80004b0:	f001 fb5c 	bl	8001b6c <setTimer_EN_GR1>
				  switch(led7_freq1){
 80004b4:	4b3a      	ldr	r3, [pc, #232]	; (80005a0 <fsm_automatic_Run+0x2e0>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d002      	beq.n	80004c2 <fsm_automatic_Run+0x202>
 80004bc:	2b01      	cmp	r3, #1
 80004be:	d020      	beq.n	8000502 <fsm_automatic_Run+0x242>
 80004c0:	e03a      	b.n	8000538 <fsm_automatic_Run+0x278>
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80004c2:	2201      	movs	r2, #1
 80004c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c8:	4836      	ldr	r0, [pc, #216]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 80004ca:	f002 f85e 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80004ce:	2200      	movs	r2, #0
 80004d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004d4:	4833      	ldr	r0, [pc, #204]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 80004d6:	f002 f858 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_yellow_copy % 10);
 80004da:	4b2f      	ldr	r3, [pc, #188]	; (8000598 <fsm_automatic_Run+0x2d8>)
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	4b32      	ldr	r3, [pc, #200]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 80004e0:	fb83 1302 	smull	r1, r3, r3, r2
 80004e4:	1099      	asrs	r1, r3, #2
 80004e6:	17d3      	asrs	r3, r2, #31
 80004e8:	1ac9      	subs	r1, r1, r3
 80004ea:	460b      	mov	r3, r1
 80004ec:	009b      	lsls	r3, r3, #2
 80004ee:	440b      	add	r3, r1
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	1ad1      	subs	r1, r2, r3
 80004f4:	4608      	mov	r0, r1
 80004f6:	f000 fd89 	bl	800100c <display_1>
						led7_freq1 = 1;
 80004fa:	4b29      	ldr	r3, [pc, #164]	; (80005a0 <fsm_automatic_Run+0x2e0>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	601a      	str	r2, [r3, #0]
						break;
 8000500:	e01a      	b.n	8000538 <fsm_automatic_Run+0x278>
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000502:	2200      	movs	r2, #0
 8000504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000508:	4826      	ldr	r0, [pc, #152]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 800050a:	f002 f83e 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000514:	4823      	ldr	r0, [pc, #140]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 8000516:	f002 f838 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_yellow_copy / 10);
 800051a:	4b1f      	ldr	r3, [pc, #124]	; (8000598 <fsm_automatic_Run+0x2d8>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4a22      	ldr	r2, [pc, #136]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 8000520:	fb82 1203 	smull	r1, r2, r2, r3
 8000524:	1092      	asrs	r2, r2, #2
 8000526:	17db      	asrs	r3, r3, #31
 8000528:	1ad3      	subs	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 fd6e 	bl	800100c <display_1>
						led7_freq1 = 0;
 8000530:	4b1b      	ldr	r3, [pc, #108]	; (80005a0 <fsm_automatic_Run+0x2e0>)
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
						break;
 8000536:	bf00      	nop
				  }
				  switch(led7_freq2){
 8000538:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <fsm_automatic_Run+0x2ec>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d002      	beq.n	8000546 <fsm_automatic_Run+0x286>
 8000540:	2b01      	cmp	r3, #1
 8000542:	d039      	beq.n	80005b8 <fsm_automatic_Run+0x2f8>
 8000544:	e053      	b.n	80005ee <fsm_automatic_Run+0x32e>
					  case 0:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800054c:	4815      	ldr	r0, [pc, #84]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 800054e:	f002 f81c 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000558:	4812      	ldr	r0, [pc, #72]	; (80005a4 <fsm_automatic_Run+0x2e4>)
 800055a:	f002 f816 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_red_copy % 10);
 800055e:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <fsm_automatic_Run+0x2d0>)
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <fsm_automatic_Run+0x2e8>)
 8000564:	fb83 1302 	smull	r1, r3, r3, r2
 8000568:	1099      	asrs	r1, r3, #2
 800056a:	17d3      	asrs	r3, r2, #31
 800056c:	1ac9      	subs	r1, r1, r3
 800056e:	460b      	mov	r3, r1
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	440b      	add	r3, r1
 8000574:	005b      	lsls	r3, r3, #1
 8000576:	1ad1      	subs	r1, r2, r3
 8000578:	4608      	mov	r0, r1
 800057a:	f000 fee1 	bl	8001340 <display_2>
						led7_freq2 = 1;
 800057e:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <fsm_automatic_Run+0x2ec>)
 8000580:	2201      	movs	r2, #1
 8000582:	601a      	str	r2, [r3, #0]
						break;
 8000584:	e033      	b.n	80005ee <fsm_automatic_Run+0x32e>
 8000586:	bf00      	nop
 8000588:	200000f8 	.word	0x200000f8
 800058c:	20000030 	.word	0x20000030
 8000590:	200000e0 	.word	0x200000e0
 8000594:	200000e4 	.word	0x200000e4
 8000598:	200000e8 	.word	0x200000e8
 800059c:	20000040 	.word	0x20000040
 80005a0:	200000d8 	.word	0x200000d8
 80005a4:	40010800 	.word	0x40010800
 80005a8:	66666667 	.word	0x66666667
 80005ac:	200000dc 	.word	0x200000dc
 80005b0:	200000cc 	.word	0x200000cc
 80005b4:	20000150 	.word	0x20000150
					  case 1:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005be:	48a6      	ldr	r0, [pc, #664]	; (8000858 <fsm_automatic_Run+0x598>)
 80005c0:	f001 ffe3 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ca:	48a3      	ldr	r0, [pc, #652]	; (8000858 <fsm_automatic_Run+0x598>)
 80005cc:	f001 ffdd 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_red_copy / 10);
 80005d0:	4ba2      	ldr	r3, [pc, #648]	; (800085c <fsm_automatic_Run+0x59c>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4aa2      	ldr	r2, [pc, #648]	; (8000860 <fsm_automatic_Run+0x5a0>)
 80005d6:	fb82 1203 	smull	r1, r2, r2, r3
 80005da:	1092      	asrs	r2, r2, #2
 80005dc:	17db      	asrs	r3, r3, #31
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 fead 	bl	8001340 <display_2>
						led7_freq2 = 0;
 80005e6:	4b9f      	ldr	r3, [pc, #636]	; (8000864 <fsm_automatic_Run+0x5a4>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
						break;
 80005ec:	bf00      	nop
				  }
			  }
			  if(button_flag[0] == 1)
 80005ee:	4b9e      	ldr	r3, [pc, #632]	; (8000868 <fsm_automatic_Run+0x5a8>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d111      	bne.n	800061a <fsm_automatic_Run+0x35a>
			  {
				  button_flag[0] = 0;
 80005f6:	4b9c      	ldr	r3, [pc, #624]	; (8000868 <fsm_automatic_Run+0x5a8>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
				  time_red_copy = led_auto_buffer[0];
 80005fc:	4b9b      	ldr	r3, [pc, #620]	; (800086c <fsm_automatic_Run+0x5ac>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a96      	ldr	r2, [pc, #600]	; (800085c <fsm_automatic_Run+0x59c>)
 8000602:	6013      	str	r3, [r2, #0]
				  time_green_copy = led_auto_buffer[1];
 8000604:	4b99      	ldr	r3, [pc, #612]	; (800086c <fsm_automatic_Run+0x5ac>)
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	4a99      	ldr	r2, [pc, #612]	; (8000870 <fsm_automatic_Run+0x5b0>)
 800060a:	6013      	str	r3, [r2, #0]
				  time_yellow_copy = led_auto_buffer[2];
 800060c:	4b97      	ldr	r3, [pc, #604]	; (800086c <fsm_automatic_Run+0x5ac>)
 800060e:	689b      	ldr	r3, [r3, #8]
 8000610:	4a98      	ldr	r2, [pc, #608]	; (8000874 <fsm_automatic_Run+0x5b4>)
 8000612:	6013      	str	r3, [r2, #0]
				  status = INIT_MAN;
 8000614:	4b98      	ldr	r3, [pc, #608]	; (8000878 <fsm_automatic_Run+0x5b8>)
 8000616:	220a      	movs	r2, #10
 8000618:	601a      	str	r2, [r3, #0]
			  }
			  if(timer1_1s_flag == 1)
 800061a:	4b98      	ldr	r3, [pc, #608]	; (800087c <fsm_automatic_Run+0x5bc>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b01      	cmp	r3, #1
 8000620:	d11f      	bne.n	8000662 <fsm_automatic_Run+0x3a2>
			  {
				  setTimer_1s1(100);
 8000622:	2064      	movs	r0, #100	; 0x64
 8000624:	f001 fa8e 	bl	8001b44 <setTimer_1s1>
				  time_yellow_copy--;
 8000628:	4b92      	ldr	r3, [pc, #584]	; (8000874 <fsm_automatic_Run+0x5b4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	3b01      	subs	r3, #1
 800062e:	4a91      	ldr	r2, [pc, #580]	; (8000874 <fsm_automatic_Run+0x5b4>)
 8000630:	6013      	str	r3, [r2, #0]
				  time_red_copy--;
 8000632:	4b8a      	ldr	r3, [pc, #552]	; (800085c <fsm_automatic_Run+0x59c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	3b01      	subs	r3, #1
 8000638:	4a88      	ldr	r2, [pc, #544]	; (800085c <fsm_automatic_Run+0x59c>)
 800063a:	6013      	str	r3, [r2, #0]
				  if(time_yellow_copy <= 0 || time_red_copy <= 0)
 800063c:	4b8d      	ldr	r3, [pc, #564]	; (8000874 <fsm_automatic_Run+0x5b4>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	dd03      	ble.n	800064c <fsm_automatic_Run+0x38c>
 8000644:	4b85      	ldr	r3, [pc, #532]	; (800085c <fsm_automatic_Run+0x59c>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	dc0a      	bgt.n	8000662 <fsm_automatic_Run+0x3a2>
				  {
					  time_yellow_copy = led_auto_buffer[2];
 800064c:	4b87      	ldr	r3, [pc, #540]	; (800086c <fsm_automatic_Run+0x5ac>)
 800064e:	689b      	ldr	r3, [r3, #8]
 8000650:	4a88      	ldr	r2, [pc, #544]	; (8000874 <fsm_automatic_Run+0x5b4>)
 8000652:	6013      	str	r3, [r2, #0]
					  time_red_copy = led_auto_buffer[0];
 8000654:	4b85      	ldr	r3, [pc, #532]	; (800086c <fsm_automatic_Run+0x5ac>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a80      	ldr	r2, [pc, #512]	; (800085c <fsm_automatic_Run+0x59c>)
 800065a:	6013      	str	r3, [r2, #0]
					  status = AUTO_GREEN_RED;
 800065c:	4b86      	ldr	r3, [pc, #536]	; (8000878 <fsm_automatic_Run+0x5b8>)
 800065e:	2203      	movs	r2, #3
 8000660:	601a      	str	r2, [r3, #0]
				  }
			  }
			  light_1(red);
 8000662:	2000      	movs	r0, #0
 8000664:	f001 fbb0 	bl	8001dc8 <light_1>
			  light_2(yellow);
 8000668:	2002      	movs	r0, #2
 800066a:	f001 fc09 	bl	8001e80 <light_2>
			  break;
 800066e:	e1aa      	b.n	80009c6 <fsm_automatic_Run+0x706>
		  case AUTO_GREEN_RED:
			  if(timer_EN_GR1_flag == 1)
 8000670:	4b83      	ldr	r3, [pc, #524]	; (8000880 <fsm_automatic_Run+0x5c0>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b01      	cmp	r3, #1
 8000676:	f040 8087 	bne.w	8000788 <fsm_automatic_Run+0x4c8>
			  {
				  setTimer_EN_GR1(25);
 800067a:	2019      	movs	r0, #25
 800067c:	f001 fa76 	bl	8001b6c <setTimer_EN_GR1>
				  switch(led7_freq1){
 8000680:	4b80      	ldr	r3, [pc, #512]	; (8000884 <fsm_automatic_Run+0x5c4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d002      	beq.n	800068e <fsm_automatic_Run+0x3ce>
 8000688:	2b01      	cmp	r3, #1
 800068a:	d020      	beq.n	80006ce <fsm_automatic_Run+0x40e>
 800068c:	e03a      	b.n	8000704 <fsm_automatic_Run+0x444>
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800068e:	2201      	movs	r2, #1
 8000690:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000694:	4870      	ldr	r0, [pc, #448]	; (8000858 <fsm_automatic_Run+0x598>)
 8000696:	f001 ff78 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006a0:	486d      	ldr	r0, [pc, #436]	; (8000858 <fsm_automatic_Run+0x598>)
 80006a2:	f001 ff72 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_red_copy % 10);
 80006a6:	4b6d      	ldr	r3, [pc, #436]	; (800085c <fsm_automatic_Run+0x59c>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b6d      	ldr	r3, [pc, #436]	; (8000860 <fsm_automatic_Run+0x5a0>)
 80006ac:	fb83 1302 	smull	r1, r3, r3, r2
 80006b0:	1099      	asrs	r1, r3, #2
 80006b2:	17d3      	asrs	r3, r2, #31
 80006b4:	1ac9      	subs	r1, r1, r3
 80006b6:	460b      	mov	r3, r1
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	440b      	add	r3, r1
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	1ad1      	subs	r1, r2, r3
 80006c0:	4608      	mov	r0, r1
 80006c2:	f000 fca3 	bl	800100c <display_1>
						led7_freq1 = 1;
 80006c6:	4b6f      	ldr	r3, [pc, #444]	; (8000884 <fsm_automatic_Run+0x5c4>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	601a      	str	r2, [r3, #0]
						break;
 80006cc:	e01a      	b.n	8000704 <fsm_automatic_Run+0x444>
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d4:	4860      	ldr	r0, [pc, #384]	; (8000858 <fsm_automatic_Run+0x598>)
 80006d6:	f001 ff58 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e0:	485d      	ldr	r0, [pc, #372]	; (8000858 <fsm_automatic_Run+0x598>)
 80006e2:	f001 ff52 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_red_copy / 10);
 80006e6:	4b5d      	ldr	r3, [pc, #372]	; (800085c <fsm_automatic_Run+0x59c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a5d      	ldr	r2, [pc, #372]	; (8000860 <fsm_automatic_Run+0x5a0>)
 80006ec:	fb82 1203 	smull	r1, r2, r2, r3
 80006f0:	1092      	asrs	r2, r2, #2
 80006f2:	17db      	asrs	r3, r3, #31
 80006f4:	1ad3      	subs	r3, r2, r3
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 fc88 	bl	800100c <display_1>
						led7_freq1 = 0;
 80006fc:	4b61      	ldr	r3, [pc, #388]	; (8000884 <fsm_automatic_Run+0x5c4>)
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
						break;
 8000702:	bf00      	nop
				  }
				  switch(led7_freq2){
 8000704:	4b57      	ldr	r3, [pc, #348]	; (8000864 <fsm_automatic_Run+0x5a4>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d002      	beq.n	8000712 <fsm_automatic_Run+0x452>
 800070c:	2b01      	cmp	r3, #1
 800070e:	d020      	beq.n	8000752 <fsm_automatic_Run+0x492>
 8000710:	e03a      	b.n	8000788 <fsm_automatic_Run+0x4c8>
					  case 0:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000718:	484f      	ldr	r0, [pc, #316]	; (8000858 <fsm_automatic_Run+0x598>)
 800071a:	f001 ff36 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 800071e:	2200      	movs	r2, #0
 8000720:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000724:	484c      	ldr	r0, [pc, #304]	; (8000858 <fsm_automatic_Run+0x598>)
 8000726:	f001 ff30 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_green_copy % 10);
 800072a:	4b51      	ldr	r3, [pc, #324]	; (8000870 <fsm_automatic_Run+0x5b0>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	4b4c      	ldr	r3, [pc, #304]	; (8000860 <fsm_automatic_Run+0x5a0>)
 8000730:	fb83 1302 	smull	r1, r3, r3, r2
 8000734:	1099      	asrs	r1, r3, #2
 8000736:	17d3      	asrs	r3, r2, #31
 8000738:	1ac9      	subs	r1, r1, r3
 800073a:	460b      	mov	r3, r1
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	440b      	add	r3, r1
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	1ad1      	subs	r1, r2, r3
 8000744:	4608      	mov	r0, r1
 8000746:	f000 fdfb 	bl	8001340 <display_2>
						led7_freq2 = 1;
 800074a:	4b46      	ldr	r3, [pc, #280]	; (8000864 <fsm_automatic_Run+0x5a4>)
 800074c:	2201      	movs	r2, #1
 800074e:	601a      	str	r2, [r3, #0]
						break;
 8000750:	e01a      	b.n	8000788 <fsm_automatic_Run+0x4c8>
					  case 1:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000758:	483f      	ldr	r0, [pc, #252]	; (8000858 <fsm_automatic_Run+0x598>)
 800075a:	f001 ff16 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 800075e:	2201      	movs	r2, #1
 8000760:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000764:	483c      	ldr	r0, [pc, #240]	; (8000858 <fsm_automatic_Run+0x598>)
 8000766:	f001 ff10 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_green_copy / 10);
 800076a:	4b41      	ldr	r3, [pc, #260]	; (8000870 <fsm_automatic_Run+0x5b0>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a3c      	ldr	r2, [pc, #240]	; (8000860 <fsm_automatic_Run+0x5a0>)
 8000770:	fb82 1203 	smull	r1, r2, r2, r3
 8000774:	1092      	asrs	r2, r2, #2
 8000776:	17db      	asrs	r3, r3, #31
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	4618      	mov	r0, r3
 800077c:	f000 fde0 	bl	8001340 <display_2>
						led7_freq2 = 0;
 8000780:	4b38      	ldr	r3, [pc, #224]	; (8000864 <fsm_automatic_Run+0x5a4>)
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
						break;
 8000786:	bf00      	nop
				  }
			  }
			  if(button_flag[0] == 1)
 8000788:	4b37      	ldr	r3, [pc, #220]	; (8000868 <fsm_automatic_Run+0x5a8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d111      	bne.n	80007b4 <fsm_automatic_Run+0x4f4>
			  {
				  button_flag[0] = 0;
 8000790:	4b35      	ldr	r3, [pc, #212]	; (8000868 <fsm_automatic_Run+0x5a8>)
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
				  time_red_copy = led_auto_buffer[0];
 8000796:	4b35      	ldr	r3, [pc, #212]	; (800086c <fsm_automatic_Run+0x5ac>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a30      	ldr	r2, [pc, #192]	; (800085c <fsm_automatic_Run+0x59c>)
 800079c:	6013      	str	r3, [r2, #0]
				  time_green_copy = led_auto_buffer[1];
 800079e:	4b33      	ldr	r3, [pc, #204]	; (800086c <fsm_automatic_Run+0x5ac>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	4a33      	ldr	r2, [pc, #204]	; (8000870 <fsm_automatic_Run+0x5b0>)
 80007a4:	6013      	str	r3, [r2, #0]
				  time_yellow_copy = led_auto_buffer[2];
 80007a6:	4b31      	ldr	r3, [pc, #196]	; (800086c <fsm_automatic_Run+0x5ac>)
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	4a32      	ldr	r2, [pc, #200]	; (8000874 <fsm_automatic_Run+0x5b4>)
 80007ac:	6013      	str	r3, [r2, #0]
				  status = INIT_MAN;
 80007ae:	4b32      	ldr	r3, [pc, #200]	; (8000878 <fsm_automatic_Run+0x5b8>)
 80007b0:	220a      	movs	r2, #10
 80007b2:	601a      	str	r2, [r3, #0]
			  }
			  if(timer1_1s_flag == 1)
 80007b4:	4b31      	ldr	r3, [pc, #196]	; (800087c <fsm_automatic_Run+0x5bc>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d117      	bne.n	80007ec <fsm_automatic_Run+0x52c>
			  {
				  setTimer_1s1(100);
 80007bc:	2064      	movs	r0, #100	; 0x64
 80007be:	f001 f9c1 	bl	8001b44 <setTimer_1s1>
				  time_red_copy--;
 80007c2:	4b26      	ldr	r3, [pc, #152]	; (800085c <fsm_automatic_Run+0x59c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	3b01      	subs	r3, #1
 80007c8:	4a24      	ldr	r2, [pc, #144]	; (800085c <fsm_automatic_Run+0x59c>)
 80007ca:	6013      	str	r3, [r2, #0]
				  time_green_copy--;
 80007cc:	4b28      	ldr	r3, [pc, #160]	; (8000870 <fsm_automatic_Run+0x5b0>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	3b01      	subs	r3, #1
 80007d2:	4a27      	ldr	r2, [pc, #156]	; (8000870 <fsm_automatic_Run+0x5b0>)
 80007d4:	6013      	str	r3, [r2, #0]
				  if(time_green_copy <= 0)
 80007d6:	4b26      	ldr	r3, [pc, #152]	; (8000870 <fsm_automatic_Run+0x5b0>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	dc06      	bgt.n	80007ec <fsm_automatic_Run+0x52c>
				  {
					  time_green_copy = led_auto_buffer[1];
 80007de:	4b23      	ldr	r3, [pc, #140]	; (800086c <fsm_automatic_Run+0x5ac>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	4a23      	ldr	r2, [pc, #140]	; (8000870 <fsm_automatic_Run+0x5b0>)
 80007e4:	6013      	str	r3, [r2, #0]
					  status = AUTO_YELLOW_RED;
 80007e6:	4b24      	ldr	r3, [pc, #144]	; (8000878 <fsm_automatic_Run+0x5b8>)
 80007e8:	2204      	movs	r2, #4
 80007ea:	601a      	str	r2, [r3, #0]
				  }
			  }
			  light_1(green);
 80007ec:	2001      	movs	r0, #1
 80007ee:	f001 faeb 	bl	8001dc8 <light_1>
			  light_2(red);
 80007f2:	2000      	movs	r0, #0
 80007f4:	f001 fb44 	bl	8001e80 <light_2>
			  break;
 80007f8:	e0e5      	b.n	80009c6 <fsm_automatic_Run+0x706>
		  case AUTO_YELLOW_RED:
			  if(timer_EN_GR1_flag == 1)
 80007fa:	4b21      	ldr	r3, [pc, #132]	; (8000880 <fsm_automatic_Run+0x5c0>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	f040 809f 	bne.w	8000942 <fsm_automatic_Run+0x682>
			  {
				  setTimer_EN_GR1(25);
 8000804:	2019      	movs	r0, #25
 8000806:	f001 f9b1 	bl	8001b6c <setTimer_EN_GR1>
				  switch(led7_freq1){
 800080a:	4b1e      	ldr	r3, [pc, #120]	; (8000884 <fsm_automatic_Run+0x5c4>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d002      	beq.n	8000818 <fsm_automatic_Run+0x558>
 8000812:	2b01      	cmp	r3, #1
 8000814:	d038      	beq.n	8000888 <fsm_automatic_Run+0x5c8>
 8000816:	e052      	b.n	80008be <fsm_automatic_Run+0x5fe>
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000818:	2201      	movs	r2, #1
 800081a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800081e:	480e      	ldr	r0, [pc, #56]	; (8000858 <fsm_automatic_Run+0x598>)
 8000820:	f001 feb3 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	f44f 7100 	mov.w	r1, #512	; 0x200
 800082a:	480b      	ldr	r0, [pc, #44]	; (8000858 <fsm_automatic_Run+0x598>)
 800082c:	f001 fead 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_red_copy % 10);
 8000830:	4b0a      	ldr	r3, [pc, #40]	; (800085c <fsm_automatic_Run+0x59c>)
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <fsm_automatic_Run+0x5a0>)
 8000836:	fb83 1302 	smull	r1, r3, r3, r2
 800083a:	1099      	asrs	r1, r3, #2
 800083c:	17d3      	asrs	r3, r2, #31
 800083e:	1ac9      	subs	r1, r1, r3
 8000840:	460b      	mov	r3, r1
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	440b      	add	r3, r1
 8000846:	005b      	lsls	r3, r3, #1
 8000848:	1ad1      	subs	r1, r2, r3
 800084a:	4608      	mov	r0, r1
 800084c:	f000 fbde 	bl	800100c <display_1>
						led7_freq1 = 1;
 8000850:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <fsm_automatic_Run+0x5c4>)
 8000852:	2201      	movs	r2, #1
 8000854:	601a      	str	r2, [r3, #0]
						break;
 8000856:	e032      	b.n	80008be <fsm_automatic_Run+0x5fe>
 8000858:	40010800 	.word	0x40010800
 800085c:	200000e0 	.word	0x200000e0
 8000860:	66666667 	.word	0x66666667
 8000864:	200000dc 	.word	0x200000dc
 8000868:	200000cc 	.word	0x200000cc
 800086c:	20000030 	.word	0x20000030
 8000870:	200000e4 	.word	0x200000e4
 8000874:	200000e8 	.word	0x200000e8
 8000878:	200000f8 	.word	0x200000f8
 800087c:	20000150 	.word	0x20000150
 8000880:	20000040 	.word	0x20000040
 8000884:	200000d8 	.word	0x200000d8
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800088e:	484f      	ldr	r0, [pc, #316]	; (80009cc <fsm_automatic_Run+0x70c>)
 8000890:	f001 fe7b 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000894:	2201      	movs	r2, #1
 8000896:	f44f 7100 	mov.w	r1, #512	; 0x200
 800089a:	484c      	ldr	r0, [pc, #304]	; (80009cc <fsm_automatic_Run+0x70c>)
 800089c:	f001 fe75 	bl	800258a <HAL_GPIO_WritePin>
						display_1(time_red_copy / 10);
 80008a0:	4b4b      	ldr	r3, [pc, #300]	; (80009d0 <fsm_automatic_Run+0x710>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a4b      	ldr	r2, [pc, #300]	; (80009d4 <fsm_automatic_Run+0x714>)
 80008a6:	fb82 1203 	smull	r1, r2, r2, r3
 80008aa:	1092      	asrs	r2, r2, #2
 80008ac:	17db      	asrs	r3, r3, #31
 80008ae:	1ad3      	subs	r3, r2, r3
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fbab 	bl	800100c <display_1>
						led7_freq1 = 0;
 80008b6:	4b48      	ldr	r3, [pc, #288]	; (80009d8 <fsm_automatic_Run+0x718>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
						break;
 80008bc:	bf00      	nop
				  }
				  switch(led7_freq2){
 80008be:	4b47      	ldr	r3, [pc, #284]	; (80009dc <fsm_automatic_Run+0x71c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d002      	beq.n	80008cc <fsm_automatic_Run+0x60c>
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d020      	beq.n	800090c <fsm_automatic_Run+0x64c>
 80008ca:	e03a      	b.n	8000942 <fsm_automatic_Run+0x682>
					  case 0:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80008cc:	2201      	movs	r2, #1
 80008ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008d2:	483e      	ldr	r0, [pc, #248]	; (80009cc <fsm_automatic_Run+0x70c>)
 80008d4:	f001 fe59 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008de:	483b      	ldr	r0, [pc, #236]	; (80009cc <fsm_automatic_Run+0x70c>)
 80008e0:	f001 fe53 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_yellow_copy % 10);
 80008e4:	4b3e      	ldr	r3, [pc, #248]	; (80009e0 <fsm_automatic_Run+0x720>)
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	4b3a      	ldr	r3, [pc, #232]	; (80009d4 <fsm_automatic_Run+0x714>)
 80008ea:	fb83 1302 	smull	r1, r3, r3, r2
 80008ee:	1099      	asrs	r1, r3, #2
 80008f0:	17d3      	asrs	r3, r2, #31
 80008f2:	1ac9      	subs	r1, r1, r3
 80008f4:	460b      	mov	r3, r1
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	1ad1      	subs	r1, r2, r3
 80008fe:	4608      	mov	r0, r1
 8000900:	f000 fd1e 	bl	8001340 <display_2>
						led7_freq2 = 1;
 8000904:	4b35      	ldr	r3, [pc, #212]	; (80009dc <fsm_automatic_Run+0x71c>)
 8000906:	2201      	movs	r2, #1
 8000908:	601a      	str	r2, [r3, #0]
						break;
 800090a:	e01a      	b.n	8000942 <fsm_automatic_Run+0x682>
					  case 1:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000912:	482e      	ldr	r0, [pc, #184]	; (80009cc <fsm_automatic_Run+0x70c>)
 8000914:	f001 fe39 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091e:	482b      	ldr	r0, [pc, #172]	; (80009cc <fsm_automatic_Run+0x70c>)
 8000920:	f001 fe33 	bl	800258a <HAL_GPIO_WritePin>
						display_2(time_yellow_copy / 10);
 8000924:	4b2e      	ldr	r3, [pc, #184]	; (80009e0 <fsm_automatic_Run+0x720>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a2a      	ldr	r2, [pc, #168]	; (80009d4 <fsm_automatic_Run+0x714>)
 800092a:	fb82 1203 	smull	r1, r2, r2, r3
 800092e:	1092      	asrs	r2, r2, #2
 8000930:	17db      	asrs	r3, r3, #31
 8000932:	1ad3      	subs	r3, r2, r3
 8000934:	4618      	mov	r0, r3
 8000936:	f000 fd03 	bl	8001340 <display_2>
						led7_freq2 = 0;
 800093a:	4b28      	ldr	r3, [pc, #160]	; (80009dc <fsm_automatic_Run+0x71c>)
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
						break;
 8000940:	bf00      	nop
				  }
			  }
			  if(button_flag[0] == 1)
 8000942:	4b28      	ldr	r3, [pc, #160]	; (80009e4 <fsm_automatic_Run+0x724>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d111      	bne.n	800096e <fsm_automatic_Run+0x6ae>
			  {
				  button_flag[0] = 0;
 800094a:	4b26      	ldr	r3, [pc, #152]	; (80009e4 <fsm_automatic_Run+0x724>)
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
				  time_red_copy = led_auto_buffer[0];
 8000950:	4b25      	ldr	r3, [pc, #148]	; (80009e8 <fsm_automatic_Run+0x728>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a1e      	ldr	r2, [pc, #120]	; (80009d0 <fsm_automatic_Run+0x710>)
 8000956:	6013      	str	r3, [r2, #0]
				  time_green_copy = led_auto_buffer[1];
 8000958:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <fsm_automatic_Run+0x728>)
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	4a23      	ldr	r2, [pc, #140]	; (80009ec <fsm_automatic_Run+0x72c>)
 800095e:	6013      	str	r3, [r2, #0]
				  time_yellow_copy = led_auto_buffer[2];
 8000960:	4b21      	ldr	r3, [pc, #132]	; (80009e8 <fsm_automatic_Run+0x728>)
 8000962:	689b      	ldr	r3, [r3, #8]
 8000964:	4a1e      	ldr	r2, [pc, #120]	; (80009e0 <fsm_automatic_Run+0x720>)
 8000966:	6013      	str	r3, [r2, #0]
				  status = INIT_MAN;
 8000968:	4b21      	ldr	r3, [pc, #132]	; (80009f0 <fsm_automatic_Run+0x730>)
 800096a:	220a      	movs	r2, #10
 800096c:	601a      	str	r2, [r3, #0]
			  }
			  if(timer1_1s_flag == 1)
 800096e:	4b21      	ldr	r3, [pc, #132]	; (80009f4 <fsm_automatic_Run+0x734>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d11f      	bne.n	80009b6 <fsm_automatic_Run+0x6f6>
			  {
				  setTimer_1s1(100);
 8000976:	2064      	movs	r0, #100	; 0x64
 8000978:	f001 f8e4 	bl	8001b44 <setTimer_1s1>
				  time_red_copy--;
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <fsm_automatic_Run+0x710>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3b01      	subs	r3, #1
 8000982:	4a13      	ldr	r2, [pc, #76]	; (80009d0 <fsm_automatic_Run+0x710>)
 8000984:	6013      	str	r3, [r2, #0]
				  time_yellow_copy--;
 8000986:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <fsm_automatic_Run+0x720>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	3b01      	subs	r3, #1
 800098c:	4a14      	ldr	r2, [pc, #80]	; (80009e0 <fsm_automatic_Run+0x720>)
 800098e:	6013      	str	r3, [r2, #0]
				  if(time_red_copy <= 0 || time_yellow_copy <= 0)
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <fsm_automatic_Run+0x710>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	dd03      	ble.n	80009a0 <fsm_automatic_Run+0x6e0>
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <fsm_automatic_Run+0x720>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	dc0a      	bgt.n	80009b6 <fsm_automatic_Run+0x6f6>
				  {
					  time_red_copy = led_auto_buffer[0];
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <fsm_automatic_Run+0x728>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <fsm_automatic_Run+0x710>)
 80009a6:	6013      	str	r3, [r2, #0]
					  time_yellow_copy = led_auto_buffer[2];
 80009a8:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <fsm_automatic_Run+0x728>)
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	4a0c      	ldr	r2, [pc, #48]	; (80009e0 <fsm_automatic_Run+0x720>)
 80009ae:	6013      	str	r3, [r2, #0]
					  status = AUTO_RED_GREEN;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <fsm_automatic_Run+0x730>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	601a      	str	r2, [r3, #0]
				  }
			  }
			  light_1(yellow);
 80009b6:	2002      	movs	r0, #2
 80009b8:	f001 fa06 	bl	8001dc8 <light_1>
			  light_2(red);
 80009bc:	2000      	movs	r0, #0
 80009be:	f001 fa5f 	bl	8001e80 <light_2>
			  break;
 80009c2:	e000      	b.n	80009c6 <fsm_automatic_Run+0x706>
		  default:
			  break;
 80009c4:	bf00      	nop
	  }
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40010800 	.word	0x40010800
 80009d0:	200000e0 	.word	0x200000e0
 80009d4:	66666667 	.word	0x66666667
 80009d8:	200000d8 	.word	0x200000d8
 80009dc:	200000dc 	.word	0x200000dc
 80009e0:	200000e8 	.word	0x200000e8
 80009e4:	200000cc 	.word	0x200000cc
 80009e8:	20000030 	.word	0x20000030
 80009ec:	200000e4 	.word	0x200000e4
 80009f0:	200000f8 	.word	0x200000f8
 80009f4:	20000150 	.word	0x20000150

080009f8 <fsm_manual_Run>:
#include "fsm_manual.h"
int timered_manual = 0;
int timegreen_manual = 0;
int timeyellow_manual = 0;

void fsm_manual_Run(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	switch(status){
 80009fc:	4b8a      	ldr	r3, [pc, #552]	; (8000c28 <fsm_manual_Run+0x230>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3b0a      	subs	r3, #10
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	f200 82ef 	bhi.w	8000fe6 <fsm_manual_Run+0x5ee>
 8000a08:	a201      	add	r2, pc, #4	; (adr r2, 8000a10 <fsm_manual_Run+0x18>)
 8000a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0e:	bf00      	nop
 8000a10:	08000a21 	.word	0x08000a21
 8000a14:	08000a87 	.word	0x08000a87
 8000a18:	08000dfb 	.word	0x08000dfb
 8000a1c:	08000c59 	.word	0x08000c59
		case INIT_MAN:
			timered_manual = led_auto_buffer[0];
 8000a20:	4b82      	ldr	r3, [pc, #520]	; (8000c2c <fsm_manual_Run+0x234>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a82      	ldr	r2, [pc, #520]	; (8000c30 <fsm_manual_Run+0x238>)
 8000a26:	6013      	str	r3, [r2, #0]
			timegreen_manual = led_auto_buffer[1];
 8000a28:	4b80      	ldr	r3, [pc, #512]	; (8000c2c <fsm_manual_Run+0x234>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	4a81      	ldr	r2, [pc, #516]	; (8000c34 <fsm_manual_Run+0x23c>)
 8000a2e:	6013      	str	r3, [r2, #0]
			timeyellow_manual = led_auto_buffer[2];
 8000a30:	4b7e      	ldr	r3, [pc, #504]	; (8000c2c <fsm_manual_Run+0x234>)
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	4a80      	ldr	r2, [pc, #512]	; (8000c38 <fsm_manual_Run+0x240>)
 8000a36:	6013      	str	r3, [r2, #0]
			led7_freq1 = 0;
 8000a38:	4b80      	ldr	r3, [pc, #512]	; (8000c3c <fsm_manual_Run+0x244>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
			led7_freq2 = 0;
 8000a3e:	4b80      	ldr	r3, [pc, #512]	; (8000c40 <fsm_manual_Run+0x248>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	2104      	movs	r1, #4
 8000a48:	487e      	ldr	r0, [pc, #504]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a4a:	f001 fd9e 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 8000a4e:	2201      	movs	r2, #1
 8000a50:	2120      	movs	r1, #32
 8000a52:	487c      	ldr	r0, [pc, #496]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a54:	f001 fd99 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2108      	movs	r1, #8
 8000a5c:	4879      	ldr	r0, [pc, #484]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a5e:	f001 fd94 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	2140      	movs	r1, #64	; 0x40
 8000a66:	4877      	ldr	r0, [pc, #476]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a68:	f001 fd8f 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2110      	movs	r1, #16
 8000a70:	4874      	ldr	r0, [pc, #464]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a72:	f001 fd8a 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2180      	movs	r1, #128	; 0x80
 8000a7a:	4872      	ldr	r0, [pc, #456]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a7c:	f001 fd85 	bl	800258a <HAL_GPIO_WritePin>

			status = MAN_RED;
 8000a80:	4b69      	ldr	r3, [pc, #420]	; (8000c28 <fsm_manual_Run+0x230>)
 8000a82:	220b      	movs	r2, #11
 8000a84:	601a      	str	r2, [r3, #0]
		case MAN_RED:
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8000a86:	2201      	movs	r2, #1
 8000a88:	2104      	movs	r1, #4
 8000a8a:	486e      	ldr	r0, [pc, #440]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a8c:	f001 fd7d 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2120      	movs	r1, #32
 8000a94:	486b      	ldr	r0, [pc, #428]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000a96:	f001 fd78 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	2108      	movs	r1, #8
 8000a9e:	4869      	ldr	r0, [pc, #420]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000aa0:	f001 fd73 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2140      	movs	r1, #64	; 0x40
 8000aa8:	4866      	ldr	r0, [pc, #408]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000aaa:	f001 fd6e 	bl	800258a <HAL_GPIO_WritePin>
			if(timer_2hz_flag == 1)
 8000aae:	4b66      	ldr	r3, [pc, #408]	; (8000c48 <fsm_manual_Run+0x250>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d10a      	bne.n	8000acc <fsm_manual_Run+0xd4>
			{
				setTimer_2hz(25);
 8000ab6:	2019      	movs	r0, #25
 8000ab8:	f001 f86c 	bl	8001b94 <setTimer_2hz>
				HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 8000abc:	2110      	movs	r1, #16
 8000abe:	4861      	ldr	r0, [pc, #388]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000ac0:	f001 fd7b 	bl	80025ba <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 8000ac4:	2180      	movs	r1, #128	; 0x80
 8000ac6:	485f      	ldr	r0, [pc, #380]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000ac8:	f001 fd77 	bl	80025ba <HAL_GPIO_TogglePin>
			}
			if(button_flag[0] == 1)
 8000acc:	4b5f      	ldr	r3, [pc, #380]	; (8000c4c <fsm_manual_Run+0x254>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d105      	bne.n	8000ae0 <fsm_manual_Run+0xe8>
			{
				button_flag[0] = 0;
 8000ad4:	4b5d      	ldr	r3, [pc, #372]	; (8000c4c <fsm_manual_Run+0x254>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
				status = MAN_YELLOW;
 8000ada:	4b53      	ldr	r3, [pc, #332]	; (8000c28 <fsm_manual_Run+0x230>)
 8000adc:	220d      	movs	r2, #13
 8000ade:	601a      	str	r2, [r3, #0]
			}
			if(button_flag[1] == 1)
 8000ae0:	4b5a      	ldr	r3, [pc, #360]	; (8000c4c <fsm_manual_Run+0x254>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d10b      	bne.n	8000b00 <fsm_manual_Run+0x108>
			{
				button_flag[1] = 0;
 8000ae8:	4b58      	ldr	r3, [pc, #352]	; (8000c4c <fsm_manual_Run+0x254>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	605a      	str	r2, [r3, #4]
				if(timered_manual < 99){
 8000aee:	4b50      	ldr	r3, [pc, #320]	; (8000c30 <fsm_manual_Run+0x238>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2b62      	cmp	r3, #98	; 0x62
 8000af4:	dc04      	bgt.n	8000b00 <fsm_manual_Run+0x108>
					timered_manual++;
 8000af6:	4b4e      	ldr	r3, [pc, #312]	; (8000c30 <fsm_manual_Run+0x238>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	4a4c      	ldr	r2, [pc, #304]	; (8000c30 <fsm_manual_Run+0x238>)
 8000afe:	6013      	str	r3, [r2, #0]
				}
			}
			if(button_flag[2] == 1)
 8000b00:	4b52      	ldr	r3, [pc, #328]	; (8000c4c <fsm_manual_Run+0x254>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d117      	bne.n	8000b38 <fsm_manual_Run+0x140>
			{
				button_flag[2] = 0;
 8000b08:	4b50      	ldr	r3, [pc, #320]	; (8000c4c <fsm_manual_Run+0x254>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
				if(timered_manual == (timegreen_manual + timeyellow_manual))
 8000b0e:	4b49      	ldr	r3, [pc, #292]	; (8000c34 <fsm_manual_Run+0x23c>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	4b49      	ldr	r3, [pc, #292]	; (8000c38 <fsm_manual_Run+0x240>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	441a      	add	r2, r3
 8000b18:	4b45      	ldr	r3, [pc, #276]	; (8000c30 <fsm_manual_Run+0x238>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d10b      	bne.n	8000b38 <fsm_manual_Run+0x140>
				{
					led_auto_buffer[0] = timered_manual;
 8000b20:	4b43      	ldr	r3, [pc, #268]	; (8000c30 <fsm_manual_Run+0x238>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a41      	ldr	r2, [pc, #260]	; (8000c2c <fsm_manual_Run+0x234>)
 8000b26:	6013      	str	r3, [r2, #0]
					led_auto_buffer[1] = timegreen_manual;
 8000b28:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <fsm_manual_Run+0x23c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a3f      	ldr	r2, [pc, #252]	; (8000c2c <fsm_manual_Run+0x234>)
 8000b2e:	6053      	str	r3, [r2, #4]
					led_auto_buffer[2] = timeyellow_manual;
 8000b30:	4b41      	ldr	r3, [pc, #260]	; (8000c38 <fsm_manual_Run+0x240>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a3d      	ldr	r2, [pc, #244]	; (8000c2c <fsm_manual_Run+0x234>)
 8000b36:	6093      	str	r3, [r2, #8]
				}
			}
			if(timer_EN_GR1_flag == 1)
 8000b38:	4b45      	ldr	r3, [pc, #276]	; (8000c50 <fsm_manual_Run+0x258>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	f040 8254 	bne.w	8000fea <fsm_manual_Run+0x5f2>
			{
				setTimer_EN_GR1(25);
 8000b42:	2019      	movs	r0, #25
 8000b44:	f001 f812 	bl	8001b6c <setTimer_EN_GR1>
				switch(led7_freq1){
 8000b48:	4b3c      	ldr	r3, [pc, #240]	; (8000c3c <fsm_manual_Run+0x244>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d002      	beq.n	8000b56 <fsm_manual_Run+0x15e>
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d020      	beq.n	8000b96 <fsm_manual_Run+0x19e>
 8000b54:	e03a      	b.n	8000bcc <fsm_manual_Run+0x1d4>
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000b56:	2201      	movs	r2, #1
 8000b58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5c:	4839      	ldr	r0, [pc, #228]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000b5e:	f001 fd14 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000b62:	2200      	movs	r2, #0
 8000b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b68:	4836      	ldr	r0, [pc, #216]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000b6a:	f001 fd0e 	bl	800258a <HAL_GPIO_WritePin>
						display_1(timered_manual % 10);
 8000b6e:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <fsm_manual_Run+0x238>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	4b38      	ldr	r3, [pc, #224]	; (8000c54 <fsm_manual_Run+0x25c>)
 8000b74:	fb83 1302 	smull	r1, r3, r3, r2
 8000b78:	1099      	asrs	r1, r3, #2
 8000b7a:	17d3      	asrs	r3, r2, #31
 8000b7c:	1ac9      	subs	r1, r1, r3
 8000b7e:	460b      	mov	r3, r1
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	440b      	add	r3, r1
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	1ad1      	subs	r1, r2, r3
 8000b88:	4608      	mov	r0, r1
 8000b8a:	f000 fa3f 	bl	800100c <display_1>
						led7_freq1 = 1;
 8000b8e:	4b2b      	ldr	r3, [pc, #172]	; (8000c3c <fsm_manual_Run+0x244>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
						break;
 8000b94:	e01a      	b.n	8000bcc <fsm_manual_Run+0x1d4>
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b9c:	4829      	ldr	r0, [pc, #164]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000b9e:	f001 fcf4 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba8:	4826      	ldr	r0, [pc, #152]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000baa:	f001 fcee 	bl	800258a <HAL_GPIO_WritePin>
						display_1(timered_manual / 10);
 8000bae:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <fsm_manual_Run+0x238>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a28      	ldr	r2, [pc, #160]	; (8000c54 <fsm_manual_Run+0x25c>)
 8000bb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bb8:	1092      	asrs	r2, r2, #2
 8000bba:	17db      	asrs	r3, r3, #31
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 fa24 	bl	800100c <display_1>
						led7_freq1 = 0;
 8000bc4:	4b1d      	ldr	r3, [pc, #116]	; (8000c3c <fsm_manual_Run+0x244>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
						break;
 8000bca:	bf00      	nop
				  }
				  switch(led7_freq2){
 8000bcc:	4b1c      	ldr	r3, [pc, #112]	; (8000c40 <fsm_manual_Run+0x248>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d002      	beq.n	8000bda <fsm_manual_Run+0x1e2>
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d013      	beq.n	8000c00 <fsm_manual_Run+0x208>
						display_2(0);
						led7_freq2 = 0;
						break;
				  }
			}
			break;
 8000bd8:	e207      	b.n	8000fea <fsm_manual_Run+0x5f2>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000be0:	4818      	ldr	r0, [pc, #96]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000be2:	f001 fcd2 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 8000be6:	2200      	movs	r2, #0
 8000be8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bec:	4815      	ldr	r0, [pc, #84]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000bee:	f001 fccc 	bl	800258a <HAL_GPIO_WritePin>
						display_2(1);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f000 fba4 	bl	8001340 <display_2>
						led7_freq2 = 1;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <fsm_manual_Run+0x248>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	601a      	str	r2, [r3, #0]
						break;
 8000bfe:	e012      	b.n	8000c26 <fsm_manual_Run+0x22e>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c06:	480f      	ldr	r0, [pc, #60]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000c08:	f001 fcbf 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c12:	480c      	ldr	r0, [pc, #48]	; (8000c44 <fsm_manual_Run+0x24c>)
 8000c14:	f001 fcb9 	bl	800258a <HAL_GPIO_WritePin>
						display_2(0);
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f000 fb91 	bl	8001340 <display_2>
						led7_freq2 = 0;
 8000c1e:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <fsm_manual_Run+0x248>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
						break;
 8000c24:	bf00      	nop
			break;
 8000c26:	e1e0      	b.n	8000fea <fsm_manual_Run+0x5f2>
 8000c28:	200000f8 	.word	0x200000f8
 8000c2c:	20000030 	.word	0x20000030
 8000c30:	200000ec 	.word	0x200000ec
 8000c34:	200000f0 	.word	0x200000f0
 8000c38:	200000f4 	.word	0x200000f4
 8000c3c:	200000d8 	.word	0x200000d8
 8000c40:	200000dc 	.word	0x200000dc
 8000c44:	40010800 	.word	0x40010800
 8000c48:	20000044 	.word	0x20000044
 8000c4c:	200000cc 	.word	0x200000cc
 8000c50:	20000040 	.word	0x20000040
 8000c54:	66666667 	.word	0x66666667
		case MAN_YELLOW:
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	48a1      	ldr	r0, [pc, #644]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000c5e:	f001 fc94 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 8000c62:	2201      	movs	r2, #1
 8000c64:	2120      	movs	r1, #32
 8000c66:	489f      	ldr	r0, [pc, #636]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000c68:	f001 fc8f 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2110      	movs	r1, #16
 8000c70:	489c      	ldr	r0, [pc, #624]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000c72:	f001 fc8a 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 8000c76:	2201      	movs	r2, #1
 8000c78:	2180      	movs	r1, #128	; 0x80
 8000c7a:	489a      	ldr	r0, [pc, #616]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000c7c:	f001 fc85 	bl	800258a <HAL_GPIO_WritePin>
			if(timer_2hz_flag == 1)
 8000c80:	4b99      	ldr	r3, [pc, #612]	; (8000ee8 <fsm_manual_Run+0x4f0>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d10a      	bne.n	8000c9e <fsm_manual_Run+0x2a6>
			{
				setTimer_2hz(25);
 8000c88:	2019      	movs	r0, #25
 8000c8a:	f000 ff83 	bl	8001b94 <setTimer_2hz>
				HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8000c8e:	2108      	movs	r1, #8
 8000c90:	4894      	ldr	r0, [pc, #592]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000c92:	f001 fc92 	bl	80025ba <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 8000c96:	2140      	movs	r1, #64	; 0x40
 8000c98:	4892      	ldr	r0, [pc, #584]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000c9a:	f001 fc8e 	bl	80025ba <HAL_GPIO_TogglePin>
			}
			if(button_flag[0] == 1)
 8000c9e:	4b93      	ldr	r3, [pc, #588]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d105      	bne.n	8000cb2 <fsm_manual_Run+0x2ba>
			{
				button_flag[0] = 0;
 8000ca6:	4b91      	ldr	r3, [pc, #580]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
				status = MAN_GREEN;
 8000cac:	4b90      	ldr	r3, [pc, #576]	; (8000ef0 <fsm_manual_Run+0x4f8>)
 8000cae:	220c      	movs	r2, #12
 8000cb0:	601a      	str	r2, [r3, #0]
			}
			if(button_flag[1] == 1)
 8000cb2:	4b8e      	ldr	r3, [pc, #568]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d10b      	bne.n	8000cd2 <fsm_manual_Run+0x2da>
			{
				button_flag[1] = 0;
 8000cba:	4b8c      	ldr	r3, [pc, #560]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	605a      	str	r2, [r3, #4]
				if(timeyellow_manual < 99){
 8000cc0:	4b8c      	ldr	r3, [pc, #560]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b62      	cmp	r3, #98	; 0x62
 8000cc6:	dc04      	bgt.n	8000cd2 <fsm_manual_Run+0x2da>
					timeyellow_manual++;
 8000cc8:	4b8a      	ldr	r3, [pc, #552]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	4a89      	ldr	r2, [pc, #548]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000cd0:	6013      	str	r3, [r2, #0]
				}
			}
			if(button_flag[2] == 1)
 8000cd2:	4b86      	ldr	r3, [pc, #536]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d117      	bne.n	8000d0a <fsm_manual_Run+0x312>
			{
				button_flag[2] = 0;
 8000cda:	4b84      	ldr	r3, [pc, #528]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
				if(timered_manual == (timegreen_manual + timeyellow_manual))
 8000ce0:	4b85      	ldr	r3, [pc, #532]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b83      	ldr	r3, [pc, #524]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	441a      	add	r2, r3
 8000cea:	4b84      	ldr	r3, [pc, #528]	; (8000efc <fsm_manual_Run+0x504>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d10b      	bne.n	8000d0a <fsm_manual_Run+0x312>
				{
					led_auto_buffer[0] = timered_manual;
 8000cf2:	4b82      	ldr	r3, [pc, #520]	; (8000efc <fsm_manual_Run+0x504>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a82      	ldr	r2, [pc, #520]	; (8000f00 <fsm_manual_Run+0x508>)
 8000cf8:	6013      	str	r3, [r2, #0]
					led_auto_buffer[1] = timegreen_manual;
 8000cfa:	4b7f      	ldr	r3, [pc, #508]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a80      	ldr	r2, [pc, #512]	; (8000f00 <fsm_manual_Run+0x508>)
 8000d00:	6053      	str	r3, [r2, #4]
					led_auto_buffer[2] = timeyellow_manual;
 8000d02:	4b7c      	ldr	r3, [pc, #496]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a7e      	ldr	r2, [pc, #504]	; (8000f00 <fsm_manual_Run+0x508>)
 8000d08:	6093      	str	r3, [r2, #8]
				}
			}
			if(timer_EN_GR1_flag == 1)
 8000d0a:	4b7e      	ldr	r3, [pc, #504]	; (8000f04 <fsm_manual_Run+0x50c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	f040 816d 	bne.w	8000fee <fsm_manual_Run+0x5f6>
			{
				setTimer_EN_GR1(25);
 8000d14:	2019      	movs	r0, #25
 8000d16:	f000 ff29 	bl	8001b6c <setTimer_EN_GR1>
				switch(led7_freq1){
 8000d1a:	4b7b      	ldr	r3, [pc, #492]	; (8000f08 <fsm_manual_Run+0x510>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d002      	beq.n	8000d28 <fsm_manual_Run+0x330>
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d020      	beq.n	8000d68 <fsm_manual_Run+0x370>
 8000d26:	e03a      	b.n	8000d9e <fsm_manual_Run+0x3a6>
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d2e:	486d      	ldr	r0, [pc, #436]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000d30:	f001 fc2b 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d3a:	486a      	ldr	r0, [pc, #424]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000d3c:	f001 fc25 	bl	800258a <HAL_GPIO_WritePin>
						display_1(timeyellow_manual % 10);
 8000d40:	4b6c      	ldr	r3, [pc, #432]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4b71      	ldr	r3, [pc, #452]	; (8000f0c <fsm_manual_Run+0x514>)
 8000d46:	fb83 1302 	smull	r1, r3, r3, r2
 8000d4a:	1099      	asrs	r1, r3, #2
 8000d4c:	17d3      	asrs	r3, r2, #31
 8000d4e:	1ac9      	subs	r1, r1, r3
 8000d50:	460b      	mov	r3, r1
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	440b      	add	r3, r1
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	1ad1      	subs	r1, r2, r3
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	f000 f956 	bl	800100c <display_1>
						led7_freq1 = 1;
 8000d60:	4b69      	ldr	r3, [pc, #420]	; (8000f08 <fsm_manual_Run+0x510>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	601a      	str	r2, [r3, #0]
						break;
 8000d66:	e01a      	b.n	8000d9e <fsm_manual_Run+0x3a6>
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d6e:	485d      	ldr	r0, [pc, #372]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000d70:	f001 fc0b 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000d74:	2201      	movs	r2, #1
 8000d76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d7a:	485a      	ldr	r0, [pc, #360]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000d7c:	f001 fc05 	bl	800258a <HAL_GPIO_WritePin>
						display_1(timeyellow_manual / 10);
 8000d80:	4b5c      	ldr	r3, [pc, #368]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a61      	ldr	r2, [pc, #388]	; (8000f0c <fsm_manual_Run+0x514>)
 8000d86:	fb82 1203 	smull	r1, r2, r2, r3
 8000d8a:	1092      	asrs	r2, r2, #2
 8000d8c:	17db      	asrs	r3, r3, #31
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	4618      	mov	r0, r3
 8000d92:	f000 f93b 	bl	800100c <display_1>
						led7_freq1 = 0;
 8000d96:	4b5c      	ldr	r3, [pc, #368]	; (8000f08 <fsm_manual_Run+0x510>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
						break;
 8000d9c:	bf00      	nop
				  }
				  switch(led7_freq2){
 8000d9e:	4b5c      	ldr	r3, [pc, #368]	; (8000f10 <fsm_manual_Run+0x518>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d002      	beq.n	8000dac <fsm_manual_Run+0x3b4>
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d013      	beq.n	8000dd2 <fsm_manual_Run+0x3da>
						display_2(0);
						led7_freq2 = 0;
						break;
				  }
			}
			break;
 8000daa:	e120      	b.n	8000fee <fsm_manual_Run+0x5f6>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	484c      	ldr	r0, [pc, #304]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000db4:	f001 fbe9 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dbe:	4849      	ldr	r0, [pc, #292]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000dc0:	f001 fbe3 	bl	800258a <HAL_GPIO_WritePin>
						display_2(2);
 8000dc4:	2002      	movs	r0, #2
 8000dc6:	f000 fabb 	bl	8001340 <display_2>
						led7_freq2 = 1;
 8000dca:	4b51      	ldr	r3, [pc, #324]	; (8000f10 <fsm_manual_Run+0x518>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]
						break;
 8000dd0:	e012      	b.n	8000df8 <fsm_manual_Run+0x400>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dd8:	4842      	ldr	r0, [pc, #264]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000dda:	f001 fbd6 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000de4:	483f      	ldr	r0, [pc, #252]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000de6:	f001 fbd0 	bl	800258a <HAL_GPIO_WritePin>
						display_2(0);
 8000dea:	2000      	movs	r0, #0
 8000dec:	f000 faa8 	bl	8001340 <display_2>
						led7_freq2 = 0;
 8000df0:	4b47      	ldr	r3, [pc, #284]	; (8000f10 <fsm_manual_Run+0x518>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
						break;
 8000df6:	bf00      	nop
			break;
 8000df8:	e0f9      	b.n	8000fee <fsm_manual_Run+0x5f6>
		case MAN_GREEN:
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2108      	movs	r1, #8
 8000dfe:	4839      	ldr	r0, [pc, #228]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000e00:	f001 fbc3 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	2140      	movs	r1, #64	; 0x40
 8000e08:	4836      	ldr	r0, [pc, #216]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000e0a:	f001 fbbe 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2110      	movs	r1, #16
 8000e12:	4834      	ldr	r0, [pc, #208]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000e14:	f001 fbb9 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2180      	movs	r1, #128	; 0x80
 8000e1c:	4831      	ldr	r0, [pc, #196]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000e1e:	f001 fbb4 	bl	800258a <HAL_GPIO_WritePin>
			if(timer_2hz_flag == 1)
 8000e22:	4b31      	ldr	r3, [pc, #196]	; (8000ee8 <fsm_manual_Run+0x4f0>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d10a      	bne.n	8000e40 <fsm_manual_Run+0x448>
			{
				setTimer_2hz(25);
 8000e2a:	2019      	movs	r0, #25
 8000e2c:	f000 feb2 	bl	8001b94 <setTimer_2hz>
				HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 8000e30:	2104      	movs	r1, #4
 8000e32:	482c      	ldr	r0, [pc, #176]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000e34:	f001 fbc1 	bl	80025ba <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GREEN_2_GPIO_Port, GREEN_2_Pin);
 8000e38:	2120      	movs	r1, #32
 8000e3a:	482a      	ldr	r0, [pc, #168]	; (8000ee4 <fsm_manual_Run+0x4ec>)
 8000e3c:	f001 fbbd 	bl	80025ba <HAL_GPIO_TogglePin>
			}
			if(button_flag[0] == 1)
 8000e40:	4b2a      	ldr	r3, [pc, #168]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d111      	bne.n	8000e6c <fsm_manual_Run+0x474>
			{
				button_flag[0] = 0;
 8000e48:	4b28      	ldr	r3, [pc, #160]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
				timered_manual = led_auto_buffer[0];
 8000e4e:	4b2c      	ldr	r3, [pc, #176]	; (8000f00 <fsm_manual_Run+0x508>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a2a      	ldr	r2, [pc, #168]	; (8000efc <fsm_manual_Run+0x504>)
 8000e54:	6013      	str	r3, [r2, #0]
				timegreen_manual = led_auto_buffer[1];
 8000e56:	4b2a      	ldr	r3, [pc, #168]	; (8000f00 <fsm_manual_Run+0x508>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	4a27      	ldr	r2, [pc, #156]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000e5c:	6013      	str	r3, [r2, #0]
				timeyellow_manual = led_auto_buffer[2];
 8000e5e:	4b28      	ldr	r3, [pc, #160]	; (8000f00 <fsm_manual_Run+0x508>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	4a24      	ldr	r2, [pc, #144]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000e64:	6013      	str	r3, [r2, #0]
				status = INIT;
 8000e66:	4b22      	ldr	r3, [pc, #136]	; (8000ef0 <fsm_manual_Run+0x4f8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
			}
			if(button_flag[1] == 1)
 8000e6c:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d10b      	bne.n	8000e8c <fsm_manual_Run+0x494>
			{
				button_flag[1] = 0;
 8000e74:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	605a      	str	r2, [r3, #4]
				if(timegreen_manual < 99){
 8000e7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b62      	cmp	r3, #98	; 0x62
 8000e80:	dc04      	bgt.n	8000e8c <fsm_manual_Run+0x494>
					timegreen_manual++;
 8000e82:	4b1d      	ldr	r3, [pc, #116]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	3301      	adds	r3, #1
 8000e88:	4a1b      	ldr	r2, [pc, #108]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000e8a:	6013      	str	r3, [r2, #0]
				}
			}
			if(button_flag[2] == 1)
 8000e8c:	4b17      	ldr	r3, [pc, #92]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d117      	bne.n	8000ec4 <fsm_manual_Run+0x4cc>
			{
				button_flag[2] = 0;
 8000e94:	4b15      	ldr	r3, [pc, #84]	; (8000eec <fsm_manual_Run+0x4f4>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
				if(timered_manual == (timegreen_manual + timeyellow_manual))
 8000e9a:	4b17      	ldr	r3, [pc, #92]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	441a      	add	r2, r3
 8000ea4:	4b15      	ldr	r3, [pc, #84]	; (8000efc <fsm_manual_Run+0x504>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d10b      	bne.n	8000ec4 <fsm_manual_Run+0x4cc>
				{
					led_auto_buffer[0] = timered_manual;
 8000eac:	4b13      	ldr	r3, [pc, #76]	; (8000efc <fsm_manual_Run+0x504>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a13      	ldr	r2, [pc, #76]	; (8000f00 <fsm_manual_Run+0x508>)
 8000eb2:	6013      	str	r3, [r2, #0]
					led_auto_buffer[1] = timegreen_manual;
 8000eb4:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <fsm_manual_Run+0x500>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a11      	ldr	r2, [pc, #68]	; (8000f00 <fsm_manual_Run+0x508>)
 8000eba:	6053      	str	r3, [r2, #4]
					led_auto_buffer[2] = timeyellow_manual;
 8000ebc:	4b0d      	ldr	r3, [pc, #52]	; (8000ef4 <fsm_manual_Run+0x4fc>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0f      	ldr	r2, [pc, #60]	; (8000f00 <fsm_manual_Run+0x508>)
 8000ec2:	6093      	str	r3, [r2, #8]
				}
			}
			if(timer_EN_GR1_flag == 1)
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <fsm_manual_Run+0x50c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	f040 8092 	bne.w	8000ff2 <fsm_manual_Run+0x5fa>
			{
				setTimer_EN_GR1(25);
 8000ece:	2019      	movs	r0, #25
 8000ed0:	f000 fe4c 	bl	8001b6c <setTimer_EN_GR1>
				switch(led7_freq1){
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <fsm_manual_Run+0x510>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d01b      	beq.n	8000f14 <fsm_manual_Run+0x51c>
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d039      	beq.n	8000f54 <fsm_manual_Run+0x55c>
 8000ee0:	e053      	b.n	8000f8a <fsm_manual_Run+0x592>
 8000ee2:	bf00      	nop
 8000ee4:	40010800 	.word	0x40010800
 8000ee8:	20000044 	.word	0x20000044
 8000eec:	200000cc 	.word	0x200000cc
 8000ef0:	200000f8 	.word	0x200000f8
 8000ef4:	200000f4 	.word	0x200000f4
 8000ef8:	200000f0 	.word	0x200000f0
 8000efc:	200000ec 	.word	0x200000ec
 8000f00:	20000030 	.word	0x20000030
 8000f04:	20000040 	.word	0x20000040
 8000f08:	200000d8 	.word	0x200000d8
 8000f0c:	66666667 	.word	0x66666667
 8000f10:	200000dc 	.word	0x200000dc
					  case 0:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f1a:	4837      	ldr	r0, [pc, #220]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000f1c:	f001 fb35 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f26:	4834      	ldr	r0, [pc, #208]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000f28:	f001 fb2f 	bl	800258a <HAL_GPIO_WritePin>
						display_1(timegreen_manual % 10);
 8000f2c:	4b33      	ldr	r3, [pc, #204]	; (8000ffc <fsm_manual_Run+0x604>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b33      	ldr	r3, [pc, #204]	; (8001000 <fsm_manual_Run+0x608>)
 8000f32:	fb83 1302 	smull	r1, r3, r3, r2
 8000f36:	1099      	asrs	r1, r3, #2
 8000f38:	17d3      	asrs	r3, r2, #31
 8000f3a:	1ac9      	subs	r1, r1, r3
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	440b      	add	r3, r1
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	1ad1      	subs	r1, r2, r3
 8000f46:	4608      	mov	r0, r1
 8000f48:	f000 f860 	bl	800100c <display_1>
						led7_freq1 = 1;
 8000f4c:	4b2d      	ldr	r3, [pc, #180]	; (8001004 <fsm_manual_Run+0x60c>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	601a      	str	r2, [r3, #0]
						break;
 8000f52:	e01a      	b.n	8000f8a <fsm_manual_Run+0x592>
					  case 1:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f5a:	4827      	ldr	r0, [pc, #156]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000f5c:	f001 fb15 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f66:	4824      	ldr	r0, [pc, #144]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000f68:	f001 fb0f 	bl	800258a <HAL_GPIO_WritePin>
						display_1(timegreen_manual / 10);
 8000f6c:	4b23      	ldr	r3, [pc, #140]	; (8000ffc <fsm_manual_Run+0x604>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a23      	ldr	r2, [pc, #140]	; (8001000 <fsm_manual_Run+0x608>)
 8000f72:	fb82 1203 	smull	r1, r2, r2, r3
 8000f76:	1092      	asrs	r2, r2, #2
 8000f78:	17db      	asrs	r3, r3, #31
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f845 	bl	800100c <display_1>
						led7_freq1 = 0;
 8000f82:	4b20      	ldr	r3, [pc, #128]	; (8001004 <fsm_manual_Run+0x60c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
						break;
 8000f88:	bf00      	nop
				  }
				  switch(led7_freq2){
 8000f8a:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <fsm_manual_Run+0x610>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d002      	beq.n	8000f98 <fsm_manual_Run+0x5a0>
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d013      	beq.n	8000fbe <fsm_manual_Run+0x5c6>
						display_2(0);
						led7_freq2 = 0;
						break;
				  }
			}
			break;
 8000f96:	e02c      	b.n	8000ff2 <fsm_manual_Run+0x5fa>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f9e:	4816      	ldr	r0, [pc, #88]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000fa0:	f001 faf3 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000faa:	4813      	ldr	r0, [pc, #76]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000fac:	f001 faed 	bl	800258a <HAL_GPIO_WritePin>
						display_2(3);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f000 f9c5 	bl	8001340 <display_2>
						led7_freq2 = 1;
 8000fb6:	4b14      	ldr	r3, [pc, #80]	; (8001008 <fsm_manual_Run+0x610>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
						break;
 8000fbc:	e012      	b.n	8000fe4 <fsm_manual_Run+0x5ec>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fc4:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000fc6:	f001 fae0 	bl	800258a <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, GPIO_PIN_SET);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <fsm_manual_Run+0x600>)
 8000fd2:	f001 fada 	bl	800258a <HAL_GPIO_WritePin>
						display_2(0);
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f000 f9b2 	bl	8001340 <display_2>
						led7_freq2 = 0;
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <fsm_manual_Run+0x610>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
						break;
 8000fe2:	bf00      	nop
			break;
 8000fe4:	e005      	b.n	8000ff2 <fsm_manual_Run+0x5fa>
		default:
			break;
 8000fe6:	bf00      	nop
 8000fe8:	e004      	b.n	8000ff4 <fsm_manual_Run+0x5fc>
			break;
 8000fea:	bf00      	nop
 8000fec:	e002      	b.n	8000ff4 <fsm_manual_Run+0x5fc>
			break;
 8000fee:	bf00      	nop
 8000ff0:	e000      	b.n	8000ff4 <fsm_manual_Run+0x5fc>
			break;
 8000ff2:	bf00      	nop
	}
}
 8000ff4:	bf00      	nop
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40010800 	.word	0x40010800
 8000ffc:	200000f0 	.word	0x200000f0
 8001000:	66666667 	.word	0x66666667
 8001004:	200000d8 	.word	0x200000d8
 8001008:	200000dc 	.word	0x200000dc

0800100c <display_1>:
 *      Author: Admin
 */
#include "led7_segment.h"

void display_1(int num)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	switch(num)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b09      	cmp	r3, #9
 8001018:	f200 818a 	bhi.w	8001330 <display_1+0x324>
 800101c:	a201      	add	r2, pc, #4	; (adr r2, 8001024 <display_1+0x18>)
 800101e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001022:	bf00      	nop
 8001024:	0800104d 	.word	0x0800104d
 8001028:	08001097 	.word	0x08001097
 800102c:	080010e1 	.word	0x080010e1
 8001030:	0800112b 	.word	0x0800112b
 8001034:	08001175 	.word	0x08001175
 8001038:	080011bf 	.word	0x080011bf
 800103c:	08001209 	.word	0x08001209
 8001040:	08001253 	.word	0x08001253
 8001044:	0800129d 	.word	0x0800129d
 8001048:	080012e7 	.word	0x080012e7
	{
		case 0:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2104      	movs	r1, #4
 8001050:	48ba      	ldr	r0, [pc, #744]	; (800133c <display_1+0x330>)
 8001052:	f001 fa9a 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 8001056:	2200      	movs	r2, #0
 8001058:	2108      	movs	r1, #8
 800105a:	48b8      	ldr	r0, [pc, #736]	; (800133c <display_1+0x330>)
 800105c:	f001 fa95 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	2110      	movs	r1, #16
 8001064:	48b5      	ldr	r0, [pc, #724]	; (800133c <display_1+0x330>)
 8001066:	f001 fa90 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	2120      	movs	r1, #32
 800106e:	48b3      	ldr	r0, [pc, #716]	; (800133c <display_1+0x330>)
 8001070:	f001 fa8b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_RESET);
 8001074:	2200      	movs	r2, #0
 8001076:	2140      	movs	r1, #64	; 0x40
 8001078:	48b0      	ldr	r0, [pc, #704]	; (800133c <display_1+0x330>)
 800107a:	f001 fa86 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2180      	movs	r1, #128	; 0x80
 8001082:	48ae      	ldr	r0, [pc, #696]	; (800133c <display_1+0x330>)
 8001084:	f001 fa81 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_SET);
 8001088:	2201      	movs	r2, #1
 800108a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800108e:	48ab      	ldr	r0, [pc, #684]	; (800133c <display_1+0x330>)
 8001090:	f001 fa7b 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001094:	e14d      	b.n	8001332 <display_1+0x326>
		case 1:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_SET);
 8001096:	2201      	movs	r2, #1
 8001098:	2104      	movs	r1, #4
 800109a:	48a8      	ldr	r0, [pc, #672]	; (800133c <display_1+0x330>)
 800109c:	f001 fa75 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2108      	movs	r1, #8
 80010a4:	48a5      	ldr	r0, [pc, #660]	; (800133c <display_1+0x330>)
 80010a6:	f001 fa70 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2110      	movs	r1, #16
 80010ae:	48a3      	ldr	r0, [pc, #652]	; (800133c <display_1+0x330>)
 80010b0:	f001 fa6b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	2120      	movs	r1, #32
 80010b8:	48a0      	ldr	r0, [pc, #640]	; (800133c <display_1+0x330>)
 80010ba:	f001 fa66 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 80010be:	2201      	movs	r2, #1
 80010c0:	2140      	movs	r1, #64	; 0x40
 80010c2:	489e      	ldr	r0, [pc, #632]	; (800133c <display_1+0x330>)
 80010c4:	f001 fa61 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2180      	movs	r1, #128	; 0x80
 80010cc:	489b      	ldr	r0, [pc, #620]	; (800133c <display_1+0x330>)
 80010ce:	f001 fa5c 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_SET);
 80010d2:	2201      	movs	r2, #1
 80010d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010d8:	4898      	ldr	r0, [pc, #608]	; (800133c <display_1+0x330>)
 80010da:	f001 fa56 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80010de:	e128      	b.n	8001332 <display_1+0x326>
		case 2:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2104      	movs	r1, #4
 80010e4:	4895      	ldr	r0, [pc, #596]	; (800133c <display_1+0x330>)
 80010e6:	f001 fa50 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2108      	movs	r1, #8
 80010ee:	4893      	ldr	r0, [pc, #588]	; (800133c <display_1+0x330>)
 80010f0:	f001 fa4b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2110      	movs	r1, #16
 80010f8:	4890      	ldr	r0, [pc, #576]	; (800133c <display_1+0x330>)
 80010fa:	f001 fa46 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2120      	movs	r1, #32
 8001102:	488e      	ldr	r0, [pc, #568]	; (800133c <display_1+0x330>)
 8001104:	f001 fa41 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2140      	movs	r1, #64	; 0x40
 800110c:	488b      	ldr	r0, [pc, #556]	; (800133c <display_1+0x330>)
 800110e:	f001 fa3c 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2180      	movs	r1, #128	; 0x80
 8001116:	4889      	ldr	r0, [pc, #548]	; (800133c <display_1+0x330>)
 8001118:	f001 fa37 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001122:	4886      	ldr	r0, [pc, #536]	; (800133c <display_1+0x330>)
 8001124:	f001 fa31 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001128:	e103      	b.n	8001332 <display_1+0x326>
		case 3:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	2104      	movs	r1, #4
 800112e:	4883      	ldr	r0, [pc, #524]	; (800133c <display_1+0x330>)
 8001130:	f001 fa2b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 8001134:	2200      	movs	r2, #0
 8001136:	2108      	movs	r1, #8
 8001138:	4880      	ldr	r0, [pc, #512]	; (800133c <display_1+0x330>)
 800113a:	f001 fa26 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	2110      	movs	r1, #16
 8001142:	487e      	ldr	r0, [pc, #504]	; (800133c <display_1+0x330>)
 8001144:	f001 fa21 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	2120      	movs	r1, #32
 800114c:	487b      	ldr	r0, [pc, #492]	; (800133c <display_1+0x330>)
 800114e:	f001 fa1c 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 8001152:	2201      	movs	r2, #1
 8001154:	2140      	movs	r1, #64	; 0x40
 8001156:	4879      	ldr	r0, [pc, #484]	; (800133c <display_1+0x330>)
 8001158:	f001 fa17 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_SET);
 800115c:	2201      	movs	r2, #1
 800115e:	2180      	movs	r1, #128	; 0x80
 8001160:	4876      	ldr	r0, [pc, #472]	; (800133c <display_1+0x330>)
 8001162:	f001 fa12 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800116c:	4873      	ldr	r0, [pc, #460]	; (800133c <display_1+0x330>)
 800116e:	f001 fa0c 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001172:	e0de      	b.n	8001332 <display_1+0x326>
		case 4:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_SET);
 8001174:	2201      	movs	r2, #1
 8001176:	2104      	movs	r1, #4
 8001178:	4870      	ldr	r0, [pc, #448]	; (800133c <display_1+0x330>)
 800117a:	f001 fa06 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 800117e:	2200      	movs	r2, #0
 8001180:	2108      	movs	r1, #8
 8001182:	486e      	ldr	r0, [pc, #440]	; (800133c <display_1+0x330>)
 8001184:	f001 fa01 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	2110      	movs	r1, #16
 800118c:	486b      	ldr	r0, [pc, #428]	; (800133c <display_1+0x330>)
 800118e:	f001 f9fc 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_SET);
 8001192:	2201      	movs	r2, #1
 8001194:	2120      	movs	r1, #32
 8001196:	4869      	ldr	r0, [pc, #420]	; (800133c <display_1+0x330>)
 8001198:	f001 f9f7 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 800119c:	2201      	movs	r2, #1
 800119e:	2140      	movs	r1, #64	; 0x40
 80011a0:	4866      	ldr	r0, [pc, #408]	; (800133c <display_1+0x330>)
 80011a2:	f001 f9f2 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2180      	movs	r1, #128	; 0x80
 80011aa:	4864      	ldr	r0, [pc, #400]	; (800133c <display_1+0x330>)
 80011ac:	f001 f9ed 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b6:	4861      	ldr	r0, [pc, #388]	; (800133c <display_1+0x330>)
 80011b8:	f001 f9e7 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80011bc:	e0b9      	b.n	8001332 <display_1+0x326>
		case 5:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	2104      	movs	r1, #4
 80011c2:	485e      	ldr	r0, [pc, #376]	; (800133c <display_1+0x330>)
 80011c4:	f001 f9e1 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_SET);
 80011c8:	2201      	movs	r2, #1
 80011ca:	2108      	movs	r1, #8
 80011cc:	485b      	ldr	r0, [pc, #364]	; (800133c <display_1+0x330>)
 80011ce:	f001 f9dc 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2110      	movs	r1, #16
 80011d6:	4859      	ldr	r0, [pc, #356]	; (800133c <display_1+0x330>)
 80011d8:	f001 f9d7 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	2120      	movs	r1, #32
 80011e0:	4856      	ldr	r0, [pc, #344]	; (800133c <display_1+0x330>)
 80011e2:	f001 f9d2 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2140      	movs	r1, #64	; 0x40
 80011ea:	4854      	ldr	r0, [pc, #336]	; (800133c <display_1+0x330>)
 80011ec:	f001 f9cd 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2180      	movs	r1, #128	; 0x80
 80011f4:	4851      	ldr	r0, [pc, #324]	; (800133c <display_1+0x330>)
 80011f6:	f001 f9c8 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001200:	484e      	ldr	r0, [pc, #312]	; (800133c <display_1+0x330>)
 8001202:	f001 f9c2 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001206:	e094      	b.n	8001332 <display_1+0x326>
		case 6:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 8001208:	2200      	movs	r2, #0
 800120a:	2104      	movs	r1, #4
 800120c:	484b      	ldr	r0, [pc, #300]	; (800133c <display_1+0x330>)
 800120e:	f001 f9bc 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	2108      	movs	r1, #8
 8001216:	4849      	ldr	r0, [pc, #292]	; (800133c <display_1+0x330>)
 8001218:	f001 f9b7 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 800121c:	2200      	movs	r2, #0
 800121e:	2110      	movs	r1, #16
 8001220:	4846      	ldr	r0, [pc, #280]	; (800133c <display_1+0x330>)
 8001222:	f001 f9b2 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	2120      	movs	r1, #32
 800122a:	4844      	ldr	r0, [pc, #272]	; (800133c <display_1+0x330>)
 800122c:	f001 f9ad 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_RESET);
 8001230:	2200      	movs	r2, #0
 8001232:	2140      	movs	r1, #64	; 0x40
 8001234:	4841      	ldr	r0, [pc, #260]	; (800133c <display_1+0x330>)
 8001236:	f001 f9a8 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	2180      	movs	r1, #128	; 0x80
 800123e:	483f      	ldr	r0, [pc, #252]	; (800133c <display_1+0x330>)
 8001240:	f001 f9a3 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 8001244:	2200      	movs	r2, #0
 8001246:	f44f 7180 	mov.w	r1, #256	; 0x100
 800124a:	483c      	ldr	r0, [pc, #240]	; (800133c <display_1+0x330>)
 800124c:	f001 f99d 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001250:	e06f      	b.n	8001332 <display_1+0x326>
		case 7:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	2104      	movs	r1, #4
 8001256:	4839      	ldr	r0, [pc, #228]	; (800133c <display_1+0x330>)
 8001258:	f001 f997 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	2108      	movs	r1, #8
 8001260:	4836      	ldr	r0, [pc, #216]	; (800133c <display_1+0x330>)
 8001262:	f001 f992 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2110      	movs	r1, #16
 800126a:	4834      	ldr	r0, [pc, #208]	; (800133c <display_1+0x330>)
 800126c:	f001 f98d 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_SET);
 8001270:	2201      	movs	r2, #1
 8001272:	2120      	movs	r1, #32
 8001274:	4831      	ldr	r0, [pc, #196]	; (800133c <display_1+0x330>)
 8001276:	f001 f988 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 800127a:	2201      	movs	r2, #1
 800127c:	2140      	movs	r1, #64	; 0x40
 800127e:	482f      	ldr	r0, [pc, #188]	; (800133c <display_1+0x330>)
 8001280:	f001 f983 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_SET);
 8001284:	2201      	movs	r2, #1
 8001286:	2180      	movs	r1, #128	; 0x80
 8001288:	482c      	ldr	r0, [pc, #176]	; (800133c <display_1+0x330>)
 800128a:	f001 f97e 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001294:	4829      	ldr	r0, [pc, #164]	; (800133c <display_1+0x330>)
 8001296:	f001 f978 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 800129a:	e04a      	b.n	8001332 <display_1+0x326>
		case 8:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 800129c:	2200      	movs	r2, #0
 800129e:	2104      	movs	r1, #4
 80012a0:	4826      	ldr	r0, [pc, #152]	; (800133c <display_1+0x330>)
 80012a2:	f001 f972 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2108      	movs	r1, #8
 80012aa:	4824      	ldr	r0, [pc, #144]	; (800133c <display_1+0x330>)
 80012ac:	f001 f96d 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2110      	movs	r1, #16
 80012b4:	4821      	ldr	r0, [pc, #132]	; (800133c <display_1+0x330>)
 80012b6:	f001 f968 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2120      	movs	r1, #32
 80012be:	481f      	ldr	r0, [pc, #124]	; (800133c <display_1+0x330>)
 80012c0:	f001 f963 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2140      	movs	r1, #64	; 0x40
 80012c8:	481c      	ldr	r0, [pc, #112]	; (800133c <display_1+0x330>)
 80012ca:	f001 f95e 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_RESET);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2180      	movs	r1, #128	; 0x80
 80012d2:	481a      	ldr	r0, [pc, #104]	; (800133c <display_1+0x330>)
 80012d4:	f001 f959 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012de:	4817      	ldr	r0, [pc, #92]	; (800133c <display_1+0x330>)
 80012e0:	f001 f953 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80012e4:	e025      	b.n	8001332 <display_1+0x326>
		case 9:
				  HAL_GPIO_WritePin(GPIOB, SEG0_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2104      	movs	r1, #4
 80012ea:	4814      	ldr	r0, [pc, #80]	; (800133c <display_1+0x330>)
 80012ec:	f001 f94d 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG1_Pin, GPIO_PIN_RESET);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2108      	movs	r1, #8
 80012f4:	4811      	ldr	r0, [pc, #68]	; (800133c <display_1+0x330>)
 80012f6:	f001 f948 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG2_Pin, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2110      	movs	r1, #16
 80012fe:	480f      	ldr	r0, [pc, #60]	; (800133c <display_1+0x330>)
 8001300:	f001 f943 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG3_Pin, GPIO_PIN_RESET);
 8001304:	2200      	movs	r2, #0
 8001306:	2120      	movs	r1, #32
 8001308:	480c      	ldr	r0, [pc, #48]	; (800133c <display_1+0x330>)
 800130a:	f001 f93e 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG4_Pin, GPIO_PIN_SET);
 800130e:	2201      	movs	r2, #1
 8001310:	2140      	movs	r1, #64	; 0x40
 8001312:	480a      	ldr	r0, [pc, #40]	; (800133c <display_1+0x330>)
 8001314:	f001 f939 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG5_Pin, GPIO_PIN_RESET);
 8001318:	2200      	movs	r2, #0
 800131a:	2180      	movs	r1, #128	; 0x80
 800131c:	4807      	ldr	r0, [pc, #28]	; (800133c <display_1+0x330>)
 800131e:	f001 f934 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG6_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001328:	4804      	ldr	r0, [pc, #16]	; (800133c <display_1+0x330>)
 800132a:	f001 f92e 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 800132e:	e000      	b.n	8001332 <display_1+0x326>
		default:
				  break;
 8001330:	bf00      	nop
	}
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40010c00 	.word	0x40010c00

08001340 <display_2>:
void display_2(int num)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	switch(num)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b09      	cmp	r3, #9
 800134c:	f200 81c8 	bhi.w	80016e0 <display_2+0x3a0>
 8001350:	a201      	add	r2, pc, #4	; (adr r2, 8001358 <display_2+0x18>)
 8001352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001356:	bf00      	nop
 8001358:	08001381 	.word	0x08001381
 800135c:	080013d7 	.word	0x080013d7
 8001360:	0800142d 	.word	0x0800142d
 8001364:	08001483 	.word	0x08001483
 8001368:	080014d9 	.word	0x080014d9
 800136c:	0800152f 	.word	0x0800152f
 8001370:	08001585 	.word	0x08001585
 8001374:	080015db 	.word	0x080015db
 8001378:	08001631 	.word	0x08001631
 800137c:	08001687 	.word	0x08001687
	{
		case 0:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001386:	48d5      	ldr	r0, [pc, #852]	; (80016dc <display_2+0x39c>)
 8001388:	f001 f8ff 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001392:	48d2      	ldr	r0, [pc, #840]	; (80016dc <display_2+0x39c>)
 8001394:	f001 f8f9 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800139e:	48cf      	ldr	r0, [pc, #828]	; (80016dc <display_2+0x39c>)
 80013a0:	f001 f8f3 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013aa:	48cc      	ldr	r0, [pc, #816]	; (80016dc <display_2+0x39c>)
 80013ac:	f001 f8ed 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b6:	48c9      	ldr	r0, [pc, #804]	; (80016dc <display_2+0x39c>)
 80013b8:	f001 f8e7 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013c2:	48c6      	ldr	r0, [pc, #792]	; (80016dc <display_2+0x39c>)
 80013c4:	f001 f8e1 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013ce:	48c3      	ldr	r0, [pc, #780]	; (80016dc <display_2+0x39c>)
 80013d0:	f001 f8db 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80013d4:	e185      	b.n	80016e2 <display_2+0x3a2>
		case 1:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_SET);
 80013d6:	2201      	movs	r2, #1
 80013d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013dc:	48bf      	ldr	r0, [pc, #764]	; (80016dc <display_2+0x39c>)
 80013de:	f001 f8d4 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 80013e2:	2200      	movs	r2, #0
 80013e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013e8:	48bc      	ldr	r0, [pc, #752]	; (80016dc <display_2+0x39c>)
 80013ea:	f001 f8ce 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f4:	48b9      	ldr	r0, [pc, #740]	; (80016dc <display_2+0x39c>)
 80013f6:	f001 f8c8 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001400:	48b6      	ldr	r0, [pc, #728]	; (80016dc <display_2+0x39c>)
 8001402:	f001 f8c2 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_SET);
 8001406:	2201      	movs	r2, #1
 8001408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140c:	48b3      	ldr	r0, [pc, #716]	; (80016dc <display_2+0x39c>)
 800140e:	f001 f8bc 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001418:	48b0      	ldr	r0, [pc, #704]	; (80016dc <display_2+0x39c>)
 800141a:	f001 f8b6 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_SET);
 800141e:	2201      	movs	r2, #1
 8001420:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001424:	48ad      	ldr	r0, [pc, #692]	; (80016dc <display_2+0x39c>)
 8001426:	f001 f8b0 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 800142a:	e15a      	b.n	80016e2 <display_2+0x3a2>
		case 2:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001432:	48aa      	ldr	r0, [pc, #680]	; (80016dc <display_2+0x39c>)
 8001434:	f001 f8a9 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800143e:	48a7      	ldr	r0, [pc, #668]	; (80016dc <display_2+0x39c>)
 8001440:	f001 f8a3 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800144a:	48a4      	ldr	r0, [pc, #656]	; (80016dc <display_2+0x39c>)
 800144c:	f001 f89d 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001456:	48a1      	ldr	r0, [pc, #644]	; (80016dc <display_2+0x39c>)
 8001458:	f001 f897 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001462:	489e      	ldr	r0, [pc, #632]	; (80016dc <display_2+0x39c>)
 8001464:	f001 f891 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_SET);
 8001468:	2201      	movs	r2, #1
 800146a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800146e:	489b      	ldr	r0, [pc, #620]	; (80016dc <display_2+0x39c>)
 8001470:	f001 f88b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800147a:	4898      	ldr	r0, [pc, #608]	; (80016dc <display_2+0x39c>)
 800147c:	f001 f885 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001480:	e12f      	b.n	80016e2 <display_2+0x3a2>
		case 3:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001488:	4894      	ldr	r0, [pc, #592]	; (80016dc <display_2+0x39c>)
 800148a:	f001 f87e 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001494:	4891      	ldr	r0, [pc, #580]	; (80016dc <display_2+0x39c>)
 8001496:	f001 f878 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a0:	488e      	ldr	r0, [pc, #568]	; (80016dc <display_2+0x39c>)
 80014a2:	f001 f872 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ac:	488b      	ldr	r0, [pc, #556]	; (80016dc <display_2+0x39c>)
 80014ae:	f001 f86c 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_SET);
 80014b2:	2201      	movs	r2, #1
 80014b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b8:	4888      	ldr	r0, [pc, #544]	; (80016dc <display_2+0x39c>)
 80014ba:	f001 f866 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_SET);
 80014be:	2201      	movs	r2, #1
 80014c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014c4:	4885      	ldr	r0, [pc, #532]	; (80016dc <display_2+0x39c>)
 80014c6:	f001 f860 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014d0:	4882      	ldr	r0, [pc, #520]	; (80016dc <display_2+0x39c>)
 80014d2:	f001 f85a 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80014d6:	e104      	b.n	80016e2 <display_2+0x3a2>
		case 4:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014de:	487f      	ldr	r0, [pc, #508]	; (80016dc <display_2+0x39c>)
 80014e0:	f001 f853 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ea:	487c      	ldr	r0, [pc, #496]	; (80016dc <display_2+0x39c>)
 80014ec:	f001 f84d 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014f6:	4879      	ldr	r0, [pc, #484]	; (80016dc <display_2+0x39c>)
 80014f8:	f001 f847 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_SET);
 80014fc:	2201      	movs	r2, #1
 80014fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001502:	4876      	ldr	r0, [pc, #472]	; (80016dc <display_2+0x39c>)
 8001504:	f001 f841 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_SET);
 8001508:	2201      	movs	r2, #1
 800150a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800150e:	4873      	ldr	r0, [pc, #460]	; (80016dc <display_2+0x39c>)
 8001510:	f001 f83b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800151a:	4870      	ldr	r0, [pc, #448]	; (80016dc <display_2+0x39c>)
 800151c:	f001 f835 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 8001520:	2200      	movs	r2, #0
 8001522:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001526:	486d      	ldr	r0, [pc, #436]	; (80016dc <display_2+0x39c>)
 8001528:	f001 f82f 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 800152c:	e0d9      	b.n	80016e2 <display_2+0x3a2>
		case 5:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001534:	4869      	ldr	r0, [pc, #420]	; (80016dc <display_2+0x39c>)
 8001536:	f001 f828 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_SET);
 800153a:	2201      	movs	r2, #1
 800153c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001540:	4866      	ldr	r0, [pc, #408]	; (80016dc <display_2+0x39c>)
 8001542:	f001 f822 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800154c:	4863      	ldr	r0, [pc, #396]	; (80016dc <display_2+0x39c>)
 800154e:	f001 f81c 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001558:	4860      	ldr	r0, [pc, #384]	; (80016dc <display_2+0x39c>)
 800155a:	f001 f816 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_SET);
 800155e:	2201      	movs	r2, #1
 8001560:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001564:	485d      	ldr	r0, [pc, #372]	; (80016dc <display_2+0x39c>)
 8001566:	f001 f810 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001570:	485a      	ldr	r0, [pc, #360]	; (80016dc <display_2+0x39c>)
 8001572:	f001 f80a 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800157c:	4857      	ldr	r0, [pc, #348]	; (80016dc <display_2+0x39c>)
 800157e:	f001 f804 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001582:	e0ae      	b.n	80016e2 <display_2+0x3a2>
		case 6:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	f44f 7100 	mov.w	r1, #512	; 0x200
 800158a:	4854      	ldr	r0, [pc, #336]	; (80016dc <display_2+0x39c>)
 800158c:	f000 fffd 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001596:	4851      	ldr	r0, [pc, #324]	; (80016dc <display_2+0x39c>)
 8001598:	f000 fff7 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015a2:	484e      	ldr	r0, [pc, #312]	; (80016dc <display_2+0x39c>)
 80015a4:	f000 fff1 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 80015a8:	2200      	movs	r2, #0
 80015aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ae:	484b      	ldr	r0, [pc, #300]	; (80016dc <display_2+0x39c>)
 80015b0:	f000 ffeb 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_RESET);
 80015b4:	2200      	movs	r2, #0
 80015b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015ba:	4848      	ldr	r0, [pc, #288]	; (80016dc <display_2+0x39c>)
 80015bc:	f000 ffe5 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_RESET);
 80015c0:	2200      	movs	r2, #0
 80015c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015c6:	4845      	ldr	r0, [pc, #276]	; (80016dc <display_2+0x39c>)
 80015c8:	f000 ffdf 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015d2:	4842      	ldr	r0, [pc, #264]	; (80016dc <display_2+0x39c>)
 80015d4:	f000 ffd9 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80015d8:	e083      	b.n	80016e2 <display_2+0x3a2>
		case 7:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015e0:	483e      	ldr	r0, [pc, #248]	; (80016dc <display_2+0x39c>)
 80015e2:	f000 ffd2 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015ec:	483b      	ldr	r0, [pc, #236]	; (80016dc <display_2+0x39c>)
 80015ee:	f000 ffcc 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015f8:	4838      	ldr	r0, [pc, #224]	; (80016dc <display_2+0x39c>)
 80015fa:	f000 ffc6 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_SET);
 80015fe:	2201      	movs	r2, #1
 8001600:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001604:	4835      	ldr	r0, [pc, #212]	; (80016dc <display_2+0x39c>)
 8001606:	f000 ffc0 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_SET);
 800160a:	2201      	movs	r2, #1
 800160c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001610:	4832      	ldr	r0, [pc, #200]	; (80016dc <display_2+0x39c>)
 8001612:	f000 ffba 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_SET);
 8001616:	2201      	movs	r2, #1
 8001618:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800161c:	482f      	ldr	r0, [pc, #188]	; (80016dc <display_2+0x39c>)
 800161e:	f000 ffb4 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_SET);
 8001622:	2201      	movs	r2, #1
 8001624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001628:	482c      	ldr	r0, [pc, #176]	; (80016dc <display_2+0x39c>)
 800162a:	f000 ffae 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 800162e:	e058      	b.n	80016e2 <display_2+0x3a2>
		case 8:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001636:	4829      	ldr	r0, [pc, #164]	; (80016dc <display_2+0x39c>)
 8001638:	f000 ffa7 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 800163c:	2200      	movs	r2, #0
 800163e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001642:	4826      	ldr	r0, [pc, #152]	; (80016dc <display_2+0x39c>)
 8001644:	f000 ffa1 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 8001648:	2200      	movs	r2, #0
 800164a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800164e:	4823      	ldr	r0, [pc, #140]	; (80016dc <display_2+0x39c>)
 8001650:	f000 ff9b 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 8001654:	2200      	movs	r2, #0
 8001656:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800165a:	4820      	ldr	r0, [pc, #128]	; (80016dc <display_2+0x39c>)
 800165c:	f000 ff95 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001666:	481d      	ldr	r0, [pc, #116]	; (80016dc <display_2+0x39c>)
 8001668:	f000 ff8f 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_RESET);
 800166c:	2200      	movs	r2, #0
 800166e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001672:	481a      	ldr	r0, [pc, #104]	; (80016dc <display_2+0x39c>)
 8001674:	f000 ff89 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 8001678:	2200      	movs	r2, #0
 800167a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800167e:	4817      	ldr	r0, [pc, #92]	; (80016dc <display_2+0x39c>)
 8001680:	f000 ff83 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 8001684:	e02d      	b.n	80016e2 <display_2+0x3a2>
		case 9:
				  HAL_GPIO_WritePin(GPIOB, SEG10_Pin, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	f44f 7100 	mov.w	r1, #512	; 0x200
 800168c:	4813      	ldr	r0, [pc, #76]	; (80016dc <display_2+0x39c>)
 800168e:	f000 ff7c 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG11_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001698:	4810      	ldr	r0, [pc, #64]	; (80016dc <display_2+0x39c>)
 800169a:	f000 ff76 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG12_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016a4:	480d      	ldr	r0, [pc, #52]	; (80016dc <display_2+0x39c>)
 80016a6:	f000 ff70 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG13_Pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b0:	480a      	ldr	r0, [pc, #40]	; (80016dc <display_2+0x39c>)
 80016b2:	f000 ff6a 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG14_Pin, GPIO_PIN_SET);
 80016b6:	2201      	movs	r2, #1
 80016b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016bc:	4807      	ldr	r0, [pc, #28]	; (80016dc <display_2+0x39c>)
 80016be:	f000 ff64 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG15_Pin, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016c8:	4804      	ldr	r0, [pc, #16]	; (80016dc <display_2+0x39c>)
 80016ca:	f000 ff5e 	bl	800258a <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOB, SEG16_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d4:	4801      	ldr	r0, [pc, #4]	; (80016dc <display_2+0x39c>)
 80016d6:	f000 ff58 	bl	800258a <HAL_GPIO_WritePin>
				  break;
 80016da:	e002      	b.n	80016e2 <display_2+0x3a2>
 80016dc:	40010c00 	.word	0x40010c00
		default:
				  break;
 80016e0:	bf00      	nop
	}
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop

080016ec <led1test>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void led1test(){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	  HAL_GPIO_TogglePin(LED_TEST_GPIO_Port, LED_TEST_Pin);
 80016f0:	2102      	movs	r1, #2
 80016f2:	4802      	ldr	r0, [pc, #8]	; (80016fc <led1test+0x10>)
 80016f4:	f000 ff61 	bl	80025ba <HAL_GPIO_TogglePin>
  }
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40010800 	.word	0x40010800

08001700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001704:	f000 fc3e 	bl	8001f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001708:	f000 f836 	bl	8001778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170c:	f000 f8bc 	bl	8001888 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001710:	f000 f86e 	bl	80017f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001714:	4811      	ldr	r0, [pc, #68]	; (800175c <main+0x5c>)
 8001716:	f001 fb97 	bl	8002e48 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 800171a:	f000 f929 	bl	8001970 <SCH_Init>

  // Thêm các task vào scheduler
  SCH_Add_Task(led1test, 0, 25);
 800171e:	2219      	movs	r2, #25
 8001720:	2100      	movs	r1, #0
 8001722:	480f      	ldr	r0, [pc, #60]	; (8001760 <main+0x60>)
 8001724:	f000 f962 	bl	80019ec <SCH_Add_Task>
  SCH_Add_Task(timerRun, 0, 1); // Chạy mỗi tick
 8001728:	2201      	movs	r2, #1
 800172a:	2100      	movs	r1, #0
 800172c:	480d      	ldr	r0, [pc, #52]	; (8001764 <main+0x64>)
 800172e:	f000 f95d 	bl	80019ec <SCH_Add_Task>

  SCH_Add_Task(getKeyInput, 0, 1); // Chạy mỗi tick
 8001732:	2201      	movs	r2, #1
 8001734:	2100      	movs	r1, #0
 8001736:	480c      	ldr	r0, [pc, #48]	; (8001768 <main+0x68>)
 8001738:	f000 f958 	bl	80019ec <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_Run, 0, 1);
 800173c:	2201      	movs	r2, #1
 800173e:	2100      	movs	r1, #0
 8001740:	480a      	ldr	r0, [pc, #40]	; (800176c <main+0x6c>)
 8001742:	f000 f953 	bl	80019ec <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_Run, 0, 1);
 8001746:	2201      	movs	r2, #1
 8001748:	2100      	movs	r1, #0
 800174a:	4809      	ldr	r0, [pc, #36]	; (8001770 <main+0x70>)
 800174c:	f000 f94e 	bl	80019ec <SCH_Add_Task>
//   Khởi tạo trạng thái ban đầu
  status = INIT;
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <main+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    SCH_Dispatch_Tasks();
 8001756:	f000 f987 	bl	8001a68 <SCH_Dispatch_Tasks>
 800175a:	e7fc      	b.n	8001756 <main+0x56>
 800175c:	200000fc 	.word	0x200000fc
 8001760:	080016ed 	.word	0x080016ed
 8001764:	08001bbd 	.word	0x08001bbd
 8001768:	0800016d 	.word	0x0800016d
 800176c:	080002c1 	.word	0x080002c1
 8001770:	080009f9 	.word	0x080009f9
 8001774:	200000f8 	.word	0x200000f8

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b090      	sub	sp, #64	; 0x40
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 0318 	add.w	r3, r7, #24
 8001782:	2228      	movs	r2, #40	; 0x28
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f001 ffa6 	bl	80036d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800179a:	2302      	movs	r3, #2
 800179c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800179e:	2301      	movs	r3, #1
 80017a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a2:	2310      	movs	r3, #16
 80017a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017aa:	f107 0318 	add.w	r3, r7, #24
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 ff1c 	bl	80025ec <HAL_RCC_OscConfig>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <SystemClock_Config+0x46>
  {
    Error_Handler();
 80017ba:	f000 f8d3 	bl	8001964 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017be:	230f      	movs	r3, #15
 80017c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f001 f98a 	bl	8002af0 <HAL_RCC_ClockConfig>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80017e2:	f000 f8bf 	bl	8001964 <Error_Handler>
  }
}
 80017e6:	bf00      	nop
 80017e8:	3740      	adds	r7, #64	; 0x40
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f6:	f107 0308 	add.w	r3, r7, #8
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	463b      	mov	r3, r7
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800180c:	4b1d      	ldr	r3, [pc, #116]	; (8001884 <MX_TIM2_Init+0x94>)
 800180e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001812:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001814:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <MX_TIM2_Init+0x94>)
 8001816:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800181a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181c:	4b19      	ldr	r3, [pc, #100]	; (8001884 <MX_TIM2_Init+0x94>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001822:	4b18      	ldr	r3, [pc, #96]	; (8001884 <MX_TIM2_Init+0x94>)
 8001824:	2209      	movs	r2, #9
 8001826:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001828:	4b16      	ldr	r3, [pc, #88]	; (8001884 <MX_TIM2_Init+0x94>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182e:	4b15      	ldr	r3, [pc, #84]	; (8001884 <MX_TIM2_Init+0x94>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001834:	4813      	ldr	r0, [pc, #76]	; (8001884 <MX_TIM2_Init+0x94>)
 8001836:	f001 fab7 	bl	8002da8 <HAL_TIM_Base_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001840:	f000 f890 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001848:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	4619      	mov	r1, r3
 8001850:	480c      	ldr	r0, [pc, #48]	; (8001884 <MX_TIM2_Init+0x94>)
 8001852:	f001 fc35 	bl	80030c0 <HAL_TIM_ConfigClockSource>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800185c:	f000 f882 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001860:	2300      	movs	r3, #0
 8001862:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001864:	2300      	movs	r3, #0
 8001866:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001868:	463b      	mov	r3, r7
 800186a:	4619      	mov	r1, r3
 800186c:	4805      	ldr	r0, [pc, #20]	; (8001884 <MX_TIM2_Init+0x94>)
 800186e:	f001 fe0d 	bl	800348c <HAL_TIMEx_MasterConfigSynchronization>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001878:	f000 f874 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	200000fc 	.word	0x200000fc

08001888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188e:	f107 0308 	add.w	r3, r7, #8
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	4b29      	ldr	r3, [pc, #164]	; (8001944 <MX_GPIO_Init+0xbc>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a28      	ldr	r2, [pc, #160]	; (8001944 <MX_GPIO_Init+0xbc>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b26      	ldr	r3, [pc, #152]	; (8001944 <MX_GPIO_Init+0xbc>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b23      	ldr	r3, [pc, #140]	; (8001944 <MX_GPIO_Init+0xbc>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a22      	ldr	r2, [pc, #136]	; (8001944 <MX_GPIO_Init+0xbc>)
 80018ba:	f043 0308 	orr.w	r3, r3, #8
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b20      	ldr	r3, [pc, #128]	; (8001944 <MX_GPIO_Init+0xbc>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	603b      	str	r3, [r7, #0]
 80018ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_TEST_Pin|GREEN_1_Pin|YELLOW_1_Pin|RED_1_Pin
 80018cc:	2200      	movs	r2, #0
 80018ce:	f640 71fe 	movw	r1, #4094	; 0xffe
 80018d2:	481d      	ldr	r0, [pc, #116]	; (8001948 <MX_GPIO_Init+0xc0>)
 80018d4:	f000 fe59 	bl	800258a <HAL_GPIO_WritePin>
                          |GREEN_2_Pin|YELLOW_2_Pin|RED_2_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|EN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG11_Pin|SEG12_Pin|SEG13_Pin
 80018d8:	2200      	movs	r2, #0
 80018da:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80018de:	481b      	ldr	r0, [pc, #108]	; (800194c <MX_GPIO_Init+0xc4>)
 80018e0:	f000 fe53 	bl	800258a <HAL_GPIO_WritePin>
                          |SEG6_Pin|SEG10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_TEST_Pin GREEN_1_Pin YELLOW_1_Pin RED_1_Pin
                           GREEN_2_Pin YELLOW_2_Pin RED_2_Pin EN1_Pin
                           EN2_Pin EN3_Pin EN4_Pin */
  GPIO_InitStruct.Pin = LED_TEST_Pin|GREEN_1_Pin|YELLOW_1_Pin|RED_1_Pin
 80018e4:	f640 73fe 	movw	r3, #4094	; 0xffe
 80018e8:	60bb      	str	r3, [r7, #8]
                          |GREEN_2_Pin|YELLOW_2_Pin|RED_2_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|EN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ea:	2301      	movs	r3, #1
 80018ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2302      	movs	r3, #2
 80018f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	4619      	mov	r1, r3
 80018fc:	4812      	ldr	r0, [pc, #72]	; (8001948 <MX_GPIO_Init+0xc0>)
 80018fe:	f000 fcb1 	bl	8002264 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG11_Pin SEG12_Pin SEG13_Pin
                           SEG14_Pin SEG15_Pin SEG16_Pin SEG1_Pin
                           SEG2_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin SEG10_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG11_Pin|SEG12_Pin|SEG13_Pin
 8001902:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8001906:	60bb      	str	r3, [r7, #8]
                          |SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|SEG10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2302      	movs	r3, #2
 8001912:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	4619      	mov	r1, r3
 800191a:	480c      	ldr	r0, [pc, #48]	; (800194c <MX_GPIO_Init+0xc4>)
 800191c:	f000 fca2 	bl	8002264 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001920:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001924:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192a:	2301      	movs	r3, #1
 800192c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	4619      	mov	r1, r3
 8001934:	4804      	ldr	r0, [pc, #16]	; (8001948 <MX_GPIO_Init+0xc0>)
 8001936:	f000 fc95 	bl	8002264 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800193a:	bf00      	nop
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000
 8001948:	40010800 	.word	0x40010800
 800194c:	40010c00 	.word	0x40010c00

08001950 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  SCH_Update();
 8001958:	f000 f87a 	bl	8001a50 <SCH_Update>
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196c:	e7fe      	b.n	800196c <Error_Handler+0x8>
	...

08001970 <SCH_Init>:
#include "scheduler.h"

Node* head = NULL;
uint32_t current_task_id = 0;
uint8_t Update_flag = 0;
void SCH_Init(void) {
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
    head = NULL;
 8001974:	4b04      	ldr	r3, [pc, #16]	; (8001988 <SCH_Init+0x18>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
    current_task_id = 0;
 800197a:	4b04      	ldr	r3, [pc, #16]	; (800198c <SCH_Init+0x1c>)
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr
 8001988:	20000144 	.word	0x20000144
 800198c:	20000148 	.word	0x20000148

08001990 <createNode>:

Node* createNode(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
    Node* newNode = (Node*)malloc(sizeof(Node));
 800199c:	2018      	movs	r0, #24
 800199e:	f001 fddf 	bl	8003560 <malloc>
 80019a2:	4603      	mov	r3, r0
 80019a4:	617b      	str	r3, [r7, #20]
    if (!newNode) return NULL;
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <createNode+0x20>
 80019ac:	2300      	movs	r3, #0
 80019ae:	e016      	b.n	80019de <createNode+0x4e>

    newNode->task.pTask = pFunction;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	601a      	str	r2, [r3, #0]
    newNode->task.Delay = DELAY;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	68ba      	ldr	r2, [r7, #8]
 80019ba:	605a      	str	r2, [r3, #4]
    newNode->task.Period = PERIOD;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	609a      	str	r2, [r3, #8]
    newNode->task.RunMe = 0;
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2200      	movs	r2, #0
 80019c6:	731a      	strb	r2, [r3, #12]
    newNode->task.TaskID = current_task_id++;
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <createNode+0x58>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	1c5a      	adds	r2, r3, #1
 80019ce:	4906      	ldr	r1, [pc, #24]	; (80019e8 <createNode+0x58>)
 80019d0:	600a      	str	r2, [r1, #0]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	6113      	str	r3, [r2, #16]
    newNode->next = NULL;
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	2200      	movs	r2, #0
 80019da:	615a      	str	r2, [r3, #20]

    return newNode;
 80019dc:	697b      	ldr	r3, [r7, #20]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000148 	.word	0x20000148

080019ec <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
    Node* newNode = createNode(pFunction, DELAY, PERIOD);
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	68b9      	ldr	r1, [r7, #8]
 80019fc:	68f8      	ldr	r0, [r7, #12]
 80019fe:	f7ff ffc7 	bl	8001990 <createNode>
 8001a02:	6138      	str	r0, [r7, #16]
    if (!newNode) return current_task_id;
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d102      	bne.n	8001a10 <SCH_Add_Task+0x24>
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <SCH_Add_Task+0x5c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	e017      	b.n	8001a40 <SCH_Add_Task+0x54>

    if (head == NULL) {
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <SCH_Add_Task+0x60>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d103      	bne.n	8001a20 <SCH_Add_Task+0x34>
        head = newNode;
 8001a18:	4a0c      	ldr	r2, [pc, #48]	; (8001a4c <SCH_Add_Task+0x60>)
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	e00d      	b.n	8001a3c <SCH_Add_Task+0x50>
    } else {
        Node* temp = head;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <SCH_Add_Task+0x60>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	617b      	str	r3, [r7, #20]
        while (temp->next != NULL) {
 8001a26:	e002      	b.n	8001a2e <SCH_Add_Task+0x42>
            temp = temp->next;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	695b      	ldr	r3, [r3, #20]
 8001a2c:	617b      	str	r3, [r7, #20]
        while (temp->next != NULL) {
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f8      	bne.n	8001a28 <SCH_Add_Task+0x3c>
        }
        temp->next = newNode;
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	615a      	str	r2, [r3, #20]
    }

    return newNode->task.TaskID;
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	691b      	ldr	r3, [r3, #16]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000148 	.word	0x20000148
 8001a4c:	20000144 	.word	0x20000144

08001a50 <SCH_Update>:

void SCH_Update(void) {
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
	Update_flag = 1;
 8001a54:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <SCH_Update+0x14>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	701a      	strb	r2, [r3, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	2000014c 	.word	0x2000014c

08001a68 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
    if (Update_flag == 1)
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <SCH_Dispatch_Tasks+0x74>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d12e      	bne.n	8001ad4 <SCH_Dispatch_Tasks+0x6c>
    {
    	Update_flag = 0;
 8001a76:	4b19      	ldr	r3, [pc, #100]	; (8001adc <SCH_Dispatch_Tasks+0x74>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
    	Node* temp = head;
 8001a7c:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <SCH_Dispatch_Tasks+0x78>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	607b      	str	r3, [r7, #4]
    	while (temp != NULL) {
 8001a82:	e024      	b.n	8001ace <SCH_Dispatch_Tasks+0x66>
			if (temp->task.Delay > 0) {
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d004      	beq.n	8001a96 <SCH_Dispatch_Tasks+0x2e>
				temp->task.Delay--;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	1e5a      	subs	r2, r3, #1
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	605a      	str	r2, [r3, #4]
			}
			if (temp->task.Delay == 0) {
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d114      	bne.n	8001ac8 <SCH_Dispatch_Tasks+0x60>
				(*temp->task.pTask)(); // Thực thi tác vụ
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4798      	blx	r3
				if (temp->task.Period) {
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d004      	beq.n	8001ab6 <SCH_Dispatch_Tasks+0x4e>
					temp->task.Delay = temp->task.Period;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	e008      	b.n	8001ac8 <SCH_Dispatch_Tasks+0x60>
				}
				else {
					deleteNodeByTaskID(temp->task.TaskID);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 f812 	bl	8001ae4 <deleteNodeByTaskID>
					temp = head;
 8001ac0:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <SCH_Dispatch_Tasks+0x78>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	607b      	str	r3, [r7, #4]
					continue;
 8001ac6:	e002      	b.n	8001ace <SCH_Dispatch_Tasks+0x66>
				}
			}
			temp = temp->next;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	607b      	str	r3, [r7, #4]
    	while (temp != NULL) {
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1d7      	bne.n	8001a84 <SCH_Dispatch_Tasks+0x1c>
		}
    }
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	2000014c 	.word	0x2000014c
 8001ae0:	20000144 	.word	0x20000144

08001ae4 <deleteNodeByTaskID>:

void deleteNodeByTaskID(uint32_t taskID) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
    Node* temp = head;
 8001aec:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <deleteNodeByTaskID+0x5c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	60fb      	str	r3, [r7, #12]
    Node* prev = NULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]

    while (temp != NULL && temp->task.TaskID != taskID) {
 8001af6:	e004      	b.n	8001b02 <deleteNodeByTaskID+0x1e>
        prev = temp;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	60bb      	str	r3, [r7, #8]
        temp = temp->next;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	695b      	ldr	r3, [r3, #20]
 8001b00:	60fb      	str	r3, [r7, #12]
    while (temp != NULL && temp->task.TaskID != taskID) {
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d004      	beq.n	8001b12 <deleteNodeByTaskID+0x2e>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d1f2      	bne.n	8001af8 <deleteNodeByTaskID+0x14>
    }

    if (temp == NULL) return;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d00f      	beq.n	8001b38 <deleteNodeByTaskID+0x54>

    if (prev == NULL) { // Xóa node đầu
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d104      	bne.n	8001b28 <deleteNodeByTaskID+0x44>
        head = temp->next;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	4a07      	ldr	r2, [pc, #28]	; (8001b40 <deleteNodeByTaskID+0x5c>)
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	e003      	b.n	8001b30 <deleteNodeByTaskID+0x4c>
    } else {
        prev->next = temp->next;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	695a      	ldr	r2, [r3, #20]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	615a      	str	r2, [r3, #20]
    }

    free(temp);
 8001b30:	68f8      	ldr	r0, [r7, #12]
 8001b32:	f001 fd1d 	bl	8003570 <free>
 8001b36:	e000      	b.n	8001b3a <deleteNodeByTaskID+0x56>
    if (temp == NULL) return;
 8001b38:	bf00      	nop
}
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000144 	.word	0x20000144

08001b44 <setTimer_1s1>:
int timer_EN_GR1_flag = 1;
int timer_2hz_counter = 0;
int timer_2hz_flag = 1;

void setTimer_1s1(int duration)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
	timer1_1s_counter = duration;
 8001b4c:	4a05      	ldr	r2, [pc, #20]	; (8001b64 <setTimer_1s1+0x20>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6013      	str	r3, [r2, #0]
	timer1_1s_flag = 0;
 8001b52:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <setTimer_1s1+0x24>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bc80      	pop	{r7}
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	2000003c 	.word	0x2000003c
 8001b68:	20000150 	.word	0x20000150

08001b6c <setTimer_EN_GR1>:
void setTimer_EN_GR1(int duration)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
	timer_EN_GR1_counter = duration;
 8001b74:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <setTimer_EN_GR1+0x20>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
	timer_EN_GR1_flag = 0;
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <setTimer_EN_GR1+0x24>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000154 	.word	0x20000154
 8001b90:	20000040 	.word	0x20000040

08001b94 <setTimer_2hz>:
void setTimer_2hz(int duration)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	timer_2hz_counter = duration;
 8001b9c:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <setTimer_2hz+0x20>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6013      	str	r3, [r2, #0]
	timer_2hz_flag = 0;
 8001ba2:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <setTimer_2hz+0x24>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20000158 	.word	0x20000158
 8001bb8:	20000044 	.word	0x20000044

08001bbc <timerRun>:
void timerRun()
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
	if(timer1_1s_counter > 0)
 8001bc0:	4b19      	ldr	r3, [pc, #100]	; (8001c28 <timerRun+0x6c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	dd0b      	ble.n	8001be0 <timerRun+0x24>
	{
		timer1_1s_counter--;
 8001bc8:	4b17      	ldr	r3, [pc, #92]	; (8001c28 <timerRun+0x6c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	4a16      	ldr	r2, [pc, #88]	; (8001c28 <timerRun+0x6c>)
 8001bd0:	6013      	str	r3, [r2, #0]
		if(timer1_1s_counter <= 0)
 8001bd2:	4b15      	ldr	r3, [pc, #84]	; (8001c28 <timerRun+0x6c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	dc02      	bgt.n	8001be0 <timerRun+0x24>
		{
			timer1_1s_flag = 1;
 8001bda:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <timerRun+0x70>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer_EN_GR1_counter > 0)
 8001be0:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <timerRun+0x74>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	dd0b      	ble.n	8001c00 <timerRun+0x44>
	{
		timer_EN_GR1_counter--;
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <timerRun+0x74>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	3b01      	subs	r3, #1
 8001bee:	4a10      	ldr	r2, [pc, #64]	; (8001c30 <timerRun+0x74>)
 8001bf0:	6013      	str	r3, [r2, #0]
		if(timer_EN_GR1_counter <= 0)
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	; (8001c30 <timerRun+0x74>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	dc02      	bgt.n	8001c00 <timerRun+0x44>
		{
			timer_EN_GR1_flag = 1;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	; (8001c34 <timerRun+0x78>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer_2hz_counter > 0)
 8001c00:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <timerRun+0x7c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	dd0b      	ble.n	8001c20 <timerRun+0x64>
	{
		timer_2hz_counter--;
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <timerRun+0x7c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	; (8001c38 <timerRun+0x7c>)
 8001c10:	6013      	str	r3, [r2, #0]
		if(timer_2hz_counter <= 0)
 8001c12:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <timerRun+0x7c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	dc02      	bgt.n	8001c20 <timerRun+0x64>
		{
			timer_2hz_flag = 1;
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <timerRun+0x80>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	2000003c 	.word	0x2000003c
 8001c2c:	20000150 	.word	0x20000150
 8001c30:	20000154 	.word	0x20000154
 8001c34:	20000040 	.word	0x20000040
 8001c38:	20000158 	.word	0x20000158
 8001c3c:	20000044 	.word	0x20000044

08001c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	4a14      	ldr	r2, [pc, #80]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6193      	str	r3, [r2, #24]
 8001c52:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
 8001c5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c68:	61d3      	str	r3, [r2, #28]
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <HAL_MspInit+0x5c>)
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001c76:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <HAL_MspInit+0x60>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <HAL_MspInit+0x60>)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c92:	bf00      	nop
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40010000 	.word	0x40010000

08001ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb4:	d113      	bne.n	8001cde <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <HAL_TIM_Base_MspInit+0x44>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	4a0b      	ldr	r2, [pc, #44]	; (8001ce8 <HAL_TIM_Base_MspInit+0x44>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	61d3      	str	r3, [r2, #28]
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_TIM_Base_MspInit+0x44>)
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	201c      	movs	r0, #28
 8001cd4:	f000 fa8f 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cd8:	201c      	movs	r0, #28
 8001cda:	f000 faa8 	bl	800222e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cde:	bf00      	nop
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40021000 	.word	0x40021000

08001cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <NMI_Handler+0x4>

08001cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cf6:	e7fe      	b.n	8001cf6 <HardFault_Handler+0x4>

08001cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cfc:	e7fe      	b.n	8001cfc <MemManage_Handler+0x4>

08001cfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d02:	e7fe      	b.n	8001d02 <BusFault_Handler+0x4>

08001d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d08:	e7fe      	b.n	8001d08 <UsageFault_Handler+0x4>

08001d0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr

08001d22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr

08001d2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d32:	f000 f96d 	bl	8002010 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <TIM2_IRQHandler+0x10>)
 8001d42:	f001 f8cd 	bl	8002ee0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200000fc 	.word	0x200000fc

08001d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d58:	4a14      	ldr	r2, [pc, #80]	; (8001dac <_sbrk+0x5c>)
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <_sbrk+0x60>)
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d64:	4b13      	ldr	r3, [pc, #76]	; (8001db4 <_sbrk+0x64>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d102      	bne.n	8001d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d6c:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <_sbrk+0x64>)
 8001d6e:	4a12      	ldr	r2, [pc, #72]	; (8001db8 <_sbrk+0x68>)
 8001d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d72:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <_sbrk+0x64>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d207      	bcs.n	8001d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d80:	f001 fcc2 	bl	8003708 <__errno>
 8001d84:	4603      	mov	r3, r0
 8001d86:	220c      	movs	r2, #12
 8001d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8e:	e009      	b.n	8001da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d90:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d96:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <_sbrk+0x64>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	4a05      	ldr	r2, [pc, #20]	; (8001db4 <_sbrk+0x64>)
 8001da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001da2:	68fb      	ldr	r3, [r7, #12]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20002800 	.word	0x20002800
 8001db0:	00000400 	.word	0x00000400
 8001db4:	2000015c 	.word	0x2000015c
 8001db8:	200002b0 	.word	0x200002b0

08001dbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <light_1>:
 */

#include "traffic_light.h"

void light_1(enum led color)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
	switch(color){
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d84b      	bhi.n	8001e70 <light_1+0xa8>
 8001dd8:	a201      	add	r2, pc, #4	; (adr r2, 8001de0 <light_1+0x18>)
 8001dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dde:	bf00      	nop
 8001de0:	08001df1 	.word	0x08001df1
 8001de4:	08001e11 	.word	0x08001e11
 8001de8:	08001e31 	.word	0x08001e31
 8001dec:	08001e51 	.word	0x08001e51
		case red:
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_RESET);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2110      	movs	r1, #16
 8001df4:	4821      	ldr	r0, [pc, #132]	; (8001e7c <light_1+0xb4>)
 8001df6:	f000 fbc8 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	2104      	movs	r1, #4
 8001dfe:	481f      	ldr	r0, [pc, #124]	; (8001e7c <light_1+0xb4>)
 8001e00:	f000 fbc3 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8001e04:	2201      	movs	r2, #1
 8001e06:	2108      	movs	r1, #8
 8001e08:	481c      	ldr	r0, [pc, #112]	; (8001e7c <light_1+0xb4>)
 8001e0a:	f000 fbbe 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001e0e:	e030      	b.n	8001e72 <light_1+0xaa>
		case green:
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8001e10:	2201      	movs	r2, #1
 8001e12:	2110      	movs	r1, #16
 8001e14:	4819      	ldr	r0, [pc, #100]	; (8001e7c <light_1+0xb4>)
 8001e16:	f000 fbb8 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_RESET);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2104      	movs	r1, #4
 8001e1e:	4817      	ldr	r0, [pc, #92]	; (8001e7c <light_1+0xb4>)
 8001e20:	f000 fbb3 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	2108      	movs	r1, #8
 8001e28:	4814      	ldr	r0, [pc, #80]	; (8001e7c <light_1+0xb4>)
 8001e2a:	f000 fbae 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001e2e:	e020      	b.n	8001e72 <light_1+0xaa>
		case yellow:
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8001e30:	2201      	movs	r2, #1
 8001e32:	2110      	movs	r1, #16
 8001e34:	4811      	ldr	r0, [pc, #68]	; (8001e7c <light_1+0xb4>)
 8001e36:	f000 fba8 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	2104      	movs	r1, #4
 8001e3e:	480f      	ldr	r0, [pc, #60]	; (8001e7c <light_1+0xb4>)
 8001e40:	f000 fba3 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_RESET);
 8001e44:	2200      	movs	r2, #0
 8001e46:	2108      	movs	r1, #8
 8001e48:	480c      	ldr	r0, [pc, #48]	; (8001e7c <light_1+0xb4>)
 8001e4a:	f000 fb9e 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001e4e:	e010      	b.n	8001e72 <light_1+0xaa>
		case black:
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8001e50:	2201      	movs	r2, #1
 8001e52:	2110      	movs	r1, #16
 8001e54:	4809      	ldr	r0, [pc, #36]	; (8001e7c <light_1+0xb4>)
 8001e56:	f000 fb98 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	2104      	movs	r1, #4
 8001e5e:	4807      	ldr	r0, [pc, #28]	; (8001e7c <light_1+0xb4>)
 8001e60:	f000 fb93 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8001e64:	2201      	movs	r2, #1
 8001e66:	2108      	movs	r1, #8
 8001e68:	4804      	ldr	r0, [pc, #16]	; (8001e7c <light_1+0xb4>)
 8001e6a:	f000 fb8e 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001e6e:	e000      	b.n	8001e72 <light_1+0xaa>
		default:
			break;
 8001e70:	bf00      	nop
	}
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40010800 	.word	0x40010800

08001e80 <light_2>:
void light_2(enum led color)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
	switch(color){
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d84b      	bhi.n	8001f28 <light_2+0xa8>
 8001e90:	a201      	add	r2, pc, #4	; (adr r2, 8001e98 <light_2+0x18>)
 8001e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e96:	bf00      	nop
 8001e98:	08001ea9 	.word	0x08001ea9
 8001e9c:	08001ec9 	.word	0x08001ec9
 8001ea0:	08001ee9 	.word	0x08001ee9
 8001ea4:	08001f09 	.word	0x08001f09
		case red:
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_RESET);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2180      	movs	r1, #128	; 0x80
 8001eac:	4821      	ldr	r0, [pc, #132]	; (8001f34 <light_2+0xb4>)
 8001eae:	f000 fb6c 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	2120      	movs	r1, #32
 8001eb6:	481f      	ldr	r0, [pc, #124]	; (8001f34 <light_2+0xb4>)
 8001eb8:	f000 fb67 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	2140      	movs	r1, #64	; 0x40
 8001ec0:	481c      	ldr	r0, [pc, #112]	; (8001f34 <light_2+0xb4>)
 8001ec2:	f000 fb62 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001ec6:	e030      	b.n	8001f2a <light_2+0xaa>
		case green:
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2180      	movs	r1, #128	; 0x80
 8001ecc:	4819      	ldr	r0, [pc, #100]	; (8001f34 <light_2+0xb4>)
 8001ece:	f000 fb5c 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_RESET);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2120      	movs	r1, #32
 8001ed6:	4817      	ldr	r0, [pc, #92]	; (8001f34 <light_2+0xb4>)
 8001ed8:	f000 fb57 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_SET);
 8001edc:	2201      	movs	r2, #1
 8001ede:	2140      	movs	r1, #64	; 0x40
 8001ee0:	4814      	ldr	r0, [pc, #80]	; (8001f34 <light_2+0xb4>)
 8001ee2:	f000 fb52 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001ee6:	e020      	b.n	8001f2a <light_2+0xaa>
		case yellow:
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, GPIO_PIN_SET);
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2180      	movs	r1, #128	; 0x80
 8001eec:	4811      	ldr	r0, [pc, #68]	; (8001f34 <light_2+0xb4>)
 8001eee:	f000 fb4c 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, GPIO_PIN_SET);
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2120      	movs	r1, #32
 8001ef6:	480f      	ldr	r0, [pc, #60]	; (8001f34 <light_2+0xb4>)
 8001ef8:	f000 fb47 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, GPIO_PIN_RESET);
 8001efc:	2200      	movs	r2, #0
 8001efe:	2140      	movs	r1, #64	; 0x40
 8001f00:	480c      	ldr	r0, [pc, #48]	; (8001f34 <light_2+0xb4>)
 8001f02:	f000 fb42 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001f06:	e010      	b.n	8001f2a <light_2+0xaa>
		case black:
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, GPIO_PIN_SET);
 8001f08:	2201      	movs	r2, #1
 8001f0a:	2110      	movs	r1, #16
 8001f0c:	4809      	ldr	r0, [pc, #36]	; (8001f34 <light_2+0xb4>)
 8001f0e:	f000 fb3c 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, GPIO_PIN_SET);
 8001f12:	2201      	movs	r2, #1
 8001f14:	2104      	movs	r1, #4
 8001f16:	4807      	ldr	r0, [pc, #28]	; (8001f34 <light_2+0xb4>)
 8001f18:	f000 fb37 	bl	800258a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, GPIO_PIN_SET);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2108      	movs	r1, #8
 8001f20:	4804      	ldr	r0, [pc, #16]	; (8001f34 <light_2+0xb4>)
 8001f22:	f000 fb32 	bl	800258a <HAL_GPIO_WritePin>
			break;
 8001f26:	e000      	b.n	8001f2a <light_2+0xaa>
		default:
			break;
 8001f28:	bf00      	nop
	}
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40010800 	.word	0x40010800

08001f38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f38:	f7ff ff40 	bl	8001dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f3c:	480b      	ldr	r0, [pc, #44]	; (8001f6c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f3e:	490c      	ldr	r1, [pc, #48]	; (8001f70 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f40:	4a0c      	ldr	r2, [pc, #48]	; (8001f74 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f44:	e002      	b.n	8001f4c <LoopCopyDataInit>

08001f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4a:	3304      	adds	r3, #4

08001f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f50:	d3f9      	bcc.n	8001f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f52:	4a09      	ldr	r2, [pc, #36]	; (8001f78 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f54:	4c09      	ldr	r4, [pc, #36]	; (8001f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f58:	e001      	b.n	8001f5e <LoopFillZerobss>

08001f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f5c:	3204      	adds	r2, #4

08001f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f60:	d3fb      	bcc.n	8001f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f62:	f001 fbd7 	bl	8003714 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f66:	f7ff fbcb 	bl	8001700 <main>
  bx lr
 8001f6a:	4770      	bx	lr
  ldr r0, =_sdata
 8001f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f70:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001f74:	08003834 	.word	0x08003834
  ldr r2, =_sbss
 8001f78:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001f7c:	200002ac 	.word	0x200002ac

08001f80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f80:	e7fe      	b.n	8001f80 <ADC1_2_IRQHandler>
	...

08001f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <HAL_Init+0x28>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a07      	ldr	r2, [pc, #28]	; (8001fac <HAL_Init+0x28>)
 8001f8e:	f043 0310 	orr.w	r3, r3, #16
 8001f92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f94:	2003      	movs	r0, #3
 8001f96:	f000 f923 	bl	80021e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f9a:	200f      	movs	r0, #15
 8001f9c:	f000 f808 	bl	8001fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa0:	f7ff fe4e 	bl	8001c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40022000 	.word	0x40022000

08001fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fb8:	4b12      	ldr	r3, [pc, #72]	; (8002004 <HAL_InitTick+0x54>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_InitTick+0x58>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f93b 	bl	800224a <HAL_SYSTICK_Config>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00e      	b.n	8001ffc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b0f      	cmp	r3, #15
 8001fe2:	d80a      	bhi.n	8001ffa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f000 f903 	bl	80021f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff0:	4a06      	ldr	r2, [pc, #24]	; (800200c <HAL_InitTick+0x5c>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e000      	b.n	8001ffc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20000048 	.word	0x20000048
 8002008:	20000050 	.word	0x20000050
 800200c:	2000004c 	.word	0x2000004c

08002010 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <HAL_IncTick+0x1c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	461a      	mov	r2, r3
 800201a:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_IncTick+0x20>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4413      	add	r3, r2
 8002020:	4a03      	ldr	r2, [pc, #12]	; (8002030 <HAL_IncTick+0x20>)
 8002022:	6013      	str	r3, [r2, #0]
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	20000050 	.word	0x20000050
 8002030:	20000160 	.word	0x20000160

08002034 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return uwTick;
 8002038:	4b02      	ldr	r3, [pc, #8]	; (8002044 <HAL_GetTick+0x10>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr
 8002044:	20000160 	.word	0x20000160

08002048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002064:	4013      	ands	r3, r2
 8002066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207a:	4a04      	ldr	r2, [pc, #16]	; (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	60d3      	str	r3, [r2, #12]
}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002094:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	0a1b      	lsrs	r3, r3, #8
 800209a:	f003 0307 	and.w	r3, r3, #7
}
 800209e:	4618      	mov	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	db0b      	blt.n	80020d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	f003 021f 	and.w	r2, r3, #31
 80020c4:	4906      	ldr	r1, [pc, #24]	; (80020e0 <__NVIC_EnableIRQ+0x34>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	2001      	movs	r0, #1
 80020ce:	fa00 f202 	lsl.w	r2, r0, r2
 80020d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	e000e100 	.word	0xe000e100

080020e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	6039      	str	r1, [r7, #0]
 80020ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	db0a      	blt.n	800210e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	490c      	ldr	r1, [pc, #48]	; (8002130 <__NVIC_SetPriority+0x4c>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	0112      	lsls	r2, r2, #4
 8002104:	b2d2      	uxtb	r2, r2
 8002106:	440b      	add	r3, r1
 8002108:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800210c:	e00a      	b.n	8002124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4908      	ldr	r1, [pc, #32]	; (8002134 <__NVIC_SetPriority+0x50>)
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	3b04      	subs	r3, #4
 800211c:	0112      	lsls	r2, r2, #4
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	440b      	add	r3, r1
 8002122:	761a      	strb	r2, [r3, #24]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000e100 	.word	0xe000e100
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	; 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	f1c3 0307 	rsb	r3, r3, #7
 8002152:	2b04      	cmp	r3, #4
 8002154:	bf28      	it	cs
 8002156:	2304      	movcs	r3, #4
 8002158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3304      	adds	r3, #4
 800215e:	2b06      	cmp	r3, #6
 8002160:	d902      	bls.n	8002168 <NVIC_EncodePriority+0x30>
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3b03      	subs	r3, #3
 8002166:	e000      	b.n	800216a <NVIC_EncodePriority+0x32>
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800216c:	f04f 32ff 	mov.w	r2, #4294967295
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43da      	mvns	r2, r3
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	401a      	ands	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002180:	f04f 31ff 	mov.w	r1, #4294967295
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fa01 f303 	lsl.w	r3, r1, r3
 800218a:	43d9      	mvns	r1, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002190:	4313      	orrs	r3, r2
         );
}
 8002192:	4618      	mov	r0, r3
 8002194:	3724      	adds	r7, #36	; 0x24
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ac:	d301      	bcc.n	80021b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00f      	b.n	80021d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021b2:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <SysTick_Config+0x40>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ba:	210f      	movs	r1, #15
 80021bc:	f04f 30ff 	mov.w	r0, #4294967295
 80021c0:	f7ff ff90 	bl	80020e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <SysTick_Config+0x40>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ca:	4b04      	ldr	r3, [pc, #16]	; (80021dc <SysTick_Config+0x40>)
 80021cc:	2207      	movs	r2, #7
 80021ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	e000e010 	.word	0xe000e010

080021e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ff2d 	bl	8002048 <__NVIC_SetPriorityGrouping>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	4603      	mov	r3, r0
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002208:	f7ff ff42 	bl	8002090 <__NVIC_GetPriorityGrouping>
 800220c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	6978      	ldr	r0, [r7, #20]
 8002214:	f7ff ff90 	bl	8002138 <NVIC_EncodePriority>
 8002218:	4602      	mov	r2, r0
 800221a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff5f 	bl	80020e4 <__NVIC_SetPriority>
}
 8002226:	bf00      	nop
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff35 	bl	80020ac <__NVIC_EnableIRQ>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ffa2 	bl	800219c <SysTick_Config>
 8002258:	4603      	mov	r3, r0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002264:	b480      	push	{r7}
 8002266:	b08b      	sub	sp, #44	; 0x2c
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800226e:	2300      	movs	r3, #0
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002272:	2300      	movs	r3, #0
 8002274:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002276:	e161      	b.n	800253c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002278:	2201      	movs	r2, #1
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	69fa      	ldr	r2, [r7, #28]
 8002288:	4013      	ands	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	429a      	cmp	r2, r3
 8002292:	f040 8150 	bne.w	8002536 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	4a97      	ldr	r2, [pc, #604]	; (80024f8 <HAL_GPIO_Init+0x294>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d05e      	beq.n	800235e <HAL_GPIO_Init+0xfa>
 80022a0:	4a95      	ldr	r2, [pc, #596]	; (80024f8 <HAL_GPIO_Init+0x294>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d875      	bhi.n	8002392 <HAL_GPIO_Init+0x12e>
 80022a6:	4a95      	ldr	r2, [pc, #596]	; (80024fc <HAL_GPIO_Init+0x298>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d058      	beq.n	800235e <HAL_GPIO_Init+0xfa>
 80022ac:	4a93      	ldr	r2, [pc, #588]	; (80024fc <HAL_GPIO_Init+0x298>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d86f      	bhi.n	8002392 <HAL_GPIO_Init+0x12e>
 80022b2:	4a93      	ldr	r2, [pc, #588]	; (8002500 <HAL_GPIO_Init+0x29c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d052      	beq.n	800235e <HAL_GPIO_Init+0xfa>
 80022b8:	4a91      	ldr	r2, [pc, #580]	; (8002500 <HAL_GPIO_Init+0x29c>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d869      	bhi.n	8002392 <HAL_GPIO_Init+0x12e>
 80022be:	4a91      	ldr	r2, [pc, #580]	; (8002504 <HAL_GPIO_Init+0x2a0>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d04c      	beq.n	800235e <HAL_GPIO_Init+0xfa>
 80022c4:	4a8f      	ldr	r2, [pc, #572]	; (8002504 <HAL_GPIO_Init+0x2a0>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d863      	bhi.n	8002392 <HAL_GPIO_Init+0x12e>
 80022ca:	4a8f      	ldr	r2, [pc, #572]	; (8002508 <HAL_GPIO_Init+0x2a4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d046      	beq.n	800235e <HAL_GPIO_Init+0xfa>
 80022d0:	4a8d      	ldr	r2, [pc, #564]	; (8002508 <HAL_GPIO_Init+0x2a4>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d85d      	bhi.n	8002392 <HAL_GPIO_Init+0x12e>
 80022d6:	2b12      	cmp	r3, #18
 80022d8:	d82a      	bhi.n	8002330 <HAL_GPIO_Init+0xcc>
 80022da:	2b12      	cmp	r3, #18
 80022dc:	d859      	bhi.n	8002392 <HAL_GPIO_Init+0x12e>
 80022de:	a201      	add	r2, pc, #4	; (adr r2, 80022e4 <HAL_GPIO_Init+0x80>)
 80022e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e4:	0800235f 	.word	0x0800235f
 80022e8:	08002339 	.word	0x08002339
 80022ec:	0800234b 	.word	0x0800234b
 80022f0:	0800238d 	.word	0x0800238d
 80022f4:	08002393 	.word	0x08002393
 80022f8:	08002393 	.word	0x08002393
 80022fc:	08002393 	.word	0x08002393
 8002300:	08002393 	.word	0x08002393
 8002304:	08002393 	.word	0x08002393
 8002308:	08002393 	.word	0x08002393
 800230c:	08002393 	.word	0x08002393
 8002310:	08002393 	.word	0x08002393
 8002314:	08002393 	.word	0x08002393
 8002318:	08002393 	.word	0x08002393
 800231c:	08002393 	.word	0x08002393
 8002320:	08002393 	.word	0x08002393
 8002324:	08002393 	.word	0x08002393
 8002328:	08002341 	.word	0x08002341
 800232c:	08002355 	.word	0x08002355
 8002330:	4a76      	ldr	r2, [pc, #472]	; (800250c <HAL_GPIO_Init+0x2a8>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d013      	beq.n	800235e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002336:	e02c      	b.n	8002392 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	623b      	str	r3, [r7, #32]
          break;
 800233e:	e029      	b.n	8002394 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	3304      	adds	r3, #4
 8002346:	623b      	str	r3, [r7, #32]
          break;
 8002348:	e024      	b.n	8002394 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	3308      	adds	r3, #8
 8002350:	623b      	str	r3, [r7, #32]
          break;
 8002352:	e01f      	b.n	8002394 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	330c      	adds	r3, #12
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	e01a      	b.n	8002394 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d102      	bne.n	800236c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002366:	2304      	movs	r3, #4
 8002368:	623b      	str	r3, [r7, #32]
          break;
 800236a:	e013      	b.n	8002394 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	2b01      	cmp	r3, #1
 8002372:	d105      	bne.n	8002380 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002374:	2308      	movs	r3, #8
 8002376:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	69fa      	ldr	r2, [r7, #28]
 800237c:	611a      	str	r2, [r3, #16]
          break;
 800237e:	e009      	b.n	8002394 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002380:	2308      	movs	r3, #8
 8002382:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	615a      	str	r2, [r3, #20]
          break;
 800238a:	e003      	b.n	8002394 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800238c:	2300      	movs	r3, #0
 800238e:	623b      	str	r3, [r7, #32]
          break;
 8002390:	e000      	b.n	8002394 <HAL_GPIO_Init+0x130>
          break;
 8002392:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	2bff      	cmp	r3, #255	; 0xff
 8002398:	d801      	bhi.n	800239e <HAL_GPIO_Init+0x13a>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	e001      	b.n	80023a2 <HAL_GPIO_Init+0x13e>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3304      	adds	r3, #4
 80023a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	2bff      	cmp	r3, #255	; 0xff
 80023a8:	d802      	bhi.n	80023b0 <HAL_GPIO_Init+0x14c>
 80023aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	e002      	b.n	80023b6 <HAL_GPIO_Init+0x152>
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	3b08      	subs	r3, #8
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	210f      	movs	r1, #15
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	fa01 f303 	lsl.w	r3, r1, r3
 80023c4:	43db      	mvns	r3, r3
 80023c6:	401a      	ands	r2, r3
 80023c8:	6a39      	ldr	r1, [r7, #32]
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	fa01 f303 	lsl.w	r3, r1, r3
 80023d0:	431a      	orrs	r2, r3
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 80a9 	beq.w	8002536 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023e4:	4b4a      	ldr	r3, [pc, #296]	; (8002510 <HAL_GPIO_Init+0x2ac>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	4a49      	ldr	r2, [pc, #292]	; (8002510 <HAL_GPIO_Init+0x2ac>)
 80023ea:	f043 0301 	orr.w	r3, r3, #1
 80023ee:	6193      	str	r3, [r2, #24]
 80023f0:	4b47      	ldr	r3, [pc, #284]	; (8002510 <HAL_GPIO_Init+0x2ac>)
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023fc:	4a45      	ldr	r2, [pc, #276]	; (8002514 <HAL_GPIO_Init+0x2b0>)
 80023fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002400:	089b      	lsrs	r3, r3, #2
 8002402:	3302      	adds	r3, #2
 8002404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002408:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	220f      	movs	r2, #15
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	4013      	ands	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a3d      	ldr	r2, [pc, #244]	; (8002518 <HAL_GPIO_Init+0x2b4>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d00d      	beq.n	8002444 <HAL_GPIO_Init+0x1e0>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a3c      	ldr	r2, [pc, #240]	; (800251c <HAL_GPIO_Init+0x2b8>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d007      	beq.n	8002440 <HAL_GPIO_Init+0x1dc>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a3b      	ldr	r2, [pc, #236]	; (8002520 <HAL_GPIO_Init+0x2bc>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d101      	bne.n	800243c <HAL_GPIO_Init+0x1d8>
 8002438:	2302      	movs	r3, #2
 800243a:	e004      	b.n	8002446 <HAL_GPIO_Init+0x1e2>
 800243c:	2303      	movs	r3, #3
 800243e:	e002      	b.n	8002446 <HAL_GPIO_Init+0x1e2>
 8002440:	2301      	movs	r3, #1
 8002442:	e000      	b.n	8002446 <HAL_GPIO_Init+0x1e2>
 8002444:	2300      	movs	r3, #0
 8002446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002448:	f002 0203 	and.w	r2, r2, #3
 800244c:	0092      	lsls	r2, r2, #2
 800244e:	4093      	lsls	r3, r2
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002456:	492f      	ldr	r1, [pc, #188]	; (8002514 <HAL_GPIO_Init+0x2b0>)
 8002458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245a:	089b      	lsrs	r3, r3, #2
 800245c:	3302      	adds	r3, #2
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d006      	beq.n	800247e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002470:	4b2c      	ldr	r3, [pc, #176]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	492b      	ldr	r1, [pc, #172]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	608b      	str	r3, [r1, #8]
 800247c:	e006      	b.n	800248c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800247e:	4b29      	ldr	r3, [pc, #164]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	43db      	mvns	r3, r3
 8002486:	4927      	ldr	r1, [pc, #156]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 8002488:	4013      	ands	r3, r2
 800248a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d006      	beq.n	80024a6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002498:	4b22      	ldr	r3, [pc, #136]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	4921      	ldr	r1, [pc, #132]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	60cb      	str	r3, [r1, #12]
 80024a4:	e006      	b.n	80024b4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024a6:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	491d      	ldr	r1, [pc, #116]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d006      	beq.n	80024ce <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024c0:	4b18      	ldr	r3, [pc, #96]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	4917      	ldr	r1, [pc, #92]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	604b      	str	r3, [r1, #4]
 80024cc:	e006      	b.n	80024dc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024ce:	4b15      	ldr	r3, [pc, #84]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	4913      	ldr	r1, [pc, #76]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024d8:	4013      	ands	r3, r2
 80024da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d01f      	beq.n	8002528 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024e8:	4b0e      	ldr	r3, [pc, #56]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	490d      	ldr	r1, [pc, #52]	; (8002524 <HAL_GPIO_Init+0x2c0>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	600b      	str	r3, [r1, #0]
 80024f4:	e01f      	b.n	8002536 <HAL_GPIO_Init+0x2d2>
 80024f6:	bf00      	nop
 80024f8:	10320000 	.word	0x10320000
 80024fc:	10310000 	.word	0x10310000
 8002500:	10220000 	.word	0x10220000
 8002504:	10210000 	.word	0x10210000
 8002508:	10120000 	.word	0x10120000
 800250c:	10110000 	.word	0x10110000
 8002510:	40021000 	.word	0x40021000
 8002514:	40010000 	.word	0x40010000
 8002518:	40010800 	.word	0x40010800
 800251c:	40010c00 	.word	0x40010c00
 8002520:	40011000 	.word	0x40011000
 8002524:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <HAL_GPIO_Init+0x2f4>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	43db      	mvns	r3, r3
 8002530:	4909      	ldr	r1, [pc, #36]	; (8002558 <HAL_GPIO_Init+0x2f4>)
 8002532:	4013      	ands	r3, r2
 8002534:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	3301      	adds	r3, #1
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002542:	fa22 f303 	lsr.w	r3, r2, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	f47f ae96 	bne.w	8002278 <HAL_GPIO_Init+0x14>
  }
}
 800254c:	bf00      	nop
 800254e:	bf00      	nop
 8002550:	372c      	adds	r7, #44	; 0x2c
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr
 8002558:	40010400 	.word	0x40010400

0800255c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	887b      	ldrh	r3, [r7, #2]
 800256e:	4013      	ands	r3, r2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	e001      	b.n	800257e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800257a:	2300      	movs	r3, #0
 800257c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800257e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr

0800258a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	460b      	mov	r3, r1
 8002594:	807b      	strh	r3, [r7, #2]
 8002596:	4613      	mov	r3, r2
 8002598:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800259a:	787b      	ldrb	r3, [r7, #1]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025a0:	887a      	ldrh	r2, [r7, #2]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025a6:	e003      	b.n	80025b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025a8:	887b      	ldrh	r3, [r7, #2]
 80025aa:	041a      	lsls	r2, r3, #16
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	611a      	str	r2, [r3, #16]
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr

080025ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b085      	sub	sp, #20
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025cc:	887a      	ldrh	r2, [r7, #2]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4013      	ands	r3, r2
 80025d2:	041a      	lsls	r2, r3, #16
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	43d9      	mvns	r1, r3
 80025d8:	887b      	ldrh	r3, [r7, #2]
 80025da:	400b      	ands	r3, r1
 80025dc:	431a      	orrs	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	611a      	str	r2, [r3, #16]
}
 80025e2:	bf00      	nop
 80025e4:	3714      	adds	r7, #20
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e272      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8087 	beq.w	800271a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800260c:	4b92      	ldr	r3, [pc, #584]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b04      	cmp	r3, #4
 8002616:	d00c      	beq.n	8002632 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002618:	4b8f      	ldr	r3, [pc, #572]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 030c 	and.w	r3, r3, #12
 8002620:	2b08      	cmp	r3, #8
 8002622:	d112      	bne.n	800264a <HAL_RCC_OscConfig+0x5e>
 8002624:	4b8c      	ldr	r3, [pc, #560]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002630:	d10b      	bne.n	800264a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002632:	4b89      	ldr	r3, [pc, #548]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d06c      	beq.n	8002718 <HAL_RCC_OscConfig+0x12c>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d168      	bne.n	8002718 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e24c      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002652:	d106      	bne.n	8002662 <HAL_RCC_OscConfig+0x76>
 8002654:	4b80      	ldr	r3, [pc, #512]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a7f      	ldr	r2, [pc, #508]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800265a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	e02e      	b.n	80026c0 <HAL_RCC_OscConfig+0xd4>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10c      	bne.n	8002684 <HAL_RCC_OscConfig+0x98>
 800266a:	4b7b      	ldr	r3, [pc, #492]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a7a      	ldr	r2, [pc, #488]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	4b78      	ldr	r3, [pc, #480]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a77      	ldr	r2, [pc, #476]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800267c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	e01d      	b.n	80026c0 <HAL_RCC_OscConfig+0xd4>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0xbc>
 800268e:	4b72      	ldr	r3, [pc, #456]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a71      	ldr	r2, [pc, #452]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002698:	6013      	str	r3, [r2, #0]
 800269a:	4b6f      	ldr	r3, [pc, #444]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a6e      	ldr	r2, [pc, #440]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	e00b      	b.n	80026c0 <HAL_RCC_OscConfig+0xd4>
 80026a8:	4b6b      	ldr	r3, [pc, #428]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a6a      	ldr	r2, [pc, #424]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b2:	6013      	str	r3, [r2, #0]
 80026b4:	4b68      	ldr	r3, [pc, #416]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a67      	ldr	r2, [pc, #412]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d013      	beq.n	80026f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7ff fcb4 	bl	8002034 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026d0:	f7ff fcb0 	bl	8002034 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	; 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e200      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e2:	4b5d      	ldr	r3, [pc, #372]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0xe4>
 80026ee:	e014      	b.n	800271a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7ff fca0 	bl	8002034 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f8:	f7ff fc9c 	bl	8002034 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	; 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e1ec      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270a:	4b53      	ldr	r3, [pc, #332]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0x10c>
 8002716:	e000      	b.n	800271a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d063      	beq.n	80027ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002726:	4b4c      	ldr	r3, [pc, #304]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00b      	beq.n	800274a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002732:	4b49      	ldr	r3, [pc, #292]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 030c 	and.w	r3, r3, #12
 800273a:	2b08      	cmp	r3, #8
 800273c:	d11c      	bne.n	8002778 <HAL_RCC_OscConfig+0x18c>
 800273e:	4b46      	ldr	r3, [pc, #280]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d116      	bne.n	8002778 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274a:	4b43      	ldr	r3, [pc, #268]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_RCC_OscConfig+0x176>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d001      	beq.n	8002762 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e1c0      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	4939      	ldr	r1, [pc, #228]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002772:	4313      	orrs	r3, r2
 8002774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002776:	e03a      	b.n	80027ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002780:	4b36      	ldr	r3, [pc, #216]	; (800285c <HAL_RCC_OscConfig+0x270>)
 8002782:	2201      	movs	r2, #1
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002786:	f7ff fc55 	bl	8002034 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278e:	f7ff fc51 	bl	8002034 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e1a1      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a0:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ac:	4b2a      	ldr	r3, [pc, #168]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	4927      	ldr	r1, [pc, #156]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]
 80027c0:	e015      	b.n	80027ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c2:	4b26      	ldr	r3, [pc, #152]	; (800285c <HAL_RCC_OscConfig+0x270>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c8:	f7ff fc34 	bl	8002034 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d0:	f7ff fc30 	bl	8002034 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e180      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e2:	4b1d      	ldr	r3, [pc, #116]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d03a      	beq.n	8002870 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d019      	beq.n	8002836 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <HAL_RCC_OscConfig+0x274>)
 8002804:	2201      	movs	r2, #1
 8002806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002808:	f7ff fc14 	bl	8002034 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002810:	f7ff fc10 	bl	8002034 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e160      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002822:	4b0d      	ldr	r3, [pc, #52]	; (8002858 <HAL_RCC_OscConfig+0x26c>)
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800282e:	2001      	movs	r0, #1
 8002830:	f000 fa9c 	bl	8002d6c <RCC_Delay>
 8002834:	e01c      	b.n	8002870 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_RCC_OscConfig+0x274>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283c:	f7ff fbfa 	bl	8002034 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002842:	e00f      	b.n	8002864 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002844:	f7ff fbf6 	bl	8002034 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d908      	bls.n	8002864 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e146      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	42420000 	.word	0x42420000
 8002860:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002864:	4b92      	ldr	r3, [pc, #584]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1e9      	bne.n	8002844 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 80a6 	beq.w	80029ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800287e:	2300      	movs	r3, #0
 8002880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002882:	4b8b      	ldr	r3, [pc, #556]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10d      	bne.n	80028aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800288e:	4b88      	ldr	r3, [pc, #544]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	4a87      	ldr	r2, [pc, #540]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002898:	61d3      	str	r3, [r2, #28]
 800289a:	4b85      	ldr	r3, [pc, #532]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028a6:	2301      	movs	r3, #1
 80028a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028aa:	4b82      	ldr	r3, [pc, #520]	; (8002ab4 <HAL_RCC_OscConfig+0x4c8>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d118      	bne.n	80028e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028b6:	4b7f      	ldr	r3, [pc, #508]	; (8002ab4 <HAL_RCC_OscConfig+0x4c8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a7e      	ldr	r2, [pc, #504]	; (8002ab4 <HAL_RCC_OscConfig+0x4c8>)
 80028bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028c2:	f7ff fbb7 	bl	8002034 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ca:	f7ff fbb3 	bl	8002034 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b64      	cmp	r3, #100	; 0x64
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e103      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028dc:	4b75      	ldr	r3, [pc, #468]	; (8002ab4 <HAL_RCC_OscConfig+0x4c8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d106      	bne.n	80028fe <HAL_RCC_OscConfig+0x312>
 80028f0:	4b6f      	ldr	r3, [pc, #444]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4a6e      	ldr	r2, [pc, #440]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6213      	str	r3, [r2, #32]
 80028fc:	e02d      	b.n	800295a <HAL_RCC_OscConfig+0x36e>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10c      	bne.n	8002920 <HAL_RCC_OscConfig+0x334>
 8002906:	4b6a      	ldr	r3, [pc, #424]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	4a69      	ldr	r2, [pc, #420]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 800290c:	f023 0301 	bic.w	r3, r3, #1
 8002910:	6213      	str	r3, [r2, #32]
 8002912:	4b67      	ldr	r3, [pc, #412]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	4a66      	ldr	r2, [pc, #408]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	f023 0304 	bic.w	r3, r3, #4
 800291c:	6213      	str	r3, [r2, #32]
 800291e:	e01c      	b.n	800295a <HAL_RCC_OscConfig+0x36e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	2b05      	cmp	r3, #5
 8002926:	d10c      	bne.n	8002942 <HAL_RCC_OscConfig+0x356>
 8002928:	4b61      	ldr	r3, [pc, #388]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4a60      	ldr	r2, [pc, #384]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	6213      	str	r3, [r2, #32]
 8002934:	4b5e      	ldr	r3, [pc, #376]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	4a5d      	ldr	r2, [pc, #372]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6213      	str	r3, [r2, #32]
 8002940:	e00b      	b.n	800295a <HAL_RCC_OscConfig+0x36e>
 8002942:	4b5b      	ldr	r3, [pc, #364]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4a5a      	ldr	r2, [pc, #360]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002948:	f023 0301 	bic.w	r3, r3, #1
 800294c:	6213      	str	r3, [r2, #32]
 800294e:	4b58      	ldr	r3, [pc, #352]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4a57      	ldr	r2, [pc, #348]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	f023 0304 	bic.w	r3, r3, #4
 8002958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d015      	beq.n	800298e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002962:	f7ff fb67 	bl	8002034 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002968:	e00a      	b.n	8002980 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296a:	f7ff fb63 	bl	8002034 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	f241 3288 	movw	r2, #5000	; 0x1388
 8002978:	4293      	cmp	r3, r2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e0b1      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002980:	4b4b      	ldr	r3, [pc, #300]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0ee      	beq.n	800296a <HAL_RCC_OscConfig+0x37e>
 800298c:	e014      	b.n	80029b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800298e:	f7ff fb51 	bl	8002034 <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002994:	e00a      	b.n	80029ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002996:	f7ff fb4d 	bl	8002034 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e09b      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ac:	4b40      	ldr	r3, [pc, #256]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1ee      	bne.n	8002996 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029b8:	7dfb      	ldrb	r3, [r7, #23]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d105      	bne.n	80029ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029be:	4b3c      	ldr	r3, [pc, #240]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	4a3b      	ldr	r2, [pc, #236]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 80029c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8087 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029d4:	4b36      	ldr	r3, [pc, #216]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 030c 	and.w	r3, r3, #12
 80029dc:	2b08      	cmp	r3, #8
 80029de:	d061      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d146      	bne.n	8002a76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e8:	4b33      	ldr	r3, [pc, #204]	; (8002ab8 <HAL_RCC_OscConfig+0x4cc>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ee:	f7ff fb21 	bl	8002034 <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f6:	f7ff fb1d 	bl	8002034 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e06d      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a08:	4b29      	ldr	r3, [pc, #164]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f0      	bne.n	80029f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a1b      	ldr	r3, [r3, #32]
 8002a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a1c:	d108      	bne.n	8002a30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a1e:	4b24      	ldr	r3, [pc, #144]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	4921      	ldr	r1, [pc, #132]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a30:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a19      	ldr	r1, [r3, #32]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	430b      	orrs	r3, r1
 8002a42:	491b      	ldr	r1, [pc, #108]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a48:	4b1b      	ldr	r3, [pc, #108]	; (8002ab8 <HAL_RCC_OscConfig+0x4cc>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4e:	f7ff faf1 	bl	8002034 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a56:	f7ff faed 	bl	8002034 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e03d      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a68:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x46a>
 8002a74:	e035      	b.n	8002ae2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a76:	4b10      	ldr	r3, [pc, #64]	; (8002ab8 <HAL_RCC_OscConfig+0x4cc>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7ff fada 	bl	8002034 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a84:	f7ff fad6 	bl	8002034 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e026      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1f0      	bne.n	8002a84 <HAL_RCC_OscConfig+0x498>
 8002aa2:	e01e      	b.n	8002ae2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d107      	bne.n	8002abc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e019      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40007000 	.word	0x40007000
 8002ab8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002abc:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <HAL_RCC_OscConfig+0x500>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d106      	bne.n	8002ade <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0d0      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b04:	4b6a      	ldr	r3, [pc, #424]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d910      	bls.n	8002b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b12:	4b67      	ldr	r3, [pc, #412]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 0207 	bic.w	r2, r3, #7
 8002b1a:	4965      	ldr	r1, [pc, #404]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b22:	4b63      	ldr	r3, [pc, #396]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d001      	beq.n	8002b34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e0b8      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d020      	beq.n	8002b82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d005      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b4c:	4b59      	ldr	r3, [pc, #356]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4a58      	ldr	r2, [pc, #352]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b64:	4b53      	ldr	r3, [pc, #332]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	4a52      	ldr	r2, [pc, #328]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b70:	4b50      	ldr	r3, [pc, #320]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	494d      	ldr	r1, [pc, #308]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d040      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d107      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b96:	4b47      	ldr	r3, [pc, #284]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d115      	bne.n	8002bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e07f      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d107      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bae:	4b41      	ldr	r3, [pc, #260]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d109      	bne.n	8002bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e073      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbe:	4b3d      	ldr	r3, [pc, #244]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e06b      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bce:	4b39      	ldr	r3, [pc, #228]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f023 0203 	bic.w	r2, r3, #3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	4936      	ldr	r1, [pc, #216]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002be0:	f7ff fa28 	bl	8002034 <HAL_GetTick>
 8002be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be6:	e00a      	b.n	8002bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002be8:	f7ff fa24 	bl	8002034 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e053      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfe:	4b2d      	ldr	r3, [pc, #180]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f003 020c 	and.w	r2, r3, #12
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d1eb      	bne.n	8002be8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c10:	4b27      	ldr	r3, [pc, #156]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d210      	bcs.n	8002c40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1e:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f023 0207 	bic.w	r2, r3, #7
 8002c26:	4922      	ldr	r1, [pc, #136]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2e:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d001      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e032      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c4c:	4b19      	ldr	r3, [pc, #100]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4916      	ldr	r1, [pc, #88]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c6a:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	490e      	ldr	r1, [pc, #56]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c7e:	f000 f821 	bl	8002cc4 <HAL_RCC_GetSysClockFreq>
 8002c82:	4602      	mov	r2, r0
 8002c84:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	091b      	lsrs	r3, r3, #4
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	490a      	ldr	r1, [pc, #40]	; (8002cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8002c90:	5ccb      	ldrb	r3, [r1, r3]
 8002c92:	fa22 f303 	lsr.w	r3, r2, r3
 8002c96:	4a09      	ldr	r2, [pc, #36]	; (8002cbc <HAL_RCC_ClockConfig+0x1cc>)
 8002c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c9a:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <HAL_RCC_ClockConfig+0x1d0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff f986 	bl	8001fb0 <HAL_InitTick>

  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40022000 	.word	0x40022000
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	08003808 	.word	0x08003808
 8002cbc:	20000048 	.word	0x20000048
 8002cc0:	2000004c 	.word	0x2000004c

08002cc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b087      	sub	sp, #28
 8002cc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60bb      	str	r3, [r7, #8]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002cde:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 030c 	and.w	r3, r3, #12
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d002      	beq.n	8002cf4 <HAL_RCC_GetSysClockFreq+0x30>
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d003      	beq.n	8002cfa <HAL_RCC_GetSysClockFreq+0x36>
 8002cf2:	e027      	b.n	8002d44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002cf6:	613b      	str	r3, [r7, #16]
      break;
 8002cf8:	e027      	b.n	8002d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	0c9b      	lsrs	r3, r3, #18
 8002cfe:	f003 030f 	and.w	r3, r3, #15
 8002d02:	4a17      	ldr	r2, [pc, #92]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d04:	5cd3      	ldrb	r3, [r2, r3]
 8002d06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d010      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d12:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	0c5b      	lsrs	r3, r3, #17
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	4a11      	ldr	r2, [pc, #68]	; (8002d64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d1e:	5cd3      	ldrb	r3, [r2, r3]
 8002d20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a0d      	ldr	r2, [pc, #52]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d26:	fb03 f202 	mul.w	r2, r3, r2
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	e004      	b.n	8002d3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a0c      	ldr	r2, [pc, #48]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d38:	fb02 f303 	mul.w	r3, r2, r3
 8002d3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	613b      	str	r3, [r7, #16]
      break;
 8002d42:	e002      	b.n	8002d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002d46:	613b      	str	r3, [r7, #16]
      break;
 8002d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d4a:	693b      	ldr	r3, [r7, #16]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	371c      	adds	r7, #28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	007a1200 	.word	0x007a1200
 8002d60:	08003818 	.word	0x08003818
 8002d64:	08003828 	.word	0x08003828
 8002d68:	003d0900 	.word	0x003d0900

08002d6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d74:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <RCC_Delay+0x34>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a0a      	ldr	r2, [pc, #40]	; (8002da4 <RCC_Delay+0x38>)
 8002d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7e:	0a5b      	lsrs	r3, r3, #9
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	fb02 f303 	mul.w	r3, r2, r3
 8002d86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d88:	bf00      	nop
  }
  while (Delay --);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1e5a      	subs	r2, r3, #1
 8002d8e:	60fa      	str	r2, [r7, #12]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1f9      	bne.n	8002d88 <RCC_Delay+0x1c>
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	20000048 	.word	0x20000048
 8002da4:	10624dd3 	.word	0x10624dd3

08002da8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e041      	b.n	8002e3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d106      	bne.n	8002dd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7fe ff68 	bl	8001ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3304      	adds	r3, #4
 8002de4:	4619      	mov	r1, r3
 8002de6:	4610      	mov	r0, r2
 8002de8:	f000 fa56 	bl	8003298 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d001      	beq.n	8002e60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e035      	b.n	8002ecc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68da      	ldr	r2, [r3, #12]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f042 0201 	orr.w	r2, r2, #1
 8002e76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a16      	ldr	r2, [pc, #88]	; (8002ed8 <HAL_TIM_Base_Start_IT+0x90>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d009      	beq.n	8002e96 <HAL_TIM_Base_Start_IT+0x4e>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e8a:	d004      	beq.n	8002e96 <HAL_TIM_Base_Start_IT+0x4e>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a12      	ldr	r2, [pc, #72]	; (8002edc <HAL_TIM_Base_Start_IT+0x94>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d111      	bne.n	8002eba <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b06      	cmp	r3, #6
 8002ea6:	d010      	beq.n	8002eca <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eb8:	e007      	b.n	8002eca <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 0201 	orr.w	r2, r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	40000400 	.word	0x40000400

08002ee0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d020      	beq.n	8002f44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d01b      	beq.n	8002f44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f06f 0202 	mvn.w	r2, #2
 8002f14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f998 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 8002f30:	e005      	b.n	8002f3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f98b 	bl	800324e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f99a 	bl	8003272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	f003 0304 	and.w	r3, r3, #4
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d020      	beq.n	8002f90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d01b      	beq.n	8002f90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f06f 0204 	mvn.w	r2, #4
 8002f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2202      	movs	r2, #2
 8002f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f972 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 8002f7c:	e005      	b.n	8002f8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f965 	bl	800324e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 f974 	bl	8003272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d020      	beq.n	8002fdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d01b      	beq.n	8002fdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f06f 0208 	mvn.w	r2, #8
 8002fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2204      	movs	r2, #4
 8002fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f003 0303 	and.w	r3, r3, #3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f94c 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 8002fc8:	e005      	b.n	8002fd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f93f 	bl	800324e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 f94e 	bl	8003272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	f003 0310 	and.w	r3, r3, #16
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d020      	beq.n	8003028 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f003 0310 	and.w	r3, r3, #16
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d01b      	beq.n	8003028 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f06f 0210 	mvn.w	r2, #16
 8002ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2208      	movs	r2, #8
 8002ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	69db      	ldr	r3, [r3, #28]
 8003006:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f926 	bl	8003260 <HAL_TIM_IC_CaptureCallback>
 8003014:	e005      	b.n	8003022 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f919 	bl	800324e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 f928 	bl	8003272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00c      	beq.n	800304c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b00      	cmp	r3, #0
 800303a:	d007      	beq.n	800304c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f06f 0201 	mvn.w	r2, #1
 8003044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe fc82 	bl	8001950 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00c      	beq.n	8003070 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305c:	2b00      	cmp	r3, #0
 800305e:	d007      	beq.n	8003070 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 fa6f 	bl	800354e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00c      	beq.n	8003094 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003080:	2b00      	cmp	r3, #0
 8003082:	d007      	beq.n	8003094 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800308c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f8f8 	bl	8003284 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f003 0320 	and.w	r3, r3, #32
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00c      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f003 0320 	and.w	r3, r3, #32
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d007      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f06f 0220 	mvn.w	r2, #32
 80030b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 fa42 	bl	800353c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030b8:	bf00      	nop
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_TIM_ConfigClockSource+0x1c>
 80030d8:	2302      	movs	r3, #2
 80030da:	e0b4      	b.n	8003246 <HAL_TIM_ConfigClockSource+0x186>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80030fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003102:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003114:	d03e      	beq.n	8003194 <HAL_TIM_ConfigClockSource+0xd4>
 8003116:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800311a:	f200 8087 	bhi.w	800322c <HAL_TIM_ConfigClockSource+0x16c>
 800311e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003122:	f000 8086 	beq.w	8003232 <HAL_TIM_ConfigClockSource+0x172>
 8003126:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800312a:	d87f      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 800312c:	2b70      	cmp	r3, #112	; 0x70
 800312e:	d01a      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0xa6>
 8003130:	2b70      	cmp	r3, #112	; 0x70
 8003132:	d87b      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 8003134:	2b60      	cmp	r3, #96	; 0x60
 8003136:	d050      	beq.n	80031da <HAL_TIM_ConfigClockSource+0x11a>
 8003138:	2b60      	cmp	r3, #96	; 0x60
 800313a:	d877      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 800313c:	2b50      	cmp	r3, #80	; 0x50
 800313e:	d03c      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0xfa>
 8003140:	2b50      	cmp	r3, #80	; 0x50
 8003142:	d873      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 8003144:	2b40      	cmp	r3, #64	; 0x40
 8003146:	d058      	beq.n	80031fa <HAL_TIM_ConfigClockSource+0x13a>
 8003148:	2b40      	cmp	r3, #64	; 0x40
 800314a:	d86f      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 800314c:	2b30      	cmp	r3, #48	; 0x30
 800314e:	d064      	beq.n	800321a <HAL_TIM_ConfigClockSource+0x15a>
 8003150:	2b30      	cmp	r3, #48	; 0x30
 8003152:	d86b      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 8003154:	2b20      	cmp	r3, #32
 8003156:	d060      	beq.n	800321a <HAL_TIM_ConfigClockSource+0x15a>
 8003158:	2b20      	cmp	r3, #32
 800315a:	d867      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
 800315c:	2b00      	cmp	r3, #0
 800315e:	d05c      	beq.n	800321a <HAL_TIM_ConfigClockSource+0x15a>
 8003160:	2b10      	cmp	r3, #16
 8003162:	d05a      	beq.n	800321a <HAL_TIM_ConfigClockSource+0x15a>
 8003164:	e062      	b.n	800322c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003176:	f000 f96a 	bl	800344e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003188:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	609a      	str	r2, [r3, #8]
      break;
 8003192:	e04f      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031a4:	f000 f953 	bl	800344e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031b6:	609a      	str	r2, [r3, #8]
      break;
 80031b8:	e03c      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031c6:	461a      	mov	r2, r3
 80031c8:	f000 f8ca 	bl	8003360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2150      	movs	r1, #80	; 0x50
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 f921 	bl	800341a <TIM_ITRx_SetConfig>
      break;
 80031d8:	e02c      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031e6:	461a      	mov	r2, r3
 80031e8:	f000 f8e8 	bl	80033bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2160      	movs	r1, #96	; 0x60
 80031f2:	4618      	mov	r0, r3
 80031f4:	f000 f911 	bl	800341a <TIM_ITRx_SetConfig>
      break;
 80031f8:	e01c      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003206:	461a      	mov	r2, r3
 8003208:	f000 f8aa 	bl	8003360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2140      	movs	r1, #64	; 0x40
 8003212:	4618      	mov	r0, r3
 8003214:	f000 f901 	bl	800341a <TIM_ITRx_SetConfig>
      break;
 8003218:	e00c      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4619      	mov	r1, r3
 8003224:	4610      	mov	r0, r2
 8003226:	f000 f8f8 	bl	800341a <TIM_ITRx_SetConfig>
      break;
 800322a:	e003      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
      break;
 8003230:	e000      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003232:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003244:	7bfb      	ldrb	r3, [r7, #15]
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr

08003260 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr

08003272 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003272:	b480      	push	{r7}
 8003274:	b083      	sub	sp, #12
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr

08003284 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr
	...

08003298 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a2b      	ldr	r2, [pc, #172]	; (8003358 <TIM_Base_SetConfig+0xc0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d007      	beq.n	80032c0 <TIM_Base_SetConfig+0x28>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b6:	d003      	beq.n	80032c0 <TIM_Base_SetConfig+0x28>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a28      	ldr	r2, [pc, #160]	; (800335c <TIM_Base_SetConfig+0xc4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d108      	bne.n	80032d2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	68fa      	ldr	r2, [r7, #12]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a20      	ldr	r2, [pc, #128]	; (8003358 <TIM_Base_SetConfig+0xc0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d007      	beq.n	80032ea <TIM_Base_SetConfig+0x52>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e0:	d003      	beq.n	80032ea <TIM_Base_SetConfig+0x52>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a1d      	ldr	r2, [pc, #116]	; (800335c <TIM_Base_SetConfig+0xc4>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d108      	bne.n	80032fc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	4313      	orrs	r3, r2
 8003308:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a0d      	ldr	r2, [pc, #52]	; (8003358 <TIM_Base_SetConfig+0xc0>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d103      	bne.n	8003330 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	f023 0201 	bic.w	r2, r3, #1
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	611a      	str	r2, [r3, #16]
  }
}
 800334e:	bf00      	nop
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	40012c00 	.word	0x40012c00
 800335c:	40000400 	.word	0x40000400

08003360 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a1b      	ldr	r3, [r3, #32]
 8003370:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	f023 0201 	bic.w	r2, r3, #1
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800338a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4313      	orrs	r3, r2
 8003394:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f023 030a 	bic.w	r3, r3, #10
 800339c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	621a      	str	r2, [r3, #32]
}
 80033b2:	bf00      	nop
 80033b4:	371c      	adds	r7, #28
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr

080033bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033bc:	b480      	push	{r7}
 80033be:	b087      	sub	sp, #28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	f023 0210 	bic.w	r2, r3, #16
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	031b      	lsls	r3, r3, #12
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4313      	orrs	r3, r2
 8003402:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	621a      	str	r2, [r3, #32]
}
 8003410:	bf00      	nop
 8003412:	371c      	adds	r7, #28
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800341a:	b480      	push	{r7}
 800341c:	b085      	sub	sp, #20
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003430:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4313      	orrs	r3, r2
 8003438:	f043 0307 	orr.w	r3, r3, #7
 800343c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	609a      	str	r2, [r3, #8]
}
 8003444:	bf00      	nop
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	bc80      	pop	{r7}
 800344c:	4770      	bx	lr

0800344e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800344e:	b480      	push	{r7}
 8003450:	b087      	sub	sp, #28
 8003452:	af00      	add	r7, sp, #0
 8003454:	60f8      	str	r0, [r7, #12]
 8003456:	60b9      	str	r1, [r7, #8]
 8003458:	607a      	str	r2, [r7, #4]
 800345a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003468:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	021a      	lsls	r2, r3, #8
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	431a      	orrs	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4313      	orrs	r3, r2
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	4313      	orrs	r3, r2
 800347a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	609a      	str	r2, [r3, #8]
}
 8003482:	bf00      	nop
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	bc80      	pop	{r7}
 800348a:	4770      	bx	lr

0800348c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e041      	b.n	8003528 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a14      	ldr	r2, [pc, #80]	; (8003534 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d009      	beq.n	80034fc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f0:	d004      	beq.n	80034fc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a10      	ldr	r2, [pc, #64]	; (8003538 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d10c      	bne.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003502:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	68ba      	ldr	r2, [r7, #8]
 800350a:	4313      	orrs	r3, r2
 800350c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3714      	adds	r7, #20
 800352c:	46bd      	mov	sp, r7
 800352e:	bc80      	pop	{r7}
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40012c00 	.word	0x40012c00
 8003538:	40000400 	.word	0x40000400

0800353c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr

08003560 <malloc>:
 8003560:	4b02      	ldr	r3, [pc, #8]	; (800356c <malloc+0xc>)
 8003562:	4601      	mov	r1, r0
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	f000 b82b 	b.w	80035c0 <_malloc_r>
 800356a:	bf00      	nop
 800356c:	200000a0 	.word	0x200000a0

08003570 <free>:
 8003570:	4b02      	ldr	r3, [pc, #8]	; (800357c <free+0xc>)
 8003572:	4601      	mov	r1, r0
 8003574:	6818      	ldr	r0, [r3, #0]
 8003576:	f000 b8f3 	b.w	8003760 <_free_r>
 800357a:	bf00      	nop
 800357c:	200000a0 	.word	0x200000a0

08003580 <sbrk_aligned>:
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	4e0e      	ldr	r6, [pc, #56]	; (80035bc <sbrk_aligned+0x3c>)
 8003584:	460c      	mov	r4, r1
 8003586:	6831      	ldr	r1, [r6, #0]
 8003588:	4605      	mov	r5, r0
 800358a:	b911      	cbnz	r1, 8003592 <sbrk_aligned+0x12>
 800358c:	f000 f8ac 	bl	80036e8 <_sbrk_r>
 8003590:	6030      	str	r0, [r6, #0]
 8003592:	4621      	mov	r1, r4
 8003594:	4628      	mov	r0, r5
 8003596:	f000 f8a7 	bl	80036e8 <_sbrk_r>
 800359a:	1c43      	adds	r3, r0, #1
 800359c:	d00a      	beq.n	80035b4 <sbrk_aligned+0x34>
 800359e:	1cc4      	adds	r4, r0, #3
 80035a0:	f024 0403 	bic.w	r4, r4, #3
 80035a4:	42a0      	cmp	r0, r4
 80035a6:	d007      	beq.n	80035b8 <sbrk_aligned+0x38>
 80035a8:	1a21      	subs	r1, r4, r0
 80035aa:	4628      	mov	r0, r5
 80035ac:	f000 f89c 	bl	80036e8 <_sbrk_r>
 80035b0:	3001      	adds	r0, #1
 80035b2:	d101      	bne.n	80035b8 <sbrk_aligned+0x38>
 80035b4:	f04f 34ff 	mov.w	r4, #4294967295
 80035b8:	4620      	mov	r0, r4
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
 80035bc:	20000168 	.word	0x20000168

080035c0 <_malloc_r>:
 80035c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035c4:	1ccd      	adds	r5, r1, #3
 80035c6:	f025 0503 	bic.w	r5, r5, #3
 80035ca:	3508      	adds	r5, #8
 80035cc:	2d0c      	cmp	r5, #12
 80035ce:	bf38      	it	cc
 80035d0:	250c      	movcc	r5, #12
 80035d2:	2d00      	cmp	r5, #0
 80035d4:	4607      	mov	r7, r0
 80035d6:	db01      	blt.n	80035dc <_malloc_r+0x1c>
 80035d8:	42a9      	cmp	r1, r5
 80035da:	d905      	bls.n	80035e8 <_malloc_r+0x28>
 80035dc:	230c      	movs	r3, #12
 80035de:	2600      	movs	r6, #0
 80035e0:	603b      	str	r3, [r7, #0]
 80035e2:	4630      	mov	r0, r6
 80035e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80036bc <_malloc_r+0xfc>
 80035ec:	f000 f868 	bl	80036c0 <__malloc_lock>
 80035f0:	f8d8 3000 	ldr.w	r3, [r8]
 80035f4:	461c      	mov	r4, r3
 80035f6:	bb5c      	cbnz	r4, 8003650 <_malloc_r+0x90>
 80035f8:	4629      	mov	r1, r5
 80035fa:	4638      	mov	r0, r7
 80035fc:	f7ff ffc0 	bl	8003580 <sbrk_aligned>
 8003600:	1c43      	adds	r3, r0, #1
 8003602:	4604      	mov	r4, r0
 8003604:	d155      	bne.n	80036b2 <_malloc_r+0xf2>
 8003606:	f8d8 4000 	ldr.w	r4, [r8]
 800360a:	4626      	mov	r6, r4
 800360c:	2e00      	cmp	r6, #0
 800360e:	d145      	bne.n	800369c <_malloc_r+0xdc>
 8003610:	2c00      	cmp	r4, #0
 8003612:	d048      	beq.n	80036a6 <_malloc_r+0xe6>
 8003614:	6823      	ldr	r3, [r4, #0]
 8003616:	4631      	mov	r1, r6
 8003618:	4638      	mov	r0, r7
 800361a:	eb04 0903 	add.w	r9, r4, r3
 800361e:	f000 f863 	bl	80036e8 <_sbrk_r>
 8003622:	4581      	cmp	r9, r0
 8003624:	d13f      	bne.n	80036a6 <_malloc_r+0xe6>
 8003626:	6821      	ldr	r1, [r4, #0]
 8003628:	4638      	mov	r0, r7
 800362a:	1a6d      	subs	r5, r5, r1
 800362c:	4629      	mov	r1, r5
 800362e:	f7ff ffa7 	bl	8003580 <sbrk_aligned>
 8003632:	3001      	adds	r0, #1
 8003634:	d037      	beq.n	80036a6 <_malloc_r+0xe6>
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	442b      	add	r3, r5
 800363a:	6023      	str	r3, [r4, #0]
 800363c:	f8d8 3000 	ldr.w	r3, [r8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d038      	beq.n	80036b6 <_malloc_r+0xf6>
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	42a2      	cmp	r2, r4
 8003648:	d12b      	bne.n	80036a2 <_malloc_r+0xe2>
 800364a:	2200      	movs	r2, #0
 800364c:	605a      	str	r2, [r3, #4]
 800364e:	e00f      	b.n	8003670 <_malloc_r+0xb0>
 8003650:	6822      	ldr	r2, [r4, #0]
 8003652:	1b52      	subs	r2, r2, r5
 8003654:	d41f      	bmi.n	8003696 <_malloc_r+0xd6>
 8003656:	2a0b      	cmp	r2, #11
 8003658:	d917      	bls.n	800368a <_malloc_r+0xca>
 800365a:	1961      	adds	r1, r4, r5
 800365c:	42a3      	cmp	r3, r4
 800365e:	6025      	str	r5, [r4, #0]
 8003660:	bf18      	it	ne
 8003662:	6059      	strne	r1, [r3, #4]
 8003664:	6863      	ldr	r3, [r4, #4]
 8003666:	bf08      	it	eq
 8003668:	f8c8 1000 	streq.w	r1, [r8]
 800366c:	5162      	str	r2, [r4, r5]
 800366e:	604b      	str	r3, [r1, #4]
 8003670:	4638      	mov	r0, r7
 8003672:	f104 060b 	add.w	r6, r4, #11
 8003676:	f000 f829 	bl	80036cc <__malloc_unlock>
 800367a:	f026 0607 	bic.w	r6, r6, #7
 800367e:	1d23      	adds	r3, r4, #4
 8003680:	1af2      	subs	r2, r6, r3
 8003682:	d0ae      	beq.n	80035e2 <_malloc_r+0x22>
 8003684:	1b9b      	subs	r3, r3, r6
 8003686:	50a3      	str	r3, [r4, r2]
 8003688:	e7ab      	b.n	80035e2 <_malloc_r+0x22>
 800368a:	42a3      	cmp	r3, r4
 800368c:	6862      	ldr	r2, [r4, #4]
 800368e:	d1dd      	bne.n	800364c <_malloc_r+0x8c>
 8003690:	f8c8 2000 	str.w	r2, [r8]
 8003694:	e7ec      	b.n	8003670 <_malloc_r+0xb0>
 8003696:	4623      	mov	r3, r4
 8003698:	6864      	ldr	r4, [r4, #4]
 800369a:	e7ac      	b.n	80035f6 <_malloc_r+0x36>
 800369c:	4634      	mov	r4, r6
 800369e:	6876      	ldr	r6, [r6, #4]
 80036a0:	e7b4      	b.n	800360c <_malloc_r+0x4c>
 80036a2:	4613      	mov	r3, r2
 80036a4:	e7cc      	b.n	8003640 <_malloc_r+0x80>
 80036a6:	230c      	movs	r3, #12
 80036a8:	4638      	mov	r0, r7
 80036aa:	603b      	str	r3, [r7, #0]
 80036ac:	f000 f80e 	bl	80036cc <__malloc_unlock>
 80036b0:	e797      	b.n	80035e2 <_malloc_r+0x22>
 80036b2:	6025      	str	r5, [r4, #0]
 80036b4:	e7dc      	b.n	8003670 <_malloc_r+0xb0>
 80036b6:	605b      	str	r3, [r3, #4]
 80036b8:	deff      	udf	#255	; 0xff
 80036ba:	bf00      	nop
 80036bc:	20000164 	.word	0x20000164

080036c0 <__malloc_lock>:
 80036c0:	4801      	ldr	r0, [pc, #4]	; (80036c8 <__malloc_lock+0x8>)
 80036c2:	f000 b84b 	b.w	800375c <__retarget_lock_acquire_recursive>
 80036c6:	bf00      	nop
 80036c8:	200002a8 	.word	0x200002a8

080036cc <__malloc_unlock>:
 80036cc:	4801      	ldr	r0, [pc, #4]	; (80036d4 <__malloc_unlock+0x8>)
 80036ce:	f000 b846 	b.w	800375e <__retarget_lock_release_recursive>
 80036d2:	bf00      	nop
 80036d4:	200002a8 	.word	0x200002a8

080036d8 <memset>:
 80036d8:	4603      	mov	r3, r0
 80036da:	4402      	add	r2, r0
 80036dc:	4293      	cmp	r3, r2
 80036de:	d100      	bne.n	80036e2 <memset+0xa>
 80036e0:	4770      	bx	lr
 80036e2:	f803 1b01 	strb.w	r1, [r3], #1
 80036e6:	e7f9      	b.n	80036dc <memset+0x4>

080036e8 <_sbrk_r>:
 80036e8:	b538      	push	{r3, r4, r5, lr}
 80036ea:	2300      	movs	r3, #0
 80036ec:	4d05      	ldr	r5, [pc, #20]	; (8003704 <_sbrk_r+0x1c>)
 80036ee:	4604      	mov	r4, r0
 80036f0:	4608      	mov	r0, r1
 80036f2:	602b      	str	r3, [r5, #0]
 80036f4:	f7fe fb2c 	bl	8001d50 <_sbrk>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d102      	bne.n	8003702 <_sbrk_r+0x1a>
 80036fc:	682b      	ldr	r3, [r5, #0]
 80036fe:	b103      	cbz	r3, 8003702 <_sbrk_r+0x1a>
 8003700:	6023      	str	r3, [r4, #0]
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	200002a4 	.word	0x200002a4

08003708 <__errno>:
 8003708:	4b01      	ldr	r3, [pc, #4]	; (8003710 <__errno+0x8>)
 800370a:	6818      	ldr	r0, [r3, #0]
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	200000a0 	.word	0x200000a0

08003714 <__libc_init_array>:
 8003714:	b570      	push	{r4, r5, r6, lr}
 8003716:	2600      	movs	r6, #0
 8003718:	4d0c      	ldr	r5, [pc, #48]	; (800374c <__libc_init_array+0x38>)
 800371a:	4c0d      	ldr	r4, [pc, #52]	; (8003750 <__libc_init_array+0x3c>)
 800371c:	1b64      	subs	r4, r4, r5
 800371e:	10a4      	asrs	r4, r4, #2
 8003720:	42a6      	cmp	r6, r4
 8003722:	d109      	bne.n	8003738 <__libc_init_array+0x24>
 8003724:	f000 f864 	bl	80037f0 <_init>
 8003728:	2600      	movs	r6, #0
 800372a:	4d0a      	ldr	r5, [pc, #40]	; (8003754 <__libc_init_array+0x40>)
 800372c:	4c0a      	ldr	r4, [pc, #40]	; (8003758 <__libc_init_array+0x44>)
 800372e:	1b64      	subs	r4, r4, r5
 8003730:	10a4      	asrs	r4, r4, #2
 8003732:	42a6      	cmp	r6, r4
 8003734:	d105      	bne.n	8003742 <__libc_init_array+0x2e>
 8003736:	bd70      	pop	{r4, r5, r6, pc}
 8003738:	f855 3b04 	ldr.w	r3, [r5], #4
 800373c:	4798      	blx	r3
 800373e:	3601      	adds	r6, #1
 8003740:	e7ee      	b.n	8003720 <__libc_init_array+0xc>
 8003742:	f855 3b04 	ldr.w	r3, [r5], #4
 8003746:	4798      	blx	r3
 8003748:	3601      	adds	r6, #1
 800374a:	e7f2      	b.n	8003732 <__libc_init_array+0x1e>
 800374c:	0800382c 	.word	0x0800382c
 8003750:	0800382c 	.word	0x0800382c
 8003754:	0800382c 	.word	0x0800382c
 8003758:	08003830 	.word	0x08003830

0800375c <__retarget_lock_acquire_recursive>:
 800375c:	4770      	bx	lr

0800375e <__retarget_lock_release_recursive>:
 800375e:	4770      	bx	lr

08003760 <_free_r>:
 8003760:	b538      	push	{r3, r4, r5, lr}
 8003762:	4605      	mov	r5, r0
 8003764:	2900      	cmp	r1, #0
 8003766:	d040      	beq.n	80037ea <_free_r+0x8a>
 8003768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800376c:	1f0c      	subs	r4, r1, #4
 800376e:	2b00      	cmp	r3, #0
 8003770:	bfb8      	it	lt
 8003772:	18e4      	addlt	r4, r4, r3
 8003774:	f7ff ffa4 	bl	80036c0 <__malloc_lock>
 8003778:	4a1c      	ldr	r2, [pc, #112]	; (80037ec <_free_r+0x8c>)
 800377a:	6813      	ldr	r3, [r2, #0]
 800377c:	b933      	cbnz	r3, 800378c <_free_r+0x2c>
 800377e:	6063      	str	r3, [r4, #4]
 8003780:	6014      	str	r4, [r2, #0]
 8003782:	4628      	mov	r0, r5
 8003784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003788:	f7ff bfa0 	b.w	80036cc <__malloc_unlock>
 800378c:	42a3      	cmp	r3, r4
 800378e:	d908      	bls.n	80037a2 <_free_r+0x42>
 8003790:	6820      	ldr	r0, [r4, #0]
 8003792:	1821      	adds	r1, r4, r0
 8003794:	428b      	cmp	r3, r1
 8003796:	bf01      	itttt	eq
 8003798:	6819      	ldreq	r1, [r3, #0]
 800379a:	685b      	ldreq	r3, [r3, #4]
 800379c:	1809      	addeq	r1, r1, r0
 800379e:	6021      	streq	r1, [r4, #0]
 80037a0:	e7ed      	b.n	800377e <_free_r+0x1e>
 80037a2:	461a      	mov	r2, r3
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	b10b      	cbz	r3, 80037ac <_free_r+0x4c>
 80037a8:	42a3      	cmp	r3, r4
 80037aa:	d9fa      	bls.n	80037a2 <_free_r+0x42>
 80037ac:	6811      	ldr	r1, [r2, #0]
 80037ae:	1850      	adds	r0, r2, r1
 80037b0:	42a0      	cmp	r0, r4
 80037b2:	d10b      	bne.n	80037cc <_free_r+0x6c>
 80037b4:	6820      	ldr	r0, [r4, #0]
 80037b6:	4401      	add	r1, r0
 80037b8:	1850      	adds	r0, r2, r1
 80037ba:	4283      	cmp	r3, r0
 80037bc:	6011      	str	r1, [r2, #0]
 80037be:	d1e0      	bne.n	8003782 <_free_r+0x22>
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	4408      	add	r0, r1
 80037c6:	6010      	str	r0, [r2, #0]
 80037c8:	6053      	str	r3, [r2, #4]
 80037ca:	e7da      	b.n	8003782 <_free_r+0x22>
 80037cc:	d902      	bls.n	80037d4 <_free_r+0x74>
 80037ce:	230c      	movs	r3, #12
 80037d0:	602b      	str	r3, [r5, #0]
 80037d2:	e7d6      	b.n	8003782 <_free_r+0x22>
 80037d4:	6820      	ldr	r0, [r4, #0]
 80037d6:	1821      	adds	r1, r4, r0
 80037d8:	428b      	cmp	r3, r1
 80037da:	bf01      	itttt	eq
 80037dc:	6819      	ldreq	r1, [r3, #0]
 80037de:	685b      	ldreq	r3, [r3, #4]
 80037e0:	1809      	addeq	r1, r1, r0
 80037e2:	6021      	streq	r1, [r4, #0]
 80037e4:	6063      	str	r3, [r4, #4]
 80037e6:	6054      	str	r4, [r2, #4]
 80037e8:	e7cb      	b.n	8003782 <_free_r+0x22>
 80037ea:	bd38      	pop	{r3, r4, r5, pc}
 80037ec:	20000164 	.word	0x20000164

080037f0 <_init>:
 80037f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f2:	bf00      	nop
 80037f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037f6:	bc08      	pop	{r3}
 80037f8:	469e      	mov	lr, r3
 80037fa:	4770      	bx	lr

080037fc <_fini>:
 80037fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037fe:	bf00      	nop
 8003800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003802:	bc08      	pop	{r3}
 8003804:	469e      	mov	lr, r3
 8003806:	4770      	bx	lr
