---
title: Threshold-defined logic and interconnect for protection against reverse engineering
authors: [Jae-Won Jang, Asmit De, Deepak Vontela, Ithihasa Nirmala, Swaroop Ghosh, Anirudh Iyengar]
publication: IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems (TCAD)
year: 2018-12-14
link: https://doi.org/10.1109/TCAD.2018.2887056
type: journal
---
