<stg><name>matrix_mult</name>


<trans_list>

<trans id="1200" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="14" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="25" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="27" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="35" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="37" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="47" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:4  %a_buff_0 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:5  %a_buff_1 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
:6  %a_buff_2 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:7  %a_buff_3 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:8  %a_buff_4 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
:9  %a_buff_5 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
:10  %a_buff_6 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
:11  %a_buff_7 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
:12  %a_buff_8 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
:13  %a_buff_9 = alloca [20 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
:14  %b_buff = alloca [200 x i64], align 8

]]></Node>
<StgValue><ssdm name="b_buff"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:15  %c_buff = alloca [400 x i32], align 4

]]></Node>
<StgValue><ssdm name="c_buff"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln19 = icmp eq i5 %i_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln19, label %.preheader3.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_0:2  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_0:3  %shl_ln22_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln22_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="7">
<![CDATA[
hls_label_0:4  %zext_ln22_21 = zext i7 %shl_ln22_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln22_21"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:5  %add_ln22 = add i9 %shl_ln, %zext_ln22_21

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:7  %zext_ln22_1 = zext i9 %add_ln22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:8  %a_addr = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:9  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:11  %or_ln22 = or i9 %add_ln22, 1

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:12  %zext_ln22_2 = zext i9 %or_ln22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:13  %a_addr_1 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:14  %a_load_1 = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:9  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:14  %a_load_1 = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:16  %or_ln22_1 = or i9 %add_ln22, 2

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:17  %zext_ln22_3 = zext i9 %or_ln22_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:18  %a_addr_2 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:19  %a_load_2 = load i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:21  %or_ln22_2 = or i9 %add_ln22, 3

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:22  %zext_ln22_4 = zext i9 %or_ln22_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:23  %a_addr_3 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:24  %a_load_3 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:19  %a_load_2 = load i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:24  %a_load_3 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:26  %add_ln22_1 = add i9 %add_ln22, 4

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:27  %zext_ln22_5 = zext i9 %add_ln22_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:28  %a_addr_4 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_5

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:29  %a_load_4 = load i32* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:31  %add_ln22_2 = add i9 %add_ln22, 5

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:32  %zext_ln22_6 = zext i9 %add_ln22_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:33  %a_addr_5 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_6

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:34  %a_load_5 = load i32* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:29  %a_load_4 = load i32* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:34  %a_load_5 = load i32* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:36  %add_ln22_3 = add i9 %add_ln22, 6

]]></Node>
<StgValue><ssdm name="add_ln22_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:37  %zext_ln22_7 = zext i9 %add_ln22_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_7"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:38  %a_addr_6 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_7

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:39  %a_load_6 = load i32* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:41  %add_ln22_4 = add i9 %add_ln22, 7

]]></Node>
<StgValue><ssdm name="add_ln22_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:42  %zext_ln22_8 = zext i9 %add_ln22_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_8"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:43  %a_addr_7 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_8

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:44  %a_load_7 = load i32* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:39  %a_load_6 = load i32* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:44  %a_load_7 = load i32* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:46  %add_ln22_5 = add i9 %add_ln22, 8

]]></Node>
<StgValue><ssdm name="add_ln22_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:47  %zext_ln22_9 = zext i9 %add_ln22_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_9"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:48  %a_addr_8 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_9

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:49  %a_load_8 = load i32* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:51  %add_ln22_6 = add i9 %add_ln22, 9

]]></Node>
<StgValue><ssdm name="add_ln22_6"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:52  %zext_ln22_10 = zext i9 %add_ln22_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_10"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:53  %a_addr_9 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_10

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:54  %a_load_9 = load i32* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:49  %a_load_8 = load i32* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:54  %a_load_9 = load i32* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:56  %add_ln22_7 = add i9 %add_ln22, 10

]]></Node>
<StgValue><ssdm name="add_ln22_7"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:57  %zext_ln22_11 = zext i9 %add_ln22_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_11"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:58  %a_addr_10 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_11

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:59  %a_load_10 = load i32* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:62  %add_ln22_8 = add i9 %add_ln22, 11

]]></Node>
<StgValue><ssdm name="add_ln22_8"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:63  %zext_ln22_12 = zext i9 %add_ln22_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_12"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:64  %a_addr_11 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_12

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:65  %a_load_11 = load i32* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
hls_label_0:6  %zext_ln22 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:10  %a_buff_0_addr = getelementptr [20 x i64]* %a_buff_0, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:15  %a_buff_1_addr = getelementptr [20 x i64]* %a_buff_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:59  %a_load_10 = load i32* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:60  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_10, i32 %a_load)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:61  store i64 %tmp_s, i64* %a_buff_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:65  %a_load_11 = load i32* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:66  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_11, i32 %a_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:67  store i64 %tmp_1, i64* %a_buff_1_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:68  %add_ln22_9 = add i9 %add_ln22, 12

]]></Node>
<StgValue><ssdm name="add_ln22_9"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:69  %zext_ln22_13 = zext i9 %add_ln22_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_13"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:70  %a_addr_12 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_13

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:71  %a_load_12 = load i32* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:74  %add_ln22_10 = add i9 %add_ln22, 13

]]></Node>
<StgValue><ssdm name="add_ln22_10"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:75  %zext_ln22_14 = zext i9 %add_ln22_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_14"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:76  %a_addr_13 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_14

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:77  %a_load_13 = load i32* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:20  %a_buff_2_addr = getelementptr [20 x i64]* %a_buff_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_2_addr"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:25  %a_buff_3_addr = getelementptr [20 x i64]* %a_buff_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_3_addr"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:71  %a_load_12 = load i32* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:72  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_12, i32 %a_load_2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:73  store i64 %tmp_2, i64* %a_buff_2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:77  %a_load_13 = load i32* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:78  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_13, i32 %a_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:79  store i64 %tmp_3, i64* %a_buff_3_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:80  %add_ln22_11 = add i9 %add_ln22, 14

]]></Node>
<StgValue><ssdm name="add_ln22_11"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:81  %zext_ln22_15 = zext i9 %add_ln22_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_15"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:82  %a_addr_14 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_15

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:83  %a_load_14 = load i32* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:86  %add_ln22_12 = add i9 %add_ln22, 15

]]></Node>
<StgValue><ssdm name="add_ln22_12"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:87  %zext_ln22_16 = zext i9 %add_ln22_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_16"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:88  %a_addr_15 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_16

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:89  %a_load_15 = load i32* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:30  %a_buff_4_addr = getelementptr [20 x i64]* %a_buff_4, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_4_addr"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:35  %a_buff_5_addr = getelementptr [20 x i64]* %a_buff_5, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_5_addr"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:83  %a_load_14 = load i32* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:84  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_14, i32 %a_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:85  store i64 %tmp_4, i64* %a_buff_4_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:89  %a_load_15 = load i32* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:90  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_15, i32 %a_load_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:91  store i64 %tmp_5, i64* %a_buff_5_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:92  %add_ln22_13 = add i9 %add_ln22, 16

]]></Node>
<StgValue><ssdm name="add_ln22_13"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:93  %zext_ln22_17 = zext i9 %add_ln22_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_17"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:94  %a_addr_16 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_17

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:95  %a_load_16 = load i32* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:98  %add_ln22_14 = add i9 %add_ln22, 17

]]></Node>
<StgValue><ssdm name="add_ln22_14"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:99  %zext_ln22_18 = zext i9 %add_ln22_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_18"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:100  %a_addr_17 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_18

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:101  %a_load_17 = load i32* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:40  %a_buff_6_addr = getelementptr [20 x i64]* %a_buff_6, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_6_addr"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:45  %a_buff_7_addr = getelementptr [20 x i64]* %a_buff_7, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_7_addr"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:95  %a_load_16 = load i32* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:96  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_16, i32 %a_load_6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:97  store i64 %tmp_6, i64* %a_buff_6_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:101  %a_load_17 = load i32* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:102  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_17, i32 %a_load_7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:103  store i64 %tmp_7, i64* %a_buff_7_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:104  %add_ln22_15 = add i9 %add_ln22, 18

]]></Node>
<StgValue><ssdm name="add_ln22_15"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:105  %zext_ln22_19 = zext i9 %add_ln22_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_19"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:106  %a_addr_18 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_19

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:107  %a_load_18 = load i32* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:110  %add_ln22_16 = add i9 %add_ln22, 19

]]></Node>
<StgValue><ssdm name="add_ln22_16"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:111  %zext_ln22_20 = zext i9 %add_ln22_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_20"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:112  %a_addr_19 = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln22_20

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:113  %a_load_19 = load i32* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:50  %a_buff_8_addr = getelementptr [20 x i64]* %a_buff_8, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_8_addr"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %a_buff_9_addr = getelementptr [20 x i64]* %a_buff_9, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_9_addr"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:107  %a_load_18 = load i32* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:108  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_18, i32 %a_load_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:109  store i64 %tmp_8, i64* %a_buff_8_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:113  %a_load_19 = load i32* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:114  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_19, i32 %a_load_9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
hls_label_0:115  store i64 %tmp_9, i64* %a_buff_9_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:116  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:117  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %i1_0 = phi i5 [ %i_1, %hls_label_1 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader3:1  %phi_mul = phi i11 [ %add_ln29_35, %hls_label_1 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:2  %icmp_ln26 = icmp eq i5 %i1_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:4  %i_1 = add i5 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln26, label %.preheader1.preheader, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_1:2  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i1_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_1:3  %shl_ln29_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i1_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln29_1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="7">
<![CDATA[
hls_label_1:4  %zext_ln29_1 = zext i7 %shl_ln29_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:5  %add_ln29 = add i9 %shl_ln1, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:6  %zext_ln29 = zext i9 %add_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:7  %b_addr = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:8  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:9  %icmp_ln29 = icmp ult i5 %i1_0, 10

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:10  %add_ln29_17 = add i5 %i1_0, -10

]]></Node>
<StgValue><ssdm name="add_ln29_17"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1:11  %select_ln29 = select i1 %icmp_ln29, i5 %i1_0, i5 %add_ln29_17

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
hls_label_1:76  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %phi_mul, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
hls_label_1:77  %shl_ln29_2 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_13, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln29_2"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:78  %empty_10 = or i6 %shl_ln29_2, 31

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:79  %icmp_ln29_1 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:80  %zext_ln29_26 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_26"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:81  %zext_ln29_27 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_27"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:84  %select_ln29_1 = select i1 %icmp_ln29_1, i7 %zext_ln29_26, i7 %zext_ln29_27

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:85  %select_ln29_2 = select i1 %icmp_ln29_1, i7 %zext_ln29_27, i7 %zext_ln29_26

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:87  %xor_ln29_1 = xor i7 %select_ln29_1, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_1"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:89  %zext_ln29_30 = zext i7 %select_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_30"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:90  %zext_ln29_31 = zext i7 %xor_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_31"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:94  %shl_ln29_3 = shl i64 -1, %zext_ln29_30

]]></Node>
<StgValue><ssdm name="shl_ln29_3"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:95  %lshr_ln29 = lshr i64 -1, %zext_ln29_31

]]></Node>
<StgValue><ssdm name="lshr_ln29"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:96  %and_ln29 = and i64 %shl_ln29_3, %lshr_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
hls_label_1:99  %tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_13, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="3">
<![CDATA[
hls_label_1:100  %zext_ln29_32 = zext i3 %tmp_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln29_32"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:101  %shl_ln29_4 = shl i8 15, %zext_ln29_32

]]></Node>
<StgValue><ssdm name="shl_ln29_4"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:103  %or_ln29 = or i9 %add_ln29, 1

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:104  %zext_ln29_3 = zext i9 %or_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:105  %b_addr_1 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:106  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:107  %icmp_ln29_2 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:108  %zext_ln29_33 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_33"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:109  %zext_ln29_34 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_34"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:112  %select_ln29_5 = select i1 %icmp_ln29_2, i7 %zext_ln29_33, i7 %zext_ln29_34

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:113  %select_ln29_6 = select i1 %icmp_ln29_2, i7 %zext_ln29_34, i7 %zext_ln29_33

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:115  %xor_ln29_3 = xor i7 %select_ln29_5, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_3"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:117  %zext_ln29_37 = zext i7 %select_ln29_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_37"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:118  %zext_ln29_38 = zext i7 %xor_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_38"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:122  %shl_ln29_6 = shl i64 -1, %zext_ln29_37

]]></Node>
<StgValue><ssdm name="shl_ln29_6"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:123  %lshr_ln29_1 = lshr i64 -1, %zext_ln29_38

]]></Node>
<StgValue><ssdm name="lshr_ln29_1"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:124  %and_ln29_2 = and i64 %shl_ln29_6, %lshr_ln29_1

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:132  %icmp_ln29_3 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:133  %zext_ln29_39 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_39"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:134  %zext_ln29_40 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_40"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:137  %select_ln29_9 = select i1 %icmp_ln29_3, i7 %zext_ln29_39, i7 %zext_ln29_40

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:138  %select_ln29_10 = select i1 %icmp_ln29_3, i7 %zext_ln29_40, i7 %zext_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:140  %xor_ln29_5 = xor i7 %select_ln29_9, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_5"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:142  %zext_ln29_43 = zext i7 %select_ln29_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_43"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:143  %zext_ln29_44 = zext i7 %xor_ln29_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_44"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:147  %shl_ln29_8 = shl i64 -1, %zext_ln29_43

]]></Node>
<StgValue><ssdm name="shl_ln29_8"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:148  %lshr_ln29_2 = lshr i64 -1, %zext_ln29_44

]]></Node>
<StgValue><ssdm name="lshr_ln29_2"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:149  %and_ln29_4 = and i64 %shl_ln29_8, %lshr_ln29_2

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:157  %icmp_ln29_4 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:158  %zext_ln29_45 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_45"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:159  %zext_ln29_46 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_46"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:162  %select_ln29_13 = select i1 %icmp_ln29_4, i7 %zext_ln29_45, i7 %zext_ln29_46

]]></Node>
<StgValue><ssdm name="select_ln29_13"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:163  %select_ln29_14 = select i1 %icmp_ln29_4, i7 %zext_ln29_46, i7 %zext_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_14"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:165  %xor_ln29_7 = xor i7 %select_ln29_13, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_7"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:167  %zext_ln29_49 = zext i7 %select_ln29_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_49"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:168  %zext_ln29_50 = zext i7 %xor_ln29_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_50"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:172  %shl_ln29_10 = shl i64 -1, %zext_ln29_49

]]></Node>
<StgValue><ssdm name="shl_ln29_10"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:173  %lshr_ln29_3 = lshr i64 -1, %zext_ln29_50

]]></Node>
<StgValue><ssdm name="lshr_ln29_3"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:174  %and_ln29_6 = and i64 %shl_ln29_10, %lshr_ln29_3

]]></Node>
<StgValue><ssdm name="and_ln29_6"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:182  %icmp_ln29_5 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:183  %zext_ln29_51 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_51"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:184  %zext_ln29_52 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_52"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:187  %select_ln29_17 = select i1 %icmp_ln29_5, i7 %zext_ln29_51, i7 %zext_ln29_52

]]></Node>
<StgValue><ssdm name="select_ln29_17"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:188  %select_ln29_18 = select i1 %icmp_ln29_5, i7 %zext_ln29_52, i7 %zext_ln29_51

]]></Node>
<StgValue><ssdm name="select_ln29_18"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:190  %xor_ln29_9 = xor i7 %select_ln29_17, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_9"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:192  %zext_ln29_55 = zext i7 %select_ln29_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_55"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:193  %zext_ln29_56 = zext i7 %xor_ln29_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_56"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:197  %shl_ln29_12 = shl i64 -1, %zext_ln29_55

]]></Node>
<StgValue><ssdm name="shl_ln29_12"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:198  %lshr_ln29_4 = lshr i64 -1, %zext_ln29_56

]]></Node>
<StgValue><ssdm name="lshr_ln29_4"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:199  %and_ln29_8 = and i64 %shl_ln29_12, %lshr_ln29_4

]]></Node>
<StgValue><ssdm name="and_ln29_8"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:207  %icmp_ln29_6 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:208  %zext_ln29_57 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_57"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:209  %zext_ln29_58 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_58"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:212  %select_ln29_21 = select i1 %icmp_ln29_6, i7 %zext_ln29_57, i7 %zext_ln29_58

]]></Node>
<StgValue><ssdm name="select_ln29_21"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:213  %select_ln29_22 = select i1 %icmp_ln29_6, i7 %zext_ln29_58, i7 %zext_ln29_57

]]></Node>
<StgValue><ssdm name="select_ln29_22"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:215  %xor_ln29_11 = xor i7 %select_ln29_21, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_11"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:217  %zext_ln29_61 = zext i7 %select_ln29_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_61"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:218  %zext_ln29_62 = zext i7 %xor_ln29_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_62"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:222  %shl_ln29_14 = shl i64 -1, %zext_ln29_61

]]></Node>
<StgValue><ssdm name="shl_ln29_14"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:223  %lshr_ln29_5 = lshr i64 -1, %zext_ln29_62

]]></Node>
<StgValue><ssdm name="lshr_ln29_5"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:224  %and_ln29_10 = and i64 %shl_ln29_14, %lshr_ln29_5

]]></Node>
<StgValue><ssdm name="and_ln29_10"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:232  %icmp_ln29_7 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:233  %zext_ln29_63 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_63"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:234  %zext_ln29_64 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_64"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:237  %select_ln29_25 = select i1 %icmp_ln29_7, i7 %zext_ln29_63, i7 %zext_ln29_64

]]></Node>
<StgValue><ssdm name="select_ln29_25"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:238  %select_ln29_26 = select i1 %icmp_ln29_7, i7 %zext_ln29_64, i7 %zext_ln29_63

]]></Node>
<StgValue><ssdm name="select_ln29_26"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:240  %xor_ln29_13 = xor i7 %select_ln29_25, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_13"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:242  %zext_ln29_67 = zext i7 %select_ln29_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_67"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:243  %zext_ln29_68 = zext i7 %xor_ln29_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_68"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:247  %shl_ln29_16 = shl i64 -1, %zext_ln29_67

]]></Node>
<StgValue><ssdm name="shl_ln29_16"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:248  %lshr_ln29_6 = lshr i64 -1, %zext_ln29_68

]]></Node>
<StgValue><ssdm name="lshr_ln29_6"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:249  %and_ln29_12 = and i64 %shl_ln29_16, %lshr_ln29_6

]]></Node>
<StgValue><ssdm name="and_ln29_12"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:257  %icmp_ln29_8 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:258  %zext_ln29_69 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_69"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:259  %zext_ln29_70 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_70"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:262  %select_ln29_29 = select i1 %icmp_ln29_8, i7 %zext_ln29_69, i7 %zext_ln29_70

]]></Node>
<StgValue><ssdm name="select_ln29_29"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:263  %select_ln29_30 = select i1 %icmp_ln29_8, i7 %zext_ln29_70, i7 %zext_ln29_69

]]></Node>
<StgValue><ssdm name="select_ln29_30"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:265  %xor_ln29_15 = xor i7 %select_ln29_29, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_15"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:267  %zext_ln29_73 = zext i7 %select_ln29_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_73"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:268  %zext_ln29_74 = zext i7 %xor_ln29_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_74"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:272  %shl_ln29_18 = shl i64 -1, %zext_ln29_73

]]></Node>
<StgValue><ssdm name="shl_ln29_18"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:273  %lshr_ln29_7 = lshr i64 -1, %zext_ln29_74

]]></Node>
<StgValue><ssdm name="lshr_ln29_7"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:274  %and_ln29_14 = and i64 %shl_ln29_18, %lshr_ln29_7

]]></Node>
<StgValue><ssdm name="and_ln29_14"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:282  %icmp_ln29_9 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:283  %zext_ln29_75 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_75"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:284  %zext_ln29_76 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_76"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:287  %select_ln29_33 = select i1 %icmp_ln29_9, i7 %zext_ln29_75, i7 %zext_ln29_76

]]></Node>
<StgValue><ssdm name="select_ln29_33"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:288  %select_ln29_34 = select i1 %icmp_ln29_9, i7 %zext_ln29_76, i7 %zext_ln29_75

]]></Node>
<StgValue><ssdm name="select_ln29_34"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:290  %xor_ln29_17 = xor i7 %select_ln29_33, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_17"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:292  %zext_ln29_79 = zext i7 %select_ln29_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_79"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:293  %zext_ln29_80 = zext i7 %xor_ln29_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_80"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:297  %shl_ln29_20 = shl i64 -1, %zext_ln29_79

]]></Node>
<StgValue><ssdm name="shl_ln29_20"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:298  %lshr_ln29_8 = lshr i64 -1, %zext_ln29_80

]]></Node>
<StgValue><ssdm name="lshr_ln29_8"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:299  %and_ln29_16 = and i64 %shl_ln29_20, %lshr_ln29_8

]]></Node>
<StgValue><ssdm name="and_ln29_16"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:307  %icmp_ln29_10 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:308  %zext_ln29_81 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_81"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:309  %zext_ln29_82 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_82"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:312  %select_ln29_37 = select i1 %icmp_ln29_10, i7 %zext_ln29_81, i7 %zext_ln29_82

]]></Node>
<StgValue><ssdm name="select_ln29_37"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:313  %select_ln29_38 = select i1 %icmp_ln29_10, i7 %zext_ln29_82, i7 %zext_ln29_81

]]></Node>
<StgValue><ssdm name="select_ln29_38"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:315  %xor_ln29_19 = xor i7 %select_ln29_37, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_19"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:317  %zext_ln29_85 = zext i7 %select_ln29_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_85"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:318  %zext_ln29_86 = zext i7 %xor_ln29_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_86"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:322  %shl_ln29_22 = shl i64 -1, %zext_ln29_85

]]></Node>
<StgValue><ssdm name="shl_ln29_22"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:323  %lshr_ln29_9 = lshr i64 -1, %zext_ln29_86

]]></Node>
<StgValue><ssdm name="lshr_ln29_9"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:324  %and_ln29_18 = and i64 %shl_ln29_22, %lshr_ln29_9

]]></Node>
<StgValue><ssdm name="and_ln29_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="346" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:8  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:82  %zext_ln29_28 = zext i32 %b_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_28"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:83  %xor_ln29 = xor i7 %zext_ln29_26, 63

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:86  %select_ln29_3 = select i1 %icmp_ln29_1, i7 %xor_ln29, i7 %zext_ln29_26

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:88  %zext_ln29_29 = zext i7 %select_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_29"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:91  %shl_ln29 = shl i64 %zext_ln29_28, %zext_ln29_29

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:106  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:110  %zext_ln29_35 = zext i32 %b_load_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_35"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:111  %xor_ln29_2 = xor i7 %zext_ln29_33, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_2"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:114  %select_ln29_7 = select i1 %icmp_ln29_2, i7 %xor_ln29_2, i7 %zext_ln29_33

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:116  %zext_ln29_36 = zext i7 %select_ln29_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_36"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:119  %shl_ln29_5 = shl i64 %zext_ln29_35, %zext_ln29_36

]]></Node>
<StgValue><ssdm name="shl_ln29_5"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:128  %or_ln29_1 = or i9 %add_ln29, 2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:129  %zext_ln29_4 = zext i9 %or_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:130  %b_addr_2 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:131  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:153  %or_ln29_2 = or i9 %add_ln29, 3

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:154  %zext_ln29_5 = zext i9 %or_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:155  %b_addr_3 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:156  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:332  %icmp_ln29_11 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:333  %zext_ln29_87 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_87"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:334  %zext_ln29_88 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_88"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:337  %select_ln29_41 = select i1 %icmp_ln29_11, i7 %zext_ln29_87, i7 %zext_ln29_88

]]></Node>
<StgValue><ssdm name="select_ln29_41"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:338  %select_ln29_42 = select i1 %icmp_ln29_11, i7 %zext_ln29_88, i7 %zext_ln29_87

]]></Node>
<StgValue><ssdm name="select_ln29_42"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:340  %xor_ln29_21 = xor i7 %select_ln29_41, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_21"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:342  %zext_ln29_91 = zext i7 %select_ln29_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_91"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:343  %zext_ln29_92 = zext i7 %xor_ln29_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_92"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:347  %shl_ln29_24 = shl i64 -1, %zext_ln29_91

]]></Node>
<StgValue><ssdm name="shl_ln29_24"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:348  %lshr_ln29_10 = lshr i64 -1, %zext_ln29_92

]]></Node>
<StgValue><ssdm name="lshr_ln29_10"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:349  %and_ln29_20 = and i64 %shl_ln29_24, %lshr_ln29_10

]]></Node>
<StgValue><ssdm name="and_ln29_20"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:357  %icmp_ln29_12 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:358  %zext_ln29_93 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_93"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:359  %zext_ln29_94 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_94"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:362  %select_ln29_45 = select i1 %icmp_ln29_12, i7 %zext_ln29_93, i7 %zext_ln29_94

]]></Node>
<StgValue><ssdm name="select_ln29_45"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:363  %select_ln29_46 = select i1 %icmp_ln29_12, i7 %zext_ln29_94, i7 %zext_ln29_93

]]></Node>
<StgValue><ssdm name="select_ln29_46"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:365  %xor_ln29_23 = xor i7 %select_ln29_45, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_23"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:367  %zext_ln29_97 = zext i7 %select_ln29_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_97"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:368  %zext_ln29_98 = zext i7 %xor_ln29_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_98"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:372  %shl_ln29_26 = shl i64 -1, %zext_ln29_97

]]></Node>
<StgValue><ssdm name="shl_ln29_26"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:373  %lshr_ln29_11 = lshr i64 -1, %zext_ln29_98

]]></Node>
<StgValue><ssdm name="lshr_ln29_11"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:374  %and_ln29_22 = and i64 %shl_ln29_26, %lshr_ln29_11

]]></Node>
<StgValue><ssdm name="and_ln29_22"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:382  %icmp_ln29_13 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_13"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:383  %zext_ln29_99 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_99"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:384  %zext_ln29_100 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_100"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:387  %select_ln29_49 = select i1 %icmp_ln29_13, i7 %zext_ln29_99, i7 %zext_ln29_100

]]></Node>
<StgValue><ssdm name="select_ln29_49"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:388  %select_ln29_50 = select i1 %icmp_ln29_13, i7 %zext_ln29_100, i7 %zext_ln29_99

]]></Node>
<StgValue><ssdm name="select_ln29_50"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:390  %xor_ln29_25 = xor i7 %select_ln29_49, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_25"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:392  %zext_ln29_103 = zext i7 %select_ln29_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_103"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:393  %zext_ln29_104 = zext i7 %xor_ln29_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_104"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:397  %shl_ln29_28 = shl i64 -1, %zext_ln29_103

]]></Node>
<StgValue><ssdm name="shl_ln29_28"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:398  %lshr_ln29_12 = lshr i64 -1, %zext_ln29_104

]]></Node>
<StgValue><ssdm name="lshr_ln29_12"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:399  %and_ln29_24 = and i64 %shl_ln29_28, %lshr_ln29_12

]]></Node>
<StgValue><ssdm name="and_ln29_24"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:407  %icmp_ln29_14 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_14"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:408  %zext_ln29_105 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_105"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:409  %zext_ln29_106 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_106"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:412  %select_ln29_53 = select i1 %icmp_ln29_14, i7 %zext_ln29_105, i7 %zext_ln29_106

]]></Node>
<StgValue><ssdm name="select_ln29_53"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:413  %select_ln29_54 = select i1 %icmp_ln29_14, i7 %zext_ln29_106, i7 %zext_ln29_105

]]></Node>
<StgValue><ssdm name="select_ln29_54"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:415  %xor_ln29_27 = xor i7 %select_ln29_53, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_27"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:417  %zext_ln29_109 = zext i7 %select_ln29_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_109"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:418  %zext_ln29_110 = zext i7 %xor_ln29_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_110"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:422  %shl_ln29_30 = shl i64 -1, %zext_ln29_109

]]></Node>
<StgValue><ssdm name="shl_ln29_30"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:423  %lshr_ln29_13 = lshr i64 -1, %zext_ln29_110

]]></Node>
<StgValue><ssdm name="lshr_ln29_13"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:424  %and_ln29_26 = and i64 %shl_ln29_30, %lshr_ln29_13

]]></Node>
<StgValue><ssdm name="and_ln29_26"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:432  %icmp_ln29_15 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:433  %zext_ln29_111 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_111"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:434  %zext_ln29_112 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_112"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:437  %select_ln29_57 = select i1 %icmp_ln29_15, i7 %zext_ln29_111, i7 %zext_ln29_112

]]></Node>
<StgValue><ssdm name="select_ln29_57"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:438  %select_ln29_58 = select i1 %icmp_ln29_15, i7 %zext_ln29_112, i7 %zext_ln29_111

]]></Node>
<StgValue><ssdm name="select_ln29_58"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:440  %xor_ln29_29 = xor i7 %select_ln29_57, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_29"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:442  %zext_ln29_115 = zext i7 %select_ln29_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_115"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:443  %zext_ln29_116 = zext i7 %xor_ln29_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_116"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:447  %shl_ln29_32 = shl i64 -1, %zext_ln29_115

]]></Node>
<StgValue><ssdm name="shl_ln29_32"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:448  %lshr_ln29_14 = lshr i64 -1, %zext_ln29_116

]]></Node>
<StgValue><ssdm name="lshr_ln29_14"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:449  %and_ln29_28 = and i64 %shl_ln29_32, %lshr_ln29_14

]]></Node>
<StgValue><ssdm name="and_ln29_28"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:457  %icmp_ln29_16 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:458  %zext_ln29_117 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_117"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:459  %zext_ln29_118 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_118"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:462  %select_ln29_61 = select i1 %icmp_ln29_16, i7 %zext_ln29_117, i7 %zext_ln29_118

]]></Node>
<StgValue><ssdm name="select_ln29_61"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:463  %select_ln29_62 = select i1 %icmp_ln29_16, i7 %zext_ln29_118, i7 %zext_ln29_117

]]></Node>
<StgValue><ssdm name="select_ln29_62"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:465  %xor_ln29_31 = xor i7 %select_ln29_61, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_31"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:467  %zext_ln29_121 = zext i7 %select_ln29_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_121"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:468  %zext_ln29_122 = zext i7 %xor_ln29_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_122"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:472  %shl_ln29_34 = shl i64 -1, %zext_ln29_121

]]></Node>
<StgValue><ssdm name="shl_ln29_34"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:473  %lshr_ln29_15 = lshr i64 -1, %zext_ln29_122

]]></Node>
<StgValue><ssdm name="lshr_ln29_15"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:474  %and_ln29_30 = and i64 %shl_ln29_34, %lshr_ln29_15

]]></Node>
<StgValue><ssdm name="and_ln29_30"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:482  %icmp_ln29_17 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:483  %zext_ln29_123 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_123"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:484  %zext_ln29_124 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_124"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:487  %select_ln29_65 = select i1 %icmp_ln29_17, i7 %zext_ln29_123, i7 %zext_ln29_124

]]></Node>
<StgValue><ssdm name="select_ln29_65"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:488  %select_ln29_66 = select i1 %icmp_ln29_17, i7 %zext_ln29_124, i7 %zext_ln29_123

]]></Node>
<StgValue><ssdm name="select_ln29_66"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:490  %xor_ln29_33 = xor i7 %select_ln29_65, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_33"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:492  %zext_ln29_127 = zext i7 %select_ln29_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_127"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:493  %zext_ln29_128 = zext i7 %xor_ln29_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_128"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:497  %shl_ln29_36 = shl i64 -1, %zext_ln29_127

]]></Node>
<StgValue><ssdm name="shl_ln29_36"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:498  %lshr_ln29_16 = lshr i64 -1, %zext_ln29_128

]]></Node>
<StgValue><ssdm name="lshr_ln29_16"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:499  %and_ln29_32 = and i64 %shl_ln29_36, %lshr_ln29_16

]]></Node>
<StgValue><ssdm name="and_ln29_32"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:507  %icmp_ln29_18 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:508  %zext_ln29_129 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_129"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:509  %zext_ln29_130 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_130"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:512  %select_ln29_69 = select i1 %icmp_ln29_18, i7 %zext_ln29_129, i7 %zext_ln29_130

]]></Node>
<StgValue><ssdm name="select_ln29_69"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:513  %select_ln29_70 = select i1 %icmp_ln29_18, i7 %zext_ln29_130, i7 %zext_ln29_129

]]></Node>
<StgValue><ssdm name="select_ln29_70"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:515  %xor_ln29_35 = xor i7 %select_ln29_69, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_35"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:517  %zext_ln29_133 = zext i7 %select_ln29_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_133"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:518  %zext_ln29_134 = zext i7 %xor_ln29_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_134"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:522  %shl_ln29_38 = shl i64 -1, %zext_ln29_133

]]></Node>
<StgValue><ssdm name="shl_ln29_38"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:523  %lshr_ln29_17 = lshr i64 -1, %zext_ln29_134

]]></Node>
<StgValue><ssdm name="lshr_ln29_17"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:524  %and_ln29_34 = and i64 %shl_ln29_38, %lshr_ln29_17

]]></Node>
<StgValue><ssdm name="and_ln29_34"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_1:13  %tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln29, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_1:14  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln29, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="7">
<![CDATA[
hls_label_1:15  %zext_ln29_2 = zext i7 %tmp_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:16  %add_ln29_18 = add i9 %zext_ln29_2, %tmp_11

]]></Node>
<StgValue><ssdm name="add_ln29_18"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:17  %zext_ln29_22 = zext i9 %add_ln29_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_22"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:18  %b_buff_addr = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_22

]]></Node>
<StgValue><ssdm name="b_buff_addr"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:19  %or_ln29_3 = or i9 %add_ln29_18, 1

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:20  %zext_ln29_23 = zext i9 %or_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_23"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:21  %b_buff_addr_1 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_23

]]></Node>
<StgValue><ssdm name="b_buff_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:92  %tmp_14 = call i64 @llvm.part.select.i64(i64 %shl_ln29, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:93  %select_ln29_4 = select i1 %icmp_ln29_1, i64 %tmp_14, i64 %shl_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:97  %and_ln29_1 = and i64 %select_ln29_4, %and_ln29

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:102  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr, i64 %and_ln29_1, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:120  %tmp_16 = call i64 @llvm.part.select.i64(i64 %shl_ln29_5, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:121  %select_ln29_8 = select i1 %icmp_ln29_2, i64 %tmp_16, i64 %shl_ln29_5

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:125  %and_ln29_3 = and i64 %select_ln29_8, %and_ln29_2

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:127  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_1, i64 %and_ln29_3, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:131  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:135  %zext_ln29_41 = zext i32 %b_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_41"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:136  %xor_ln29_4 = xor i7 %zext_ln29_39, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_4"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:139  %select_ln29_11 = select i1 %icmp_ln29_3, i7 %xor_ln29_4, i7 %zext_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:141  %zext_ln29_42 = zext i7 %select_ln29_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_42"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:144  %shl_ln29_7 = shl i64 %zext_ln29_41, %zext_ln29_42

]]></Node>
<StgValue><ssdm name="shl_ln29_7"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:156  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:160  %zext_ln29_47 = zext i32 %b_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_47"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:161  %xor_ln29_6 = xor i7 %zext_ln29_45, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_6"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:164  %select_ln29_15 = select i1 %icmp_ln29_4, i7 %xor_ln29_6, i7 %zext_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_15"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:166  %zext_ln29_48 = zext i7 %select_ln29_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_48"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:169  %shl_ln29_9 = shl i64 %zext_ln29_47, %zext_ln29_48

]]></Node>
<StgValue><ssdm name="shl_ln29_9"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:178  %add_ln29_1 = add i9 %add_ln29, 4

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:179  %zext_ln29_6 = zext i9 %add_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:180  %b_addr_4 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:181  %b_load_4 = load i32* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:203  %add_ln29_2 = add i9 %add_ln29, 5

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:204  %zext_ln29_7 = zext i9 %add_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:205  %b_addr_5 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_7

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:206  %b_load_5 = load i32* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="491" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:22  %or_ln29_4 = or i9 %add_ln29_18, 2

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:23  %zext_ln29_24 = zext i9 %or_ln29_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_24"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:24  %b_buff_addr_2 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_24

]]></Node>
<StgValue><ssdm name="b_buff_addr_2"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:25  %or_ln29_5 = or i9 %add_ln29_18, 3

]]></Node>
<StgValue><ssdm name="or_ln29_5"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:26  %zext_ln29_25 = zext i9 %or_ln29_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_25"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:27  %b_buff_addr_3 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln29_25

]]></Node>
<StgValue><ssdm name="b_buff_addr_3"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:145  %tmp_17 = call i64 @llvm.part.select.i64(i64 %shl_ln29_7, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:146  %select_ln29_12 = select i1 %icmp_ln29_3, i64 %tmp_17, i64 %shl_ln29_7

]]></Node>
<StgValue><ssdm name="select_ln29_12"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:150  %and_ln29_5 = and i64 %select_ln29_12, %and_ln29_4

]]></Node>
<StgValue><ssdm name="and_ln29_5"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:152  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_2, i64 %and_ln29_5, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:170  %tmp_18 = call i64 @llvm.part.select.i64(i64 %shl_ln29_9, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:171  %select_ln29_16 = select i1 %icmp_ln29_4, i64 %tmp_18, i64 %shl_ln29_9

]]></Node>
<StgValue><ssdm name="select_ln29_16"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:175  %and_ln29_7 = and i64 %select_ln29_16, %and_ln29_6

]]></Node>
<StgValue><ssdm name="and_ln29_7"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:177  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_3, i64 %and_ln29_7, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:181  %b_load_4 = load i32* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:185  %zext_ln29_53 = zext i32 %b_load_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_53"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:186  %xor_ln29_8 = xor i7 %zext_ln29_51, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_8"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:189  %select_ln29_19 = select i1 %icmp_ln29_5, i7 %xor_ln29_8, i7 %zext_ln29_51

]]></Node>
<StgValue><ssdm name="select_ln29_19"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:191  %zext_ln29_54 = zext i7 %select_ln29_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_54"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:194  %shl_ln29_11 = shl i64 %zext_ln29_53, %zext_ln29_54

]]></Node>
<StgValue><ssdm name="shl_ln29_11"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:206  %b_load_5 = load i32* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:210  %zext_ln29_59 = zext i32 %b_load_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_59"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:211  %xor_ln29_10 = xor i7 %zext_ln29_57, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_10"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:214  %select_ln29_23 = select i1 %icmp_ln29_6, i7 %xor_ln29_10, i7 %zext_ln29_57

]]></Node>
<StgValue><ssdm name="select_ln29_23"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:216  %zext_ln29_60 = zext i7 %select_ln29_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_60"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:219  %shl_ln29_13 = shl i64 %zext_ln29_59, %zext_ln29_60

]]></Node>
<StgValue><ssdm name="shl_ln29_13"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:228  %add_ln29_3 = add i9 %add_ln29, 6

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:229  %zext_ln29_8 = zext i9 %add_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:230  %b_addr_6 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:231  %b_load_6 = load i32* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:253  %add_ln29_4 = add i9 %add_ln29, 7

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:254  %zext_ln29_9 = zext i9 %add_ln29_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:255  %b_addr_7 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_9

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:256  %b_load_7 = load i32* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="525" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:28  %add_ln29_19 = add i9 %add_ln29_18, 4

]]></Node>
<StgValue><ssdm name="add_ln29_19"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:29  %sext_ln29 = sext i9 %add_ln29_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:30  %b_buff_addr_4 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29

]]></Node>
<StgValue><ssdm name="b_buff_addr_4"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:31  %add_ln29_20 = add i9 %add_ln29_18, 5

]]></Node>
<StgValue><ssdm name="add_ln29_20"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:32  %sext_ln29_1 = sext i9 %add_ln29_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:33  %b_buff_addr_5 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_1

]]></Node>
<StgValue><ssdm name="b_buff_addr_5"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:195  %tmp_19 = call i64 @llvm.part.select.i64(i64 %shl_ln29_11, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:196  %select_ln29_20 = select i1 %icmp_ln29_5, i64 %tmp_19, i64 %shl_ln29_11

]]></Node>
<StgValue><ssdm name="select_ln29_20"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:200  %and_ln29_9 = and i64 %select_ln29_20, %and_ln29_8

]]></Node>
<StgValue><ssdm name="and_ln29_9"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:202  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_4, i64 %and_ln29_9, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:220  %tmp_20 = call i64 @llvm.part.select.i64(i64 %shl_ln29_13, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:221  %select_ln29_24 = select i1 %icmp_ln29_6, i64 %tmp_20, i64 %shl_ln29_13

]]></Node>
<StgValue><ssdm name="select_ln29_24"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:225  %and_ln29_11 = and i64 %select_ln29_24, %and_ln29_10

]]></Node>
<StgValue><ssdm name="and_ln29_11"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:227  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_5, i64 %and_ln29_11, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:231  %b_load_6 = load i32* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:235  %zext_ln29_65 = zext i32 %b_load_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_65"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:236  %xor_ln29_12 = xor i7 %zext_ln29_63, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_12"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:239  %select_ln29_27 = select i1 %icmp_ln29_7, i7 %xor_ln29_12, i7 %zext_ln29_63

]]></Node>
<StgValue><ssdm name="select_ln29_27"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:241  %zext_ln29_66 = zext i7 %select_ln29_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_66"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:244  %shl_ln29_15 = shl i64 %zext_ln29_65, %zext_ln29_66

]]></Node>
<StgValue><ssdm name="shl_ln29_15"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:256  %b_load_7 = load i32* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:260  %zext_ln29_71 = zext i32 %b_load_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_71"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:261  %xor_ln29_14 = xor i7 %zext_ln29_69, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_14"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:264  %select_ln29_31 = select i1 %icmp_ln29_8, i7 %xor_ln29_14, i7 %zext_ln29_69

]]></Node>
<StgValue><ssdm name="select_ln29_31"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:266  %zext_ln29_72 = zext i7 %select_ln29_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_72"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:269  %shl_ln29_17 = shl i64 %zext_ln29_71, %zext_ln29_72

]]></Node>
<StgValue><ssdm name="shl_ln29_17"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:278  %add_ln29_5 = add i9 %add_ln29, 8

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:279  %zext_ln29_10 = zext i9 %add_ln29_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:280  %b_addr_8 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_10

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:281  %b_load_8 = load i32* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:303  %add_ln29_6 = add i9 %add_ln29, 9

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:304  %zext_ln29_11 = zext i9 %add_ln29_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:305  %b_addr_9 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:306  %b_load_9 = load i32* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="559" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:34  %add_ln29_21 = add i9 %add_ln29_18, 6

]]></Node>
<StgValue><ssdm name="add_ln29_21"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:35  %sext_ln29_2 = sext i9 %add_ln29_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_2"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:36  %b_buff_addr_6 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_2

]]></Node>
<StgValue><ssdm name="b_buff_addr_6"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:37  %add_ln29_22 = add i9 %add_ln29_18, 7

]]></Node>
<StgValue><ssdm name="add_ln29_22"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:38  %sext_ln29_3 = sext i9 %add_ln29_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_3"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:39  %b_buff_addr_7 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_3

]]></Node>
<StgValue><ssdm name="b_buff_addr_7"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:245  %tmp_21 = call i64 @llvm.part.select.i64(i64 %shl_ln29_15, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:246  %select_ln29_28 = select i1 %icmp_ln29_7, i64 %tmp_21, i64 %shl_ln29_15

]]></Node>
<StgValue><ssdm name="select_ln29_28"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:250  %and_ln29_13 = and i64 %select_ln29_28, %and_ln29_12

]]></Node>
<StgValue><ssdm name="and_ln29_13"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:252  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_6, i64 %and_ln29_13, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:270  %tmp_22 = call i64 @llvm.part.select.i64(i64 %shl_ln29_17, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:271  %select_ln29_32 = select i1 %icmp_ln29_8, i64 %tmp_22, i64 %shl_ln29_17

]]></Node>
<StgValue><ssdm name="select_ln29_32"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:275  %and_ln29_15 = and i64 %select_ln29_32, %and_ln29_14

]]></Node>
<StgValue><ssdm name="and_ln29_15"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:277  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_7, i64 %and_ln29_15, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:281  %b_load_8 = load i32* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:285  %zext_ln29_77 = zext i32 %b_load_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_77"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:286  %xor_ln29_16 = xor i7 %zext_ln29_75, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_16"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:289  %select_ln29_35 = select i1 %icmp_ln29_9, i7 %xor_ln29_16, i7 %zext_ln29_75

]]></Node>
<StgValue><ssdm name="select_ln29_35"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:291  %zext_ln29_78 = zext i7 %select_ln29_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_78"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:294  %shl_ln29_19 = shl i64 %zext_ln29_77, %zext_ln29_78

]]></Node>
<StgValue><ssdm name="shl_ln29_19"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:306  %b_load_9 = load i32* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:310  %zext_ln29_83 = zext i32 %b_load_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_83"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:311  %xor_ln29_18 = xor i7 %zext_ln29_81, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_18"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:314  %select_ln29_39 = select i1 %icmp_ln29_10, i7 %xor_ln29_18, i7 %zext_ln29_81

]]></Node>
<StgValue><ssdm name="select_ln29_39"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:316  %zext_ln29_84 = zext i7 %select_ln29_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_84"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:319  %shl_ln29_21 = shl i64 %zext_ln29_83, %zext_ln29_84

]]></Node>
<StgValue><ssdm name="shl_ln29_21"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:328  %add_ln29_7 = add i9 %add_ln29, 10

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:329  %zext_ln29_12 = zext i9 %add_ln29_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:330  %b_addr_10 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_12

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:331  %b_load_10 = load i32* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:353  %add_ln29_8 = add i9 %add_ln29, 11

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:354  %zext_ln29_13 = zext i9 %add_ln29_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_13"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:355  %b_addr_11 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_13

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:356  %b_load_11 = load i32* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="593" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:40  %add_ln29_23 = add i9 %add_ln29_18, 8

]]></Node>
<StgValue><ssdm name="add_ln29_23"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:41  %sext_ln29_4 = sext i9 %add_ln29_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_4"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:42  %b_buff_addr_8 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_4

]]></Node>
<StgValue><ssdm name="b_buff_addr_8"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:43  %add_ln29_24 = add i9 %add_ln29_18, 9

]]></Node>
<StgValue><ssdm name="add_ln29_24"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:44  %sext_ln29_5 = sext i9 %add_ln29_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_5"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:45  %b_buff_addr_9 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_5

]]></Node>
<StgValue><ssdm name="b_buff_addr_9"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:295  %tmp_23 = call i64 @llvm.part.select.i64(i64 %shl_ln29_19, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:296  %select_ln29_36 = select i1 %icmp_ln29_9, i64 %tmp_23, i64 %shl_ln29_19

]]></Node>
<StgValue><ssdm name="select_ln29_36"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:300  %and_ln29_17 = and i64 %select_ln29_36, %and_ln29_16

]]></Node>
<StgValue><ssdm name="and_ln29_17"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:302  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_8, i64 %and_ln29_17, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:320  %tmp_24 = call i64 @llvm.part.select.i64(i64 %shl_ln29_21, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:321  %select_ln29_40 = select i1 %icmp_ln29_10, i64 %tmp_24, i64 %shl_ln29_21

]]></Node>
<StgValue><ssdm name="select_ln29_40"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:325  %and_ln29_19 = and i64 %select_ln29_40, %and_ln29_18

]]></Node>
<StgValue><ssdm name="and_ln29_19"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:327  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_9, i64 %and_ln29_19, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:331  %b_load_10 = load i32* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:335  %zext_ln29_89 = zext i32 %b_load_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_89"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:336  %xor_ln29_20 = xor i7 %zext_ln29_87, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_20"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:339  %select_ln29_43 = select i1 %icmp_ln29_11, i7 %xor_ln29_20, i7 %zext_ln29_87

]]></Node>
<StgValue><ssdm name="select_ln29_43"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:341  %zext_ln29_90 = zext i7 %select_ln29_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_90"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:344  %shl_ln29_23 = shl i64 %zext_ln29_89, %zext_ln29_90

]]></Node>
<StgValue><ssdm name="shl_ln29_23"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:356  %b_load_11 = load i32* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:360  %zext_ln29_95 = zext i32 %b_load_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_95"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:361  %xor_ln29_22 = xor i7 %zext_ln29_93, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_22"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:364  %select_ln29_47 = select i1 %icmp_ln29_12, i7 %xor_ln29_22, i7 %zext_ln29_93

]]></Node>
<StgValue><ssdm name="select_ln29_47"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:366  %zext_ln29_96 = zext i7 %select_ln29_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_96"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:369  %shl_ln29_25 = shl i64 %zext_ln29_95, %zext_ln29_96

]]></Node>
<StgValue><ssdm name="shl_ln29_25"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:378  %add_ln29_9 = add i9 %add_ln29, 12

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:379  %zext_ln29_14 = zext i9 %add_ln29_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_14"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:380  %b_addr_12 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_14

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:381  %b_load_12 = load i32* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:403  %add_ln29_10 = add i9 %add_ln29, 13

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:404  %zext_ln29_15 = zext i9 %add_ln29_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_15"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:405  %b_addr_13 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_15

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:406  %b_load_13 = load i32* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="627" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:46  %add_ln29_25 = add i9 %add_ln29_18, 10

]]></Node>
<StgValue><ssdm name="add_ln29_25"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:47  %sext_ln29_6 = sext i9 %add_ln29_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_6"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:48  %b_buff_addr_10 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_6

]]></Node>
<StgValue><ssdm name="b_buff_addr_10"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:49  %add_ln29_26 = add i9 %add_ln29_18, 11

]]></Node>
<StgValue><ssdm name="add_ln29_26"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:50  %sext_ln29_7 = sext i9 %add_ln29_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_7"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:51  %b_buff_addr_11 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_7

]]></Node>
<StgValue><ssdm name="b_buff_addr_11"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:345  %tmp_25 = call i64 @llvm.part.select.i64(i64 %shl_ln29_23, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:346  %select_ln29_44 = select i1 %icmp_ln29_11, i64 %tmp_25, i64 %shl_ln29_23

]]></Node>
<StgValue><ssdm name="select_ln29_44"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:350  %and_ln29_21 = and i64 %select_ln29_44, %and_ln29_20

]]></Node>
<StgValue><ssdm name="and_ln29_21"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:352  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_10, i64 %and_ln29_21, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:370  %tmp_26 = call i64 @llvm.part.select.i64(i64 %shl_ln29_25, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:371  %select_ln29_48 = select i1 %icmp_ln29_12, i64 %tmp_26, i64 %shl_ln29_25

]]></Node>
<StgValue><ssdm name="select_ln29_48"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:375  %and_ln29_23 = and i64 %select_ln29_48, %and_ln29_22

]]></Node>
<StgValue><ssdm name="and_ln29_23"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:377  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_11, i64 %and_ln29_23, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:381  %b_load_12 = load i32* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:385  %zext_ln29_101 = zext i32 %b_load_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_101"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:386  %xor_ln29_24 = xor i7 %zext_ln29_99, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_24"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:389  %select_ln29_51 = select i1 %icmp_ln29_13, i7 %xor_ln29_24, i7 %zext_ln29_99

]]></Node>
<StgValue><ssdm name="select_ln29_51"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:391  %zext_ln29_102 = zext i7 %select_ln29_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_102"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:394  %shl_ln29_27 = shl i64 %zext_ln29_101, %zext_ln29_102

]]></Node>
<StgValue><ssdm name="shl_ln29_27"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:406  %b_load_13 = load i32* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:410  %zext_ln29_107 = zext i32 %b_load_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_107"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:411  %xor_ln29_26 = xor i7 %zext_ln29_105, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_26"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:414  %select_ln29_55 = select i1 %icmp_ln29_14, i7 %xor_ln29_26, i7 %zext_ln29_105

]]></Node>
<StgValue><ssdm name="select_ln29_55"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:416  %zext_ln29_108 = zext i7 %select_ln29_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_108"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:419  %shl_ln29_29 = shl i64 %zext_ln29_107, %zext_ln29_108

]]></Node>
<StgValue><ssdm name="shl_ln29_29"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:428  %add_ln29_11 = add i9 %add_ln29, 14

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:429  %zext_ln29_16 = zext i9 %add_ln29_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_16"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:430  %b_addr_14 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_16

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:431  %b_load_14 = load i32* %b_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:453  %add_ln29_12 = add i9 %add_ln29, 15

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:454  %zext_ln29_17 = zext i9 %add_ln29_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_17"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:455  %b_addr_15 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_17

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:456  %b_load_15 = load i32* %b_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="661" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:52  %add_ln29_27 = add i9 %add_ln29_18, 12

]]></Node>
<StgValue><ssdm name="add_ln29_27"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:53  %sext_ln29_8 = sext i9 %add_ln29_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_8"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:54  %b_buff_addr_12 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_8

]]></Node>
<StgValue><ssdm name="b_buff_addr_12"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:55  %add_ln29_28 = add i9 %add_ln29_18, 13

]]></Node>
<StgValue><ssdm name="add_ln29_28"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:56  %sext_ln29_9 = sext i9 %add_ln29_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_9"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:57  %b_buff_addr_13 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_9

]]></Node>
<StgValue><ssdm name="b_buff_addr_13"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:395  %tmp_27 = call i64 @llvm.part.select.i64(i64 %shl_ln29_27, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:396  %select_ln29_52 = select i1 %icmp_ln29_13, i64 %tmp_27, i64 %shl_ln29_27

]]></Node>
<StgValue><ssdm name="select_ln29_52"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:400  %and_ln29_25 = and i64 %select_ln29_52, %and_ln29_24

]]></Node>
<StgValue><ssdm name="and_ln29_25"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:402  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_12, i64 %and_ln29_25, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:420  %tmp_28 = call i64 @llvm.part.select.i64(i64 %shl_ln29_29, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:421  %select_ln29_56 = select i1 %icmp_ln29_14, i64 %tmp_28, i64 %shl_ln29_29

]]></Node>
<StgValue><ssdm name="select_ln29_56"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:425  %and_ln29_27 = and i64 %select_ln29_56, %and_ln29_26

]]></Node>
<StgValue><ssdm name="and_ln29_27"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:427  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_13, i64 %and_ln29_27, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:431  %b_load_14 = load i32* %b_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:435  %zext_ln29_113 = zext i32 %b_load_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_113"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:436  %xor_ln29_28 = xor i7 %zext_ln29_111, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_28"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:439  %select_ln29_59 = select i1 %icmp_ln29_15, i7 %xor_ln29_28, i7 %zext_ln29_111

]]></Node>
<StgValue><ssdm name="select_ln29_59"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:441  %zext_ln29_114 = zext i7 %select_ln29_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_114"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:444  %shl_ln29_31 = shl i64 %zext_ln29_113, %zext_ln29_114

]]></Node>
<StgValue><ssdm name="shl_ln29_31"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:456  %b_load_15 = load i32* %b_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:460  %zext_ln29_119 = zext i32 %b_load_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_119"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:461  %xor_ln29_30 = xor i7 %zext_ln29_117, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_30"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:464  %select_ln29_63 = select i1 %icmp_ln29_16, i7 %xor_ln29_30, i7 %zext_ln29_117

]]></Node>
<StgValue><ssdm name="select_ln29_63"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:466  %zext_ln29_120 = zext i7 %select_ln29_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_120"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:469  %shl_ln29_33 = shl i64 %zext_ln29_119, %zext_ln29_120

]]></Node>
<StgValue><ssdm name="shl_ln29_33"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:478  %add_ln29_13 = add i9 %add_ln29, 16

]]></Node>
<StgValue><ssdm name="add_ln29_13"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:479  %zext_ln29_18 = zext i9 %add_ln29_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_18"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:480  %b_addr_16 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_18

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:481  %b_load_16 = load i32* %b_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:503  %add_ln29_14 = add i9 %add_ln29, 17

]]></Node>
<StgValue><ssdm name="add_ln29_14"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:504  %zext_ln29_19 = zext i9 %add_ln29_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_19"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:505  %b_addr_17 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_19

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:506  %b_load_17 = load i32* %b_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="695" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:12  %add_ln29_35 = add i11 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="add_ln29_35"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:58  %add_ln29_29 = add i9 %add_ln29_18, 14

]]></Node>
<StgValue><ssdm name="add_ln29_29"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:59  %sext_ln29_10 = sext i9 %add_ln29_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_10"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:60  %b_buff_addr_14 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_10

]]></Node>
<StgValue><ssdm name="b_buff_addr_14"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:61  %add_ln29_30 = add i9 %add_ln29_18, 15

]]></Node>
<StgValue><ssdm name="add_ln29_30"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:62  %sext_ln29_11 = sext i9 %add_ln29_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_11"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:63  %b_buff_addr_15 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_11

]]></Node>
<StgValue><ssdm name="b_buff_addr_15"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:445  %tmp_29 = call i64 @llvm.part.select.i64(i64 %shl_ln29_31, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:446  %select_ln29_60 = select i1 %icmp_ln29_15, i64 %tmp_29, i64 %shl_ln29_31

]]></Node>
<StgValue><ssdm name="select_ln29_60"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:450  %and_ln29_29 = and i64 %select_ln29_60, %and_ln29_28

]]></Node>
<StgValue><ssdm name="and_ln29_29"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:452  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_14, i64 %and_ln29_29, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:470  %tmp_30 = call i64 @llvm.part.select.i64(i64 %shl_ln29_33, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:471  %select_ln29_64 = select i1 %icmp_ln29_16, i64 %tmp_30, i64 %shl_ln29_33

]]></Node>
<StgValue><ssdm name="select_ln29_64"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:475  %and_ln29_31 = and i64 %select_ln29_64, %and_ln29_30

]]></Node>
<StgValue><ssdm name="and_ln29_31"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:477  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_15, i64 %and_ln29_31, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:481  %b_load_16 = load i32* %b_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:485  %zext_ln29_125 = zext i32 %b_load_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_125"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:486  %xor_ln29_32 = xor i7 %zext_ln29_123, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_32"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:489  %select_ln29_67 = select i1 %icmp_ln29_17, i7 %xor_ln29_32, i7 %zext_ln29_123

]]></Node>
<StgValue><ssdm name="select_ln29_67"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:491  %zext_ln29_126 = zext i7 %select_ln29_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_126"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:494  %shl_ln29_35 = shl i64 %zext_ln29_125, %zext_ln29_126

]]></Node>
<StgValue><ssdm name="shl_ln29_35"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:506  %b_load_17 = load i32* %b_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:510  %zext_ln29_131 = zext i32 %b_load_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_131"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:511  %xor_ln29_34 = xor i7 %zext_ln29_129, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_34"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:514  %select_ln29_71 = select i1 %icmp_ln29_18, i7 %xor_ln29_34, i7 %zext_ln29_129

]]></Node>
<StgValue><ssdm name="select_ln29_71"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:516  %zext_ln29_132 = zext i7 %select_ln29_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_132"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:519  %shl_ln29_37 = shl i64 %zext_ln29_131, %zext_ln29_132

]]></Node>
<StgValue><ssdm name="shl_ln29_37"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:528  %add_ln29_15 = add i9 %add_ln29, 18

]]></Node>
<StgValue><ssdm name="add_ln29_15"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:529  %zext_ln29_20 = zext i9 %add_ln29_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_20"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:530  %b_addr_18 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_20

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:531  %b_load_18 = load i32* %b_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:553  %add_ln29_16 = add i9 %add_ln29, 19

]]></Node>
<StgValue><ssdm name="add_ln29_16"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:554  %zext_ln29_21 = zext i9 %add_ln29_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_21"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:555  %b_addr_19 = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln29_21

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:556  %b_load_19 = load i32* %b_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="730" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:64  %add_ln29_31 = add i9 %add_ln29_18, 16

]]></Node>
<StgValue><ssdm name="add_ln29_31"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:65  %sext_ln29_12 = sext i9 %add_ln29_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_12"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:66  %b_buff_addr_16 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_12

]]></Node>
<StgValue><ssdm name="b_buff_addr_16"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:67  %add_ln29_32 = add i9 %add_ln29_18, 17

]]></Node>
<StgValue><ssdm name="add_ln29_32"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:68  %sext_ln29_13 = sext i9 %add_ln29_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_13"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:69  %b_buff_addr_17 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_13

]]></Node>
<StgValue><ssdm name="b_buff_addr_17"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:495  %tmp_33 = call i64 @llvm.part.select.i64(i64 %shl_ln29_35, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:496  %select_ln29_68 = select i1 %icmp_ln29_17, i64 %tmp_33, i64 %shl_ln29_35

]]></Node>
<StgValue><ssdm name="select_ln29_68"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:500  %and_ln29_33 = and i64 %select_ln29_68, %and_ln29_32

]]></Node>
<StgValue><ssdm name="and_ln29_33"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:502  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_16, i64 %and_ln29_33, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:520  %tmp_34 = call i64 @llvm.part.select.i64(i64 %shl_ln29_37, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:521  %select_ln29_72 = select i1 %icmp_ln29_18, i64 %tmp_34, i64 %shl_ln29_37

]]></Node>
<StgValue><ssdm name="select_ln29_72"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:525  %and_ln29_35 = and i64 %select_ln29_72, %and_ln29_34

]]></Node>
<StgValue><ssdm name="and_ln29_35"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:527  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_17, i64 %and_ln29_35, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:531  %b_load_18 = load i32* %b_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:532  %icmp_ln29_19 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:533  %zext_ln29_135 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_135"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:535  %zext_ln29_137 = zext i32 %b_load_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_137"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:536  %xor_ln29_36 = xor i7 %zext_ln29_135, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_36"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:539  %select_ln29_75 = select i1 %icmp_ln29_19, i7 %xor_ln29_36, i7 %zext_ln29_135

]]></Node>
<StgValue><ssdm name="select_ln29_75"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:541  %zext_ln29_138 = zext i7 %select_ln29_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_138"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:544  %shl_ln29_39 = shl i64 %zext_ln29_137, %zext_ln29_138

]]></Node>
<StgValue><ssdm name="shl_ln29_39"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="9">
<![CDATA[
hls_label_1:556  %b_load_19 = load i32* %b_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:557  %icmp_ln29_20 = icmp ugt i6 %shl_ln29_2, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:558  %zext_ln29_141 = zext i6 %shl_ln29_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_141"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:560  %zext_ln29_143 = zext i32 %b_load_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_143"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:561  %xor_ln29_38 = xor i7 %zext_ln29_141, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_38"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:564  %select_ln29_79 = select i1 %icmp_ln29_20, i7 %xor_ln29_38, i7 %zext_ln29_141

]]></Node>
<StgValue><ssdm name="select_ln29_79"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:566  %zext_ln29_144 = zext i7 %select_ln29_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_144"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:569  %shl_ln29_41 = shl i64 %zext_ln29_143, %zext_ln29_144

]]></Node>
<StgValue><ssdm name="shl_ln29_41"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:70  %add_ln29_33 = add i9 %add_ln29_18, 18

]]></Node>
<StgValue><ssdm name="add_ln29_33"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:71  %sext_ln29_14 = sext i9 %add_ln29_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_14"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:72  %b_buff_addr_18 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_14

]]></Node>
<StgValue><ssdm name="b_buff_addr_18"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1:73  %add_ln29_34 = add i9 %add_ln29_18, 19

]]></Node>
<StgValue><ssdm name="add_ln29_34"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="9">
<![CDATA[
hls_label_1:74  %sext_ln29_15 = sext i9 %add_ln29_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_15"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:75  %b_buff_addr_19 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %sext_ln29_15

]]></Node>
<StgValue><ssdm name="b_buff_addr_19"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:98  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:126  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:151  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:176  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:201  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:226  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:251  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:276  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:301  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:326  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:351  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:376  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:401  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:426  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:451  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:476  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:501  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:526  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:534  %zext_ln29_136 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_136"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:537  %select_ln29_73 = select i1 %icmp_ln29_19, i7 %zext_ln29_135, i7 %zext_ln29_136

]]></Node>
<StgValue><ssdm name="select_ln29_73"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:538  %select_ln29_74 = select i1 %icmp_ln29_19, i7 %zext_ln29_136, i7 %zext_ln29_135

]]></Node>
<StgValue><ssdm name="select_ln29_74"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:540  %xor_ln29_37 = xor i7 %select_ln29_73, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_37"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:542  %zext_ln29_139 = zext i7 %select_ln29_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_139"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:543  %zext_ln29_140 = zext i7 %xor_ln29_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_140"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:545  %tmp_35 = call i64 @llvm.part.select.i64(i64 %shl_ln29_39, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:546  %select_ln29_76 = select i1 %icmp_ln29_19, i64 %tmp_35, i64 %shl_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_76"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:547  %shl_ln29_40 = shl i64 -1, %zext_ln29_139

]]></Node>
<StgValue><ssdm name="shl_ln29_40"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:548  %lshr_ln29_18 = lshr i64 -1, %zext_ln29_140

]]></Node>
<StgValue><ssdm name="lshr_ln29_18"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:549  %and_ln29_36 = and i64 %shl_ln29_40, %lshr_ln29_18

]]></Node>
<StgValue><ssdm name="and_ln29_36"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:550  %and_ln29_37 = and i64 %select_ln29_76, %and_ln29_36

]]></Node>
<StgValue><ssdm name="and_ln29_37"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:551  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:552  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_18, i64 %and_ln29_37, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:559  %zext_ln29_142 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_142"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:562  %select_ln29_77 = select i1 %icmp_ln29_20, i7 %zext_ln29_141, i7 %zext_ln29_142

]]></Node>
<StgValue><ssdm name="select_ln29_77"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:563  %select_ln29_78 = select i1 %icmp_ln29_20, i7 %zext_ln29_142, i7 %zext_ln29_141

]]></Node>
<StgValue><ssdm name="select_ln29_78"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:565  %xor_ln29_39 = xor i7 %select_ln29_77, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_39"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:567  %zext_ln29_145 = zext i7 %select_ln29_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_145"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:568  %zext_ln29_146 = zext i7 %xor_ln29_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_146"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:570  %tmp_36 = call i64 @llvm.part.select.i64(i64 %shl_ln29_41, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:571  %select_ln29_80 = select i1 %icmp_ln29_20, i64 %tmp_36, i64 %shl_ln29_41

]]></Node>
<StgValue><ssdm name="select_ln29_80"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:572  %shl_ln29_42 = shl i64 -1, %zext_ln29_145

]]></Node>
<StgValue><ssdm name="shl_ln29_42"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:573  %lshr_ln29_19 = lshr i64 -1, %zext_ln29_146

]]></Node>
<StgValue><ssdm name="lshr_ln29_19"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:574  %and_ln29_38 = and i64 %shl_ln29_42, %lshr_ln29_19

]]></Node>
<StgValue><ssdm name="and_ln29_38"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:575  %and_ln29_39 = and i64 %select_ln29_80, %and_ln29_38

]]></Node>
<StgValue><ssdm name="and_ln29_39"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:576  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([200 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:577  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_19, i64 %and_ln29_39, i8 %shl_ln29_4) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="814" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:578  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="815" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:579  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="817" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader1:0  %indvar_flatten = phi i9 [ %add_ln34, %hls_label_2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:1  %m_0 = phi i5 [ %select_ln41_2, %hls_label_2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:2  %o_0 = phi i5 [ %o, %hls_label_2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="o_0"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:3  %icmp_ln34 = icmp eq i9 %indvar_flatten, -112

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1:4  %add_ln34 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln34, label %.preheader.preheader, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:0  %m = add i5 1, %m_0

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:2  %icmp_ln36 = icmp eq i5 %o_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2:3  %select_ln41 = select i1 %icmp_ln36, i5 0, i5 %o_0

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_2:4  %select_ln41_2 = select i1 %icmp_ln36, i5 %m, i5 %m_0

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:5  %zext_ln41 = zext i5 %select_ln41_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:11  %a_buff_0_addr_1 = getelementptr [20 x i64]* %a_buff_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_0_addr_1"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:12  %a_buff_0_load = load i64* %a_buff_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_0_load"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:13  %a_buff_1_addr_1 = getelementptr [20 x i64]* %a_buff_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_1_addr_1"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:14  %a_buff_1_load = load i64* %a_buff_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_1_load"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:15  %a_buff_2_addr_1 = getelementptr [20 x i64]* %a_buff_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_2_addr_1"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:16  %a_buff_2_load = load i64* %a_buff_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_2_load"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:17  %a_buff_3_addr_1 = getelementptr [20 x i64]* %a_buff_3, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_3_addr_1"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:18  %a_buff_3_load = load i64* %a_buff_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_3_load"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:19  %a_buff_4_addr_1 = getelementptr [20 x i64]* %a_buff_4, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_4_addr_1"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:20  %a_buff_4_load = load i64* %a_buff_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_4_load"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:21  %a_buff_5_addr_1 = getelementptr [20 x i64]* %a_buff_5, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_5_addr_1"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:22  %a_buff_5_load = load i64* %a_buff_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_5_load"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:23  %a_buff_6_addr_1 = getelementptr [20 x i64]* %a_buff_6, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_6_addr_1"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:24  %a_buff_6_load = load i64* %a_buff_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_6_load"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:25  %a_buff_7_addr_1 = getelementptr [20 x i64]* %a_buff_7, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_7_addr_1"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:26  %a_buff_7_load = load i64* %a_buff_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_7_load"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:27  %a_buff_8_addr_1 = getelementptr [20 x i64]* %a_buff_8, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_8_addr_1"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:28  %a_buff_8_load = load i64* %a_buff_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_8_load"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:29  %a_buff_9_addr_1 = getelementptr [20 x i64]* %a_buff_9, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_9_addr_1"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:30  %a_buff_9_load = load i64* %a_buff_9_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_9_load"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:33  %zext_ln41_1 = zext i5 %select_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="5">
<![CDATA[
hls_label_2:37  %zext_ln41_5 = zext i5 %select_ln41 to i6

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:38  %b_buff_addr_20 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="b_buff_addr_20"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:39  %add_ln41_19 = add i6 20, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_19"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="6">
<![CDATA[
hls_label_2:40  %zext_ln41_6 = zext i6 %add_ln41_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:41  %b_buff_addr_21 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="b_buff_addr_21"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:69  %b_buff_load = load i64* %b_buff_addr_20, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:73  %b_buff_load_1 = load i64* %b_buff_addr_21, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="856" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:12  %a_buff_0_load = load i64* %a_buff_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_0_load"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:14  %a_buff_1_load = load i64* %a_buff_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_1_load"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:16  %a_buff_2_load = load i64* %a_buff_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_2_load"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:18  %a_buff_3_load = load i64* %a_buff_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_3_load"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:20  %a_buff_4_load = load i64* %a_buff_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_4_load"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:22  %a_buff_5_load = load i64* %a_buff_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_5_load"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:24  %a_buff_6_load = load i64* %a_buff_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_6_load"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:26  %a_buff_7_load = load i64* %a_buff_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_7_load"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:28  %a_buff_8_load = load i64* %a_buff_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_8_load"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:30  %a_buff_9_load = load i64* %a_buff_9_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_9_load"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="7" op_0_bw="5">
<![CDATA[
hls_label_2:36  %zext_ln41_4 = zext i5 %select_ln41 to i7

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:45  %add_ln41_21 = add i7 60, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_21"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:46  %zext_ln41_8 = zext i7 %add_ln41_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:47  %b_buff_addr_23 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="b_buff_addr_23"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:48  %add_ln41_22 = add i7 -48, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_22"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:49  %zext_ln41_9 = zext i7 %add_ln41_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:50  %b_buff_addr_24 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="b_buff_addr_24"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:68  %trunc_ln41 = trunc i64 %a_buff_0_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:69  %b_buff_load = load i64* %b_buff_addr_20, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:70  %trunc_ln41_1 = trunc i64 %b_buff_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:72  %trunc_ln41_2 = trunc i64 %a_buff_1_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:73  %b_buff_load_1 = load i64* %b_buff_addr_21, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_1"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:74  %trunc_ln41_3 = trunc i64 %b_buff_load_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:76  %trunc_ln41_4 = trunc i64 %a_buff_2_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:80  %trunc_ln41_6 = trunc i64 %a_buff_3_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:81  %b_buff_load_3 = load i64* %b_buff_addr_23, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_3"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:84  %trunc_ln41_8 = trunc i64 %a_buff_4_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:85  %b_buff_load_4 = load i64* %b_buff_addr_24, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_4"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:88  %trunc_ln41_10 = trunc i64 %a_buff_5_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:92  %trunc_ln41_12 = trunc i64 %a_buff_6_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:96  %trunc_ln41_14 = trunc i64 %a_buff_7_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:100  %trunc_ln41_16 = trunc i64 %a_buff_8_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_16"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:104  %trunc_ln41_18 = trunc i64 %a_buff_9_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_18"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:108  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_0_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:109  %tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:111  %tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_1_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:112  %tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:114  %tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_2_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:117  %tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_3_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:120  %tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_4_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:123  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_5_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:126  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_6_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:129  %tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_7_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:132  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_8_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:135  %tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_9_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="901" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="5">
<![CDATA[
hls_label_2:35  %zext_ln41_3 = zext i5 %select_ln41 to i8

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:42  %add_ln41_20 = add i7 40, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_20"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:43  %zext_ln41_7 = zext i7 %add_ln41_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:44  %b_buff_addr_22 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="b_buff_addr_22"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:51  %add_ln41_23 = add i8 100, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_23"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:52  %zext_ln41_10 = zext i8 %add_ln41_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:53  %b_buff_addr_25 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="b_buff_addr_25"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:71  %mul_ln41 = mul nsw i32 %trunc_ln41_1, %trunc_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:75  %mul_ln41_1 = mul nsw i32 %trunc_ln41_3, %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:77  %b_buff_load_2 = load i64* %b_buff_addr_22, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_2"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:81  %b_buff_load_3 = load i64* %b_buff_addr_23, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_3"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:82  %trunc_ln41_7 = trunc i64 %b_buff_load_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:85  %b_buff_load_4 = load i64* %b_buff_addr_24, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_4"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:86  %trunc_ln41_9 = trunc i64 %b_buff_load_4 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:89  %b_buff_load_5 = load i64* %b_buff_addr_25, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_5"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:110  %mul_ln41_10 = mul nsw i32 %tmp_41, %tmp_40

]]></Node>
<StgValue><ssdm name="mul_ln41_10"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:113  %mul_ln41_11 = mul nsw i32 %tmp_43, %tmp_42

]]></Node>
<StgValue><ssdm name="mul_ln41_11"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:118  %tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:121  %tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_4, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="920" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:54  %add_ln41_24 = add i8 120, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_24"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:55  %zext_ln41_11 = zext i8 %add_ln41_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:56  %b_buff_addr_26 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="b_buff_addr_26"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:57  %add_ln41_25 = add i8 -116, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_25"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:58  %zext_ln41_12 = zext i8 %add_ln41_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="925" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:59  %b_buff_addr_27 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="b_buff_addr_27"/></StgValue>
</operation>

<operation id="926" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:77  %b_buff_load_2 = load i64* %b_buff_addr_22, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_2"/></StgValue>
</operation>

<operation id="927" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:78  %trunc_ln41_5 = trunc i64 %b_buff_load_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="928" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:83  %mul_ln41_3 = mul nsw i32 %trunc_ln41_7, %trunc_ln41_6

]]></Node>
<StgValue><ssdm name="mul_ln41_3"/></StgValue>
</operation>

<operation id="929" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:87  %mul_ln41_4 = mul nsw i32 %trunc_ln41_9, %trunc_ln41_8

]]></Node>
<StgValue><ssdm name="mul_ln41_4"/></StgValue>
</operation>

<operation id="930" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:89  %b_buff_load_5 = load i64* %b_buff_addr_25, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_5"/></StgValue>
</operation>

<operation id="931" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:90  %trunc_ln41_11 = trunc i64 %b_buff_load_5 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>

<operation id="932" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:93  %b_buff_load_6 = load i64* %b_buff_addr_26, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_6"/></StgValue>
</operation>

<operation id="933" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:97  %b_buff_load_7 = load i64* %b_buff_addr_27, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_7"/></StgValue>
</operation>

<operation id="934" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:115  %tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="935" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:119  %mul_ln41_13 = mul nsw i32 %tmp_47, %tmp_46

]]></Node>
<StgValue><ssdm name="mul_ln41_13"/></StgValue>
</operation>

<operation id="936" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:122  %mul_ln41_14 = mul nsw i32 %tmp_49, %tmp_48

]]></Node>
<StgValue><ssdm name="mul_ln41_14"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:124  %tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_5, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:138  %add_ln41 = add i32 %mul_ln41_1, %mul_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:147  %add_ln41_9 = add i32 %mul_ln41_11, %mul_ln41_10

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="940" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
hls_label_2:60  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 5, i5 %select_ln41)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="941" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:61  %b_buff_addr_28 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="b_buff_addr_28"/></StgValue>
</operation>

<operation id="942" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:62  %add_ln41_26 = add i8 -76, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_26"/></StgValue>
</operation>

<operation id="943" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:63  %zext_ln41_13 = zext i8 %add_ln41_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="944" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:64  %b_buff_addr_29 = getelementptr [200 x i64]* %b_buff, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="b_buff_addr_29"/></StgValue>
</operation>

<operation id="945" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:79  %mul_ln41_2 = mul nsw i32 %trunc_ln41_5, %trunc_ln41_4

]]></Node>
<StgValue><ssdm name="mul_ln41_2"/></StgValue>
</operation>

<operation id="946" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:91  %mul_ln41_5 = mul nsw i32 %trunc_ln41_11, %trunc_ln41_10

]]></Node>
<StgValue><ssdm name="mul_ln41_5"/></StgValue>
</operation>

<operation id="947" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:93  %b_buff_load_6 = load i64* %b_buff_addr_26, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_6"/></StgValue>
</operation>

<operation id="948" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:94  %trunc_ln41_13 = trunc i64 %b_buff_load_6 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>

<operation id="949" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:97  %b_buff_load_7 = load i64* %b_buff_addr_27, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_7"/></StgValue>
</operation>

<operation id="950" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:98  %trunc_ln41_15 = trunc i64 %b_buff_load_7 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>

<operation id="951" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:101  %b_buff_load_8 = load i64* %b_buff_addr_28, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_8"/></StgValue>
</operation>

<operation id="952" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:105  %b_buff_load_9 = load i64* %b_buff_addr_29, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_9"/></StgValue>
</operation>

<operation id="953" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:116  %mul_ln41_12 = mul nsw i32 %tmp_45, %tmp_44

]]></Node>
<StgValue><ssdm name="mul_ln41_12"/></StgValue>
</operation>

<operation id="954" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:125  %mul_ln41_15 = mul nsw i32 %tmp_51, %tmp_50

]]></Node>
<StgValue><ssdm name="mul_ln41_15"/></StgValue>
</operation>

<operation id="955" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:127  %tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_6, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="956" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:130  %tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_7, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="957" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:139  %add_ln41_1 = add i32 %mul_ln41_4, %mul_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="958" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:148  %add_ln41_10 = add i32 %mul_ln41_14, %mul_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="959" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:159  %o = add i5 1, %select_ln41

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="960" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:95  %mul_ln41_6 = mul nsw i32 %trunc_ln41_13, %trunc_ln41_12

]]></Node>
<StgValue><ssdm name="mul_ln41_6"/></StgValue>
</operation>

<operation id="961" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:99  %mul_ln41_7 = mul nsw i32 %trunc_ln41_15, %trunc_ln41_14

]]></Node>
<StgValue><ssdm name="mul_ln41_7"/></StgValue>
</operation>

<operation id="962" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:101  %b_buff_load_8 = load i64* %b_buff_addr_28, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_8"/></StgValue>
</operation>

<operation id="963" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:102  %trunc_ln41_17 = trunc i64 %b_buff_load_8 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_17"/></StgValue>
</operation>

<operation id="964" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:105  %b_buff_load_9 = load i64* %b_buff_addr_29, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_9"/></StgValue>
</operation>

<operation id="965" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:106  %trunc_ln41_19 = trunc i64 %b_buff_load_9 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_19"/></StgValue>
</operation>

<operation id="966" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:128  %mul_ln41_16 = mul nsw i32 %tmp_53, %tmp_52

]]></Node>
<StgValue><ssdm name="mul_ln41_16"/></StgValue>
</operation>

<operation id="967" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:131  %mul_ln41_17 = mul nsw i32 %tmp_55, %tmp_54

]]></Node>
<StgValue><ssdm name="mul_ln41_17"/></StgValue>
</operation>

<operation id="968" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:133  %tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_8, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="969" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:136  %tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_9, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="970" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:140  %add_ln41_2 = add i32 %mul_ln41_2, %add_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="971" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:141  %add_ln41_3 = add i32 %add_ln41, %add_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="972" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:149  %add_ln41_11 = add i32 %mul_ln41_12, %add_ln41_10

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="973" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:150  %add_ln41_12 = add i32 %add_ln41_9, %add_ln41_11

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="974" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:103  %mul_ln41_8 = mul nsw i32 %trunc_ln41_17, %trunc_ln41_16

]]></Node>
<StgValue><ssdm name="mul_ln41_8"/></StgValue>
</operation>

<operation id="975" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:107  %mul_ln41_9 = mul nsw i32 %trunc_ln41_19, %trunc_ln41_18

]]></Node>
<StgValue><ssdm name="mul_ln41_9"/></StgValue>
</operation>

<operation id="976" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:134  %mul_ln41_18 = mul nsw i32 %tmp_57, %tmp_56

]]></Node>
<StgValue><ssdm name="mul_ln41_18"/></StgValue>
</operation>

<operation id="977" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:137  %mul_ln41_19 = mul nsw i32 %tmp_59, %tmp_58

]]></Node>
<StgValue><ssdm name="mul_ln41_19"/></StgValue>
</operation>

<operation id="978" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:142  %add_ln41_4 = add i32 %mul_ln41_6, %mul_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="979" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:151  %add_ln41_13 = add i32 %mul_ln41_16, %mul_ln41_15

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="980" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:143  %add_ln41_5 = add i32 %mul_ln41_9, %mul_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="981" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:144  %add_ln41_6 = add i32 %mul_ln41_7, %add_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="982" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:145  %add_ln41_7 = add i32 %add_ln41_4, %add_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="983" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:146  %add_ln41_8 = add i32 %add_ln41_3, %add_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="984" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:152  %add_ln41_14 = add i32 %mul_ln41_19, %mul_ln41_18

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="985" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:153  %add_ln41_15 = add i32 %mul_ln41_17, %add_ln41_14

]]></Node>
<StgValue><ssdm name="add_ln41_15"/></StgValue>
</operation>

<operation id="986" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:154  %add_ln41_16 = add i32 %add_ln41_13, %add_ln41_15

]]></Node>
<StgValue><ssdm name="add_ln41_16"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="987" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="988" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_2:6  %tmp_37 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln41_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="989" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2:7  %zext_ln43 = zext i9 %tmp_37 to i10

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="990" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_2:8  %tmp_38 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln41_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="991" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="7">
<![CDATA[
hls_label_2:9  %zext_ln43_1 = zext i7 %tmp_38 to i10

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="992" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:10  %add_ln43 = add i10 %zext_ln43_1, %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="993" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:31  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="994" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="995" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="5">
<![CDATA[
hls_label_2:34  %zext_ln41_2 = zext i5 %select_ln41 to i10

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="996" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:65  %add_ln43_1 = add i10 %add_ln43, %zext_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="997" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:66  %zext_ln43_2 = zext i10 %add_ln43_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="998" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:67  %c_buff_addr_1 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="c_buff_addr_1"/></StgValue>
</operation>

<operation id="999" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:155  %add_ln41_17 = add i32 %add_ln41_12, %add_ln41_16

]]></Node>
<StgValue><ssdm name="add_ln41_17"/></StgValue>
</operation>

<operation id="1000" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:156  %add_ln41_18 = add nsw i32 %add_ln41_8, %add_ln41_17

]]></Node>
<StgValue><ssdm name="add_ln41_18"/></StgValue>
</operation>

<operation id="1001" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_2:157  store i32 %add_ln41_18, i32* %c_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1002" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:158  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1003" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:160  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1004" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1005" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i3_0 = phi i5 [ %i_2, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="1006" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln48 = icmp eq i5 %i3_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="1007" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1008" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_2 = add i5 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1009" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln48, label %2, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="1010" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_3:2  %tmp_60 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i3_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1011" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="9">
<![CDATA[
hls_label_3:3  %zext_ln51 = zext i9 %tmp_60 to i10

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="1012" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_3:4  %tmp_61 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i3_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1013" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="7">
<![CDATA[
hls_label_3:5  %zext_ln51_22 = zext i7 %tmp_61 to i10

]]></Node>
<StgValue><ssdm name="zext_ln51_22"/></StgValue>
</operation>

<operation id="1014" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:6  %add_ln51_17 = add i10 %zext_ln51_22, %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>

<operation id="1015" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:7  %zext_ln51_23 = zext i10 %add_ln51_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_23"/></StgValue>
</operation>

<operation id="1016" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:8  %c_buff_addr = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_23

]]></Node>
<StgValue><ssdm name="c_buff_addr"/></StgValue>
</operation>

<operation id="1017" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:9  %or_ln51_3 = or i10 %add_ln51_17, 1

]]></Node>
<StgValue><ssdm name="or_ln51_3"/></StgValue>
</operation>

<operation id="1018" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:10  %zext_ln51_24 = zext i10 %or_ln51_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_24"/></StgValue>
</operation>

<operation id="1019" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:11  %c_buff_addr_20 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="c_buff_addr_20"/></StgValue>
</operation>

<operation id="1020" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="7">
<![CDATA[
hls_label_3:66  %zext_ln51_21 = zext i7 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln51_21"/></StgValue>
</operation>

<operation id="1021" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:67  %add_ln51 = add i9 %zext_ln51_21, %tmp_60

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="1022" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:68  %c_buff_load = load i32* %c_buff_addr, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load"/></StgValue>
</operation>

<operation id="1023" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:72  %c_buff_load_1 = load i32* %c_buff_addr_20, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1024" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:12  %or_ln51_4 = or i10 %add_ln51_17, 2

]]></Node>
<StgValue><ssdm name="or_ln51_4"/></StgValue>
</operation>

<operation id="1025" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:13  %zext_ln51_25 = zext i10 %or_ln51_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_25"/></StgValue>
</operation>

<operation id="1026" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:14  %c_buff_addr_2 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_25

]]></Node>
<StgValue><ssdm name="c_buff_addr_2"/></StgValue>
</operation>

<operation id="1027" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:15  %or_ln51_5 = or i10 %add_ln51_17, 3

]]></Node>
<StgValue><ssdm name="or_ln51_5"/></StgValue>
</operation>

<operation id="1028" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:16  %zext_ln51_26 = zext i10 %or_ln51_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_26"/></StgValue>
</operation>

<operation id="1029" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:17  %c_buff_addr_3 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln51_26

]]></Node>
<StgValue><ssdm name="c_buff_addr_3"/></StgValue>
</operation>

<operation id="1030" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:68  %c_buff_load = load i32* %c_buff_addr, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load"/></StgValue>
</operation>

<operation id="1031" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:69  %zext_ln51_1 = zext i9 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="1032" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:70  %c_addr = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="1033" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:71  store i32 %c_buff_load, i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1034" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:72  %c_buff_load_1 = load i32* %c_buff_addr_20, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_1"/></StgValue>
</operation>

<operation id="1035" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:73  %or_ln51 = or i9 %add_ln51, 1

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="1036" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:74  %zext_ln51_2 = zext i9 %or_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:75  %c_addr_1 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:76  store i32 %c_buff_load_1, i32* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:77  %c_buff_load_2 = load i32* %c_buff_addr_2, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_2"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:82  %c_buff_load_3 = load i32* %c_buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1041" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:18  %add_ln51_18 = add i10 %add_ln51_17, 4

]]></Node>
<StgValue><ssdm name="add_ln51_18"/></StgValue>
</operation>

<operation id="1042" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:19  %sext_ln51 = sext i10 %add_ln51_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="1043" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:20  %c_buff_addr_4 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="c_buff_addr_4"/></StgValue>
</operation>

<operation id="1044" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:21  %add_ln51_19 = add i10 %add_ln51_17, 5

]]></Node>
<StgValue><ssdm name="add_ln51_19"/></StgValue>
</operation>

<operation id="1045" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:22  %sext_ln51_1 = sext i10 %add_ln51_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_1"/></StgValue>
</operation>

<operation id="1046" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:23  %c_buff_addr_5 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_1

]]></Node>
<StgValue><ssdm name="c_buff_addr_5"/></StgValue>
</operation>

<operation id="1047" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:77  %c_buff_load_2 = load i32* %c_buff_addr_2, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_2"/></StgValue>
</operation>

<operation id="1048" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:78  %or_ln51_1 = or i9 %add_ln51, 2

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="1049" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:79  %zext_ln51_3 = zext i9 %or_ln51_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="1050" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:80  %c_addr_2 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="c_addr_2"/></StgValue>
</operation>

<operation id="1051" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:81  store i32 %c_buff_load_2, i32* %c_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1052" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:82  %c_buff_load_3 = load i32* %c_buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_3"/></StgValue>
</operation>

<operation id="1053" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:83  %or_ln51_2 = or i9 %add_ln51, 3

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="1054" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:84  %zext_ln51_4 = zext i9 %or_ln51_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="1055" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:85  %c_addr_3 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="c_addr_3"/></StgValue>
</operation>

<operation id="1056" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:86  store i32 %c_buff_load_3, i32* %c_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1057" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:87  %c_buff_load_4 = load i32* %c_buff_addr_4, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_4"/></StgValue>
</operation>

<operation id="1058" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:92  %c_buff_load_5 = load i32* %c_buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1059" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:24  %add_ln51_20 = add i10 %add_ln51_17, 6

]]></Node>
<StgValue><ssdm name="add_ln51_20"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:25  %sext_ln51_2 = sext i10 %add_ln51_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_2"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:26  %c_buff_addr_6 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_2

]]></Node>
<StgValue><ssdm name="c_buff_addr_6"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:27  %add_ln51_21 = add i10 %add_ln51_17, 7

]]></Node>
<StgValue><ssdm name="add_ln51_21"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:28  %sext_ln51_3 = sext i10 %add_ln51_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_3"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:29  %c_buff_addr_7 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_3

]]></Node>
<StgValue><ssdm name="c_buff_addr_7"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:87  %c_buff_load_4 = load i32* %c_buff_addr_4, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_4"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:88  %add_ln51_1 = add i9 %add_ln51, 4

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:89  %zext_ln51_5 = zext i9 %add_ln51_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:90  %c_addr_4 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_5

]]></Node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:91  store i32 %c_buff_load_4, i32* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:92  %c_buff_load_5 = load i32* %c_buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_5"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:93  %add_ln51_2 = add i9 %add_ln51, 5

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:94  %zext_ln51_6 = zext i9 %add_ln51_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:95  %c_addr_5 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_6

]]></Node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:96  store i32 %c_buff_load_5, i32* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:97  %c_buff_load_6 = load i32* %c_buff_addr_6, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_6"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:102  %c_buff_load_7 = load i32* %c_buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1077" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:30  %add_ln51_22 = add i10 %add_ln51_17, 8

]]></Node>
<StgValue><ssdm name="add_ln51_22"/></StgValue>
</operation>

<operation id="1078" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:31  %sext_ln51_4 = sext i10 %add_ln51_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_4"/></StgValue>
</operation>

<operation id="1079" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:32  %c_buff_addr_8 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_4

]]></Node>
<StgValue><ssdm name="c_buff_addr_8"/></StgValue>
</operation>

<operation id="1080" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:33  %add_ln51_23 = add i10 %add_ln51_17, 9

]]></Node>
<StgValue><ssdm name="add_ln51_23"/></StgValue>
</operation>

<operation id="1081" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:34  %sext_ln51_5 = sext i10 %add_ln51_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_5"/></StgValue>
</operation>

<operation id="1082" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:35  %c_buff_addr_9 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_5

]]></Node>
<StgValue><ssdm name="c_buff_addr_9"/></StgValue>
</operation>

<operation id="1083" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:97  %c_buff_load_6 = load i32* %c_buff_addr_6, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_6"/></StgValue>
</operation>

<operation id="1084" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:98  %add_ln51_3 = add i9 %add_ln51, 6

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="1085" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:99  %zext_ln51_7 = zext i9 %add_ln51_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="1086" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:100  %c_addr_6 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_7

]]></Node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:101  store i32 %c_buff_load_6, i32* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:102  %c_buff_load_7 = load i32* %c_buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_7"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:103  %add_ln51_4 = add i9 %add_ln51, 7

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="1090" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:104  %zext_ln51_8 = zext i9 %add_ln51_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="1091" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:105  %c_addr_7 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_8

]]></Node>
<StgValue><ssdm name="c_addr_7"/></StgValue>
</operation>

<operation id="1092" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:106  store i32 %c_buff_load_7, i32* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1093" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:107  %c_buff_load_8 = load i32* %c_buff_addr_8, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_8"/></StgValue>
</operation>

<operation id="1094" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:112  %c_buff_load_9 = load i32* %c_buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1095" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:36  %add_ln51_24 = add i10 %add_ln51_17, 10

]]></Node>
<StgValue><ssdm name="add_ln51_24"/></StgValue>
</operation>

<operation id="1096" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:37  %sext_ln51_6 = sext i10 %add_ln51_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_6"/></StgValue>
</operation>

<operation id="1097" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:38  %c_buff_addr_10 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_6

]]></Node>
<StgValue><ssdm name="c_buff_addr_10"/></StgValue>
</operation>

<operation id="1098" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:39  %add_ln51_25 = add i10 %add_ln51_17, 11

]]></Node>
<StgValue><ssdm name="add_ln51_25"/></StgValue>
</operation>

<operation id="1099" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:40  %sext_ln51_7 = sext i10 %add_ln51_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_7"/></StgValue>
</operation>

<operation id="1100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:41  %c_buff_addr_11 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_7

]]></Node>
<StgValue><ssdm name="c_buff_addr_11"/></StgValue>
</operation>

<operation id="1101" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:107  %c_buff_load_8 = load i32* %c_buff_addr_8, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_8"/></StgValue>
</operation>

<operation id="1102" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:108  %add_ln51_5 = add i9 %add_ln51, 8

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="1103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:109  %zext_ln51_9 = zext i9 %add_ln51_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="1104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:110  %c_addr_8 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_9

]]></Node>
<StgValue><ssdm name="c_addr_8"/></StgValue>
</operation>

<operation id="1105" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:111  store i32 %c_buff_load_8, i32* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1106" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:112  %c_buff_load_9 = load i32* %c_buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_9"/></StgValue>
</operation>

<operation id="1107" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:113  %add_ln51_6 = add i9 %add_ln51, 9

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="1108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:114  %zext_ln51_10 = zext i9 %add_ln51_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="1109" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:115  %c_addr_9 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_10

]]></Node>
<StgValue><ssdm name="c_addr_9"/></StgValue>
</operation>

<operation id="1110" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:116  store i32 %c_buff_load_9, i32* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1111" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:117  %c_buff_load_10 = load i32* %c_buff_addr_10, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_10"/></StgValue>
</operation>

<operation id="1112" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:122  %c_buff_load_11 = load i32* %c_buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1113" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:42  %add_ln51_26 = add i10 %add_ln51_17, 12

]]></Node>
<StgValue><ssdm name="add_ln51_26"/></StgValue>
</operation>

<operation id="1114" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:43  %sext_ln51_8 = sext i10 %add_ln51_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_8"/></StgValue>
</operation>

<operation id="1115" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:44  %c_buff_addr_12 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_8

]]></Node>
<StgValue><ssdm name="c_buff_addr_12"/></StgValue>
</operation>

<operation id="1116" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:45  %add_ln51_27 = add i10 %add_ln51_17, 13

]]></Node>
<StgValue><ssdm name="add_ln51_27"/></StgValue>
</operation>

<operation id="1117" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:46  %sext_ln51_9 = sext i10 %add_ln51_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_9"/></StgValue>
</operation>

<operation id="1118" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:47  %c_buff_addr_13 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_9

]]></Node>
<StgValue><ssdm name="c_buff_addr_13"/></StgValue>
</operation>

<operation id="1119" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:117  %c_buff_load_10 = load i32* %c_buff_addr_10, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_10"/></StgValue>
</operation>

<operation id="1120" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:118  %add_ln51_7 = add i9 %add_ln51, 10

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="1121" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:119  %zext_ln51_11 = zext i9 %add_ln51_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="1122" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:120  %c_addr_10 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_11

]]></Node>
<StgValue><ssdm name="c_addr_10"/></StgValue>
</operation>

<operation id="1123" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:121  store i32 %c_buff_load_10, i32* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1124" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:122  %c_buff_load_11 = load i32* %c_buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_11"/></StgValue>
</operation>

<operation id="1125" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:123  %add_ln51_8 = add i9 %add_ln51, 11

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="1126" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:124  %zext_ln51_12 = zext i9 %add_ln51_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="1127" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:125  %c_addr_11 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="c_addr_11"/></StgValue>
</operation>

<operation id="1128" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:126  store i32 %c_buff_load_11, i32* %c_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:127  %c_buff_load_12 = load i32* %c_buff_addr_12, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_12"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:132  %c_buff_load_13 = load i32* %c_buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_13"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1131" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:48  %add_ln51_28 = add i10 %add_ln51_17, 14

]]></Node>
<StgValue><ssdm name="add_ln51_28"/></StgValue>
</operation>

<operation id="1132" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:49  %sext_ln51_10 = sext i10 %add_ln51_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_10"/></StgValue>
</operation>

<operation id="1133" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:50  %c_buff_addr_14 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_10

]]></Node>
<StgValue><ssdm name="c_buff_addr_14"/></StgValue>
</operation>

<operation id="1134" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:51  %add_ln51_29 = add i10 %add_ln51_17, 15

]]></Node>
<StgValue><ssdm name="add_ln51_29"/></StgValue>
</operation>

<operation id="1135" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:52  %sext_ln51_11 = sext i10 %add_ln51_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_11"/></StgValue>
</operation>

<operation id="1136" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:53  %c_buff_addr_15 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_11

]]></Node>
<StgValue><ssdm name="c_buff_addr_15"/></StgValue>
</operation>

<operation id="1137" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:127  %c_buff_load_12 = load i32* %c_buff_addr_12, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_12"/></StgValue>
</operation>

<operation id="1138" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:128  %add_ln51_9 = add i9 %add_ln51, 12

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="1139" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:129  %zext_ln51_13 = zext i9 %add_ln51_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="1140" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:130  %c_addr_12 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_13

]]></Node>
<StgValue><ssdm name="c_addr_12"/></StgValue>
</operation>

<operation id="1141" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:131  store i32 %c_buff_load_12, i32* %c_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1142" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:132  %c_buff_load_13 = load i32* %c_buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_13"/></StgValue>
</operation>

<operation id="1143" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:133  %add_ln51_10 = add i9 %add_ln51, 13

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="1144" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:134  %zext_ln51_14 = zext i9 %add_ln51_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="1145" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:135  %c_addr_13 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_14

]]></Node>
<StgValue><ssdm name="c_addr_13"/></StgValue>
</operation>

<operation id="1146" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:136  store i32 %c_buff_load_13, i32* %c_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1147" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:137  %c_buff_load_14 = load i32* %c_buff_addr_14, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_14"/></StgValue>
</operation>

<operation id="1148" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:142  %c_buff_load_15 = load i32* %c_buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_15"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1149" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:54  %add_ln51_30 = add i10 %add_ln51_17, 16

]]></Node>
<StgValue><ssdm name="add_ln51_30"/></StgValue>
</operation>

<operation id="1150" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:55  %sext_ln51_12 = sext i10 %add_ln51_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_12"/></StgValue>
</operation>

<operation id="1151" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:56  %c_buff_addr_16 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_12

]]></Node>
<StgValue><ssdm name="c_buff_addr_16"/></StgValue>
</operation>

<operation id="1152" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:57  %add_ln51_31 = add i10 %add_ln51_17, 17

]]></Node>
<StgValue><ssdm name="add_ln51_31"/></StgValue>
</operation>

<operation id="1153" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:58  %sext_ln51_13 = sext i10 %add_ln51_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_13"/></StgValue>
</operation>

<operation id="1154" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:59  %c_buff_addr_17 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_13

]]></Node>
<StgValue><ssdm name="c_buff_addr_17"/></StgValue>
</operation>

<operation id="1155" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:137  %c_buff_load_14 = load i32* %c_buff_addr_14, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_14"/></StgValue>
</operation>

<operation id="1156" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:138  %add_ln51_11 = add i9 %add_ln51, 14

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="1157" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:139  %zext_ln51_15 = zext i9 %add_ln51_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="1158" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:140  %c_addr_14 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_15

]]></Node>
<StgValue><ssdm name="c_addr_14"/></StgValue>
</operation>

<operation id="1159" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:141  store i32 %c_buff_load_14, i32* %c_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1160" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:142  %c_buff_load_15 = load i32* %c_buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_15"/></StgValue>
</operation>

<operation id="1161" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:143  %add_ln51_12 = add i9 %add_ln51, 15

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="1162" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:144  %zext_ln51_16 = zext i9 %add_ln51_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="1163" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:145  %c_addr_15 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_16

]]></Node>
<StgValue><ssdm name="c_addr_15"/></StgValue>
</operation>

<operation id="1164" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:146  store i32 %c_buff_load_15, i32* %c_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1165" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:147  %c_buff_load_16 = load i32* %c_buff_addr_16, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_16"/></StgValue>
</operation>

<operation id="1166" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:152  %c_buff_load_17 = load i32* %c_buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_17"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1167" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:60  %add_ln51_32 = add i10 %add_ln51_17, 18

]]></Node>
<StgValue><ssdm name="add_ln51_32"/></StgValue>
</operation>

<operation id="1168" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:61  %sext_ln51_14 = sext i10 %add_ln51_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_14"/></StgValue>
</operation>

<operation id="1169" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:62  %c_buff_addr_18 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_14

]]></Node>
<StgValue><ssdm name="c_buff_addr_18"/></StgValue>
</operation>

<operation id="1170" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:63  %add_ln51_33 = add i10 %add_ln51_17, 19

]]></Node>
<StgValue><ssdm name="add_ln51_33"/></StgValue>
</operation>

<operation id="1171" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3:64  %sext_ln51_15 = sext i10 %add_ln51_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_15"/></StgValue>
</operation>

<operation id="1172" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:65  %c_buff_addr_19 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %sext_ln51_15

]]></Node>
<StgValue><ssdm name="c_buff_addr_19"/></StgValue>
</operation>

<operation id="1173" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:147  %c_buff_load_16 = load i32* %c_buff_addr_16, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_16"/></StgValue>
</operation>

<operation id="1174" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:148  %add_ln51_13 = add i9 %add_ln51, 16

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>

<operation id="1175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:149  %zext_ln51_17 = zext i9 %add_ln51_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="1176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:150  %c_addr_16 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_17

]]></Node>
<StgValue><ssdm name="c_addr_16"/></StgValue>
</operation>

<operation id="1177" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:151  store i32 %c_buff_load_16, i32* %c_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1178" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:152  %c_buff_load_17 = load i32* %c_buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_17"/></StgValue>
</operation>

<operation id="1179" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:153  %add_ln51_14 = add i9 %add_ln51, 17

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="1180" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:154  %zext_ln51_18 = zext i9 %add_ln51_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="1181" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:155  %c_addr_17 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="c_addr_17"/></StgValue>
</operation>

<operation id="1182" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:156  store i32 %c_buff_load_17, i32* %c_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1183" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:157  %c_buff_load_18 = load i32* %c_buff_addr_18, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_18"/></StgValue>
</operation>

<operation id="1184" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:162  %c_buff_load_19 = load i32* %c_buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_19"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1186" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="1187" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:157  %c_buff_load_18 = load i32* %c_buff_addr_18, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_18"/></StgValue>
</operation>

<operation id="1188" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:158  %add_ln51_15 = add i9 %add_ln51, 18

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="1189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:159  %zext_ln51_19 = zext i9 %add_ln51_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_19"/></StgValue>
</operation>

<operation id="1190" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:160  %c_addr_18 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_19

]]></Node>
<StgValue><ssdm name="c_addr_18"/></StgValue>
</operation>

<operation id="1191" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:161  store i32 %c_buff_load_18, i32* %c_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1192" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="9">
<![CDATA[
hls_label_3:162  %c_buff_load_19 = load i32* %c_buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_19"/></StgValue>
</operation>

<operation id="1193" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:163  %add_ln51_16 = add i9 %add_ln51, 19

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="1194" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="9">
<![CDATA[
hls_label_3:164  %zext_ln51_20 = zext i9 %add_ln51_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_20"/></StgValue>
</operation>

<operation id="1195" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:165  %c_addr_19 = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln51_20

]]></Node>
<StgValue><ssdm name="c_addr_19"/></StgValue>
</operation>

<operation id="1196" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:166  store i32 %c_buff_load_19, i32* %c_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:167  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1198" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:168  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1199" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
