#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 28 10:07:14 2023
# Process ID: 9956
# Current directory: E:/desk/code/verilog/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15924 E:\desk\code\verilog\project_2\project_2.xpr
# Log file: E:/desk/code/verilog/project_2/vivado.log
# Journal file: E:/desk/code/verilog/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/items/xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.238 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/project_2/irom.coe' provided. It will be converted relative to IP Instance files '../../../../irom.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/desk/code/verilog/project_2/irom.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/project_2/irom.coe' provided. It will be converted relative to IP Instance files '../../../../irom.coe'
generate_target {instantiation_template} [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs blk_mem_gen_1_synth_1 -jobs 8
[Tue Mar 28 10:15:27 2023] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: E:/desk/code/verilog/project_2/project_2.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory E:/desk/code/verilog/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/project_2/project_2.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
INFO: [Project 1-386] Moving file 'e:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' from fileset 'blk_mem_gen_1' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
open_project E:/desk/code/verilog/lab1/lab1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/desk/code/verilog/lab1/lab1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/items/xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1143.824 ; gain = 7.168
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/desk/code/verilog/lab1/lab1.runs/impl_1/alu_test_top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1435] Device xc7a50t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1435] Device xc7a50t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 28 11:04:24 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab1/lab1.runs/synth_1/runme.log
[Tue Mar 28 11:04:24 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab1/lab1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3035.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3696.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3696.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3696.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3837.621 ; gain = 1091.918
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab1/lab1.runs/impl_1/alu_test_top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 28 11:16:51 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab1/lab1.runs/synth_1/runme.log
[Tue Mar 28 11:16:51 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab1/lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab1/lab1.runs/impl_1/alu_test_top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 11:21:40 2023...
