#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 27 19:43:45 2019
# Process ID: 19000
# Current directory: D:/CPU/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18020 D:\CPU\CPU_project\CPU.xpr
# Log file: D:/CPU/CPU_project/vivado.log
# Journal file: D:/CPU/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU/CPU_project/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 771.383 ; gain = 89.656
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Dec 27 19:45:19 2019] Launched synth_1...
Run output will be captured here: D:/CPU/CPU_project/CPU.runs/synth_1/runme.log
[Fri Dec 27 19:45:19 2019] Launched impl_1...
Run output will be captured here: D:/CPU/CPU_project/CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Dec 27 19:48:36 2019] Launched impl_1...
Run output will be captured here: D:/CPU/CPU_project/CPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183699321A
set_property PROGRAM.FILE {D:/CPU/CPU_project/CPU.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPU/CPU_project/CPU.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run impl_1
INFO: [Netlist 29-17] Analyzing 410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 2348.773 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2348.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 90 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 70 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2411.352 ; gain = 907.137
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:16 . Memory (MB): peak = 2549.609 ; gain = 0.543
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2549.609 ; gain = 1.414
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol id_stall_request, assumed default net type wire [D:/CPU/CPU_code/cpu.v:197]
INFO: [VRFC 10-2458] undeclared symbol mem_stall_request, assumed default net type wire [D:/CPU/CPU_code/cpu.v:276]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [D:/CPU/CPU_code/riscv_top.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/inst_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 6. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/inst_cache.v" Line 1. Module icache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ctrl.v" Line 3. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 27 20:26:47 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 27 20:26:47 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2552.641 ; gain = 0.145
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
WARNING: Simulation object /testbench/top/cpu0/mem0/hold was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.top.NEW_CLOCK.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2594.285 ; gain = 44.676
run all
888888

00

11

22

33

44

55

66

77

88

99

1100

1111

1122

1133

1144

1155

1166

1177

1188

1199

2200

2211

2222

2233

2244

2255

2266

2277

2288

2299

3300

3311

3322

3333

3344

3355

3366

3377

3388

3399

00

--1100

--11

$finish called at time : 68803 ns : File "D:/CPU/CPU_code/common/hci.v" Line 251
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.598 ; gain = 4.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.113 ; gain = 0.301
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:50 . Memory (MB): peak = 2616.113 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:50 . Memory (MB): peak = 2616.113 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol id_stall_request, assumed default net type wire [D:/CPU/CPU_code/cpu.v:197]
INFO: [VRFC 10-2458] undeclared symbol mem_stall_request, assumed default net type wire [D:/CPU/CPU_code/cpu.v:276]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [D:/CPU/CPU_code/riscv_top.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/inst_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 6. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/inst_cache.v" Line 1. Module icache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ctrl.v" Line 3. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 27 20:31:38 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 27 20:31:38 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2616.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
WARNING: Simulation object /testbench/top/cpu0/mem0/hold was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.top.NEW_CLOCK.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.258 ; gain = 2.145
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2620.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.453 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2625.453 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2625.453 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol id_stall_request, assumed default net type wire [D:/CPU/CPU_code/cpu.v:197]
INFO: [VRFC 10-2458] undeclared symbol mem_stall_request, assumed default net type wire [D:/CPU/CPU_code/cpu.v:276]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/common/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [D:/CPU/CPU_code/riscv_top.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/inst_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_code/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 671debaf3dcf4673bfdd724e855e9221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/riscv_top.v" Line 4. Module riscv_top(SIM=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/block_ram.v" Line 62. Module single_port_ram_sync(ADDR_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/cpu.v" Line 6. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/inst_cache.v" Line 1. Module icache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if.v" Line 1. Module if_ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/if_id.v" Line 1. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id.v" Line 1. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/id_ex.v" Line 1. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex.v" Line 1. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ex_mem.v" Line 1. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem.v" Line 1. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_wb.v" Line 1. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/mem_ctrl.v" Line 1. Module mem_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/ctrl.v" Line 3. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/hci.v" Line 30. Module hci doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart.v" Line 28. Module uart(SYS_CLK_FREQ=100000000,BAUD_RATE=115200,PARITY_MODE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_baud_clk.v" Line 29. Module uart_baud_clk(SYS_CLK_FREQ=100000000,BAUD=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_rx.v" Line 28. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/uart_tx.v" Line 28. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU_code/common/fifo.v" Line 27. Module fifo(ADDR_BITS=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.if_
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.fifo(ADDR_BITS=10)
Compiling module xil_defaultlib.uart_baud_clk(SYS_CLK_FREQ=10000...
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart(SYS_CLK_FREQ=100000000,BAUD...
Compiling module xil_defaultlib.hci
Compiling module xil_defaultlib.riscv_top(SIM=1)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 27 21:08:54 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 27 21:08:54 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU_project/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/CPU/CPU_project/testbench_my_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
WARNING: Simulation object /testbench/top/cpu0/mem0/hold was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance testbench.top.NEW_CLOCK.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2625.453 ; gain = 0.000
run all
888888

00

11

run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.484 ; gain = 11.031
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPU/CPU_project/CPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri Dec 27 21:14:26 2019] Launched synth_1...
Run output will be captured here: D:/CPU/CPU_project/CPU.runs/synth_1/runme.log
[Fri Dec 27 21:14:26 2019] Launched impl_1...
Run output will be captured here: D:/CPU/CPU_project/CPU.runs/impl_1/runme.log
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2642.879 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPU/CPU_project/CPU.runs/impl_1/riscv_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 21:30:18 2019...
