

14:57 JUL 28 '97 KW_SLCT_E.:E05SI                                          1    
    1      /*M* MLCP LCT AND LR DEFINITIONS FOR SYNCHRONOUS CLA'S */
    2      /*T***********************************************************/
    3      /*T*                                                         */
    4      /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
    5      /*T*                                                         */
    6      /*T***********************************************************/
    7      /* */
    8      /********************************************************************** */
    9      /*                                                                    * */
   10      /*         SYNCHRONOUS COMMUNICATIONS LINE ADAPTER DEFINITIONS        * */
   11      /*                                                                    * */
   12      /********************************************************************** */
   13      /*                                                                    * */
   14      /*         RECEIVE CHANNEL DEFINITIONS                                * */
   15      /*                                                                    * */
   16      /********************************************************************** */
   17      %EQU LR#RCVCHR = 1;  /*                  LR1: Received character */
   18      %EQU LR#RCVCHR@S = 'FF'X;  /*            LR1: Received character mask */
   19      %EQU LR#RCVCHR@R = '00'X;  /*            LR1: Received character mask */
   20      %EQU LR#RCVSYNCHR = 4;  /*               LR4: Rcv synchronization character */
   21      %EQU LR#RCVSYNCHR@S = 'FF'X;  /*         LR4: Received character mask */
   22      %EQU LR#RCVSYNCHR@R = '00'X;  /*         LR4: Received character mask */
   23      /********************************************************************** */
   24      /*                                                                    * */
   25      /*         TRANSMIT CHANNEL DEFINITIONS                               * */
   26      /*                                                                    * */
   27      /********************************************************************** */
   28      %EQU LR#TRNCHR = 1;  /*                  LR1: Transmit character */
   29      %EQU LR#TRNCHR@S = 'FF'X;  /*            LR1: Transmit character mask */
   30      %EQU LR#TRNCHR@R = '00'X;  /*            LR1: Transmit character mask */
   31      %EQU LR#TRNFILCHR = 4;  /*               LR4: Transmit fill character */
   32      %EQU LR#TRNFILCHR@S = 'FF'X;  /*         LR4: Transmit fill character mask */
   33      %EQU LR#TRNFILCHR@R = '00'X;  /*         LR4: Transmit fill character mask */
   34      /********************************************************************** */
   35      /*                                                                    * */
   36      /*         RECEIVE/TRANSMIT CHANNEL DEFINITIONS                       * */
   37      /*                                                                    * */
14:57 JUL 28 '97 KW_SLCT_E.:E05SI                                          2    
   38      /********************************************************************** */
   39      %EQU LR#CLACTR = 2;  /*                  LR2: Data set/CLA control flags */
   40      %EQU LR#CLACTR@S = 'FF'X;  /*            LR2: Data set/CLA control flags mask */
   41      %EQU LR#CLACTR@R = '00'X;  /*            LR2: Data set/CLA control flags mask */
   42      %EQU LR#CLACTR_DTR = 2;  /*              LR2: Data terminal ready */
   43      %EQU LR#CLACTR_DTR@S = '80'X;  /*        LR2: Data terminal ready mask */
   44      %EQU LR#CLACTR_DTR@R = '7F'X;  /*        LR2: Data terminal ready mask */
   45      %EQU LR#CLACTR_RTS = 2;  /*              LR2: Request to send */
   46      %EQU LR#CLACTR_RTS@S = '40'X;  /*        LR2: Request to send mask */
   47      %EQU LR#CLACTR_RTS@R = 'BF'X;  /*        LR2: Request to send mask */
   48      %EQU LR#CLACTR_NEWSNC = 2;  /*           LR2: New synch */
   49      %EQU LR#CLACTR_NEWSNC@S = '20'X;  /*     LR2: New synch mask */
   50      %EQU LR#CLACTR_NEWSNC@R = 'DF'X;  /*     LR2: New synch mask */
   51      %EQU LR#CLACTR_SPDSLC = 2;  /*           LR2: Speed select */
   52      %EQU LR#CLACTR_SPDSLC@S = '10'X;  /*     LR2: Speed select mask */
   53      %EQU LR#CLACTR_SPDSLC@R = 'EF'X;  /*     LR2: Speed select mask */
   54      %EQU LR#CLACTR_DRCCNC = 2;  /*           LR2: Direct connect */
   55      %EQU LR#CLACTR_DRCCNC@S = '08'X;  /*     LR2: Direct connect mask */
   56      %EQU LR#CLACTR_DRCCNC@R = 'F7'X;  /*     LR2: Direct connect mask */
   57      %EQU LR#CLACTR_LOPBAK = 2;  /*           LR2: Loop back test */
   58      %EQU LR#CLACTR_LOPBAK@S = '04'X;  /*     LR2: Loop back test mask */
   59      %EQU LR#CLACTR_LOPBAK@R = 'FB'X;  /*     LR2: Loop back test mask */
   60      %EQU LR#CLACTR_RCVON = 2;  /*            LR2: Receive on */
   61      %EQU LR#CLACTR_RCVON@S = '02'X;  /*      LR2: Receive on mask */
   62      %EQU LR#CLACTR_RCVON@R = 'FD'X;  /*      LR2: Receive on mask */
   63      %EQU LR#CLACTR_TRNON = 2;  /*            LR2: Transmit on */
   64      %EQU LR#CLACTR_TRNON@S = '01'X;  /*      LR2: Transmit on mask */
   65      %EQU LR#CLACTR_TRNON@R = 'FE'X;  /*      LR2: Transmit on mask */
   66      %EQU LR#STT = 5;  /*                     LR5: Data set status byte */
   67      %EQU LR#STT@S = 'FF'X;  /*               LR5: Data set status byte mask */
   68      %EQU LR#STT@R = '00'X;  /*               LR5: Data set status byte mask */
   69      %EQU LR#STT_DSR = 5;  /*                 LR5: Data set ready */
   70      %EQU LR#STT_DSR@S = '80'X;  /*           LR5: Data set ready mask */
   71      %EQU LR#STT_DSR@R = '7F'X;  /*           LR5: Data set ready mask */
   72      %EQU LR#STT_CTS = 5;  /*                 LR5: Clear to send */
   73      %EQU LR#STT_CTS@S = '40'X;  /*           LR5: Clear to send mask */
   74      %EQU LR#STT_CTS@R = 'BF'X;  /*           LR5: Clear to send mask */
14:57 JUL 28 '97 KW_SLCT_E.:E05SI                                          3    
   75      %EQU LR#STT_CD = 5;  /*                  LR5: Carrier detect */
   76      %EQU LR#STT_CD@S = '20'X;  /*            LR5: Carrier detect mask */
   77      %EQU LR#STT_CD@R = 'DF'X;  /*            LR5: Carrier detect mask */
   78      %EQU LR#STT_RI = 5;  /*                  LR5: Ring indicator */
   79      %EQU LR#STT_RI@S = '10'X;  /*            LR5: Ring indicator mask */
   80      %EQU LR#STT_RI@R = 'EF'X;  /*            LR5: Ring indicator mask */
   81      %EQU LR#STT_RCVOVRRUN = 5;  /*           LR5: Receive overrun */
   82      %EQU LR#STT_RCVOVRRUN@S = '02'X;  /*     LR5: Receive overrun mask */
   83      %EQU LR#STT_RCVOVRRUN@R = 'FD'X;  /*     LR5: Receive overrun mask */
   84      %EQU LR#STT_TRNUNDRUN = 5;  /*           LR5: Transmit underrun */
   85      %EQU LR#STT_TRNUNDRUN@S = '01'X;  /*     LR5: Transmit underrun mask */
   86      %EQU LR#STT_TRNUNDRUN@R = 'FE'X;  /*     LR5: Transmit underrun mask */
   87      %EQU LR#CHRCNF = 6;  /*                  LR6: Character configuration byte */
   88      %EQU LR#CHRCNF@S = 'FF'X;  /*            LR6: Character configuration byte mask */
   89      %EQU LR#CHRCNF@R = '00'X;  /*            LR6: Character configuration byte mask */
   90      %EQU LR#CHRLNG = 6;  /*                  LR6: Character length */
   91      %EQU LR#CHRLNG@S = 'C0'X;  /*            LR6: Character length mask */
   92      %EQU LR#CHRLNG@R = '3F'X;  /*            LR6: Character length mask */
   93      /********************************************************************** */
   94      /*                                                                    * */
   95      /*         LCT DEFINITIONS                                            * */
   96      /*                                                                    * */
   97      /********************************************************************** */
   98      %EQU KW#RCVCHRLNG = 2;  /*               LCT2:  Rcv character length */
   99      %EQU KW#RCVCHRLNG@S = 'C0'X;  /*         LCT2:  Rcv character length mask */
  100      %EQU KW#RCVCHRLNG@R = '3F'X;  /*         LCT2:  Rcv character length mask */
  101      %EQU KW#RCVCHRPRT = 2;  /*               LCT2:  Rcv character parity */
  102      %EQU KW#RCVCHRPRT@S = '10'X;  /*         LCT2:  Rcv character parity mask */
  103      %EQU KW#RCVCHRPRT@R = 'EF'X;  /*         LCT2:  Rcv character parity mask */
  104      %EQU KW#RCVCRCPLN = 2;  /*               LCT2:  Rcv CRC polynomial */
  105      %EQU KW#RCVCRCPLN@S = '06'X;  /*         LCT2:  Rcv CRC polynomial mask */
  106      %EQU KW#RCVCRCPLN@R = 'F9'X;  /*         LCT2:  Rcv CRC polynomial mask */
  107      %EQU KW#RCVSTT_FIFO_NOTFUL = 14; /*      LCT14: Receiver FIFO not full */
  108      %EQU KW#RCVSTT_FIFO_NOTFUL@S = '08'X; /* LCT14: Receiver FIFO not full mask */
  109      %EQU KW#RCVSTT_FIFO_NOTFUL@R = 'F7'X; /* LCT14: Receiver FIFO not full mask */
  110      %EQU KW#RCVSTT_UNDRUN = 14;  /*          LCT14: Transmit underrun */
  111      %EQU KW#RCVSTT_UNDRUN@S = '01'X;  /*     LCT14: Transmit underrun mask */
14:57 JUL 28 '97 KW_SLCT_E.:E05SI                                          4    
  112      %EQU KW#RCVSTT_UNDRUN@R = 'FE'X;  /*     LCT14: Transmit underrun mask */
  113      %EQU KW#RCVSTTMSK_FIFO_NOTFUL = 15; /*   LCT15: Receiver FIFO not full */
  114      %EQU KW#RCVSTTMSK_FIFO_NOTFUL@S = '08'X; /* LCT15: Receiver FIFO not full mask */
  115      %EQU KW#RCVSTTMSK_FIFO_NOTFUL@R = 'F7'X; /* LCT15: Receiver FIFO not full mask */
  116      %EQU KW#CLACTR_NEWSNC = 20;  /*          LCT20: New synch */
  117      %EQU KW#CLACTR_NEWSNC@S = '20'X;  /*     LCT20: New synch mask */
  118      %EQU KW#CLACTR_NEWSNC@R = 'DF'X;  /*     LCT20: New synch mask */
  119      %EQU KW#CLACTR_SPDSLC = 20;  /*          LCT20: Speed select */
  120      %EQU KW#CLACTR_SPDSLC@S = '10'X;  /*     LCT20: Speed select mask */
  121      %EQU KW#CLACTR_SPDSLC@R = 'EF'X;  /*     LCT20: Speed select mask */
  122      %EQU KW#CLACTR_DRCCNC = 20;  /*          LCT20: Direct connect */
  123      %EQU KW#CLACTR_DRCCNC@S = '08'X;  /*     LCT20: Direct connect mask */
  124      %EQU KW#CLACTR_DRCCNC@R = 'F7'X;  /*     LCT20: Direct connect mask */
  125      %EQU KW#TRNCHRLNG = 34;  /*              LCT34: Trn character length */
  126      %EQU KW#TRNCHRLNG@S = 'C0'X;  /*         LCT34: Trn character length mask */
  127      %EQU KW#TRNCHRLNG@R = '3F'X;  /*         LCT34: Trn character length mask */
  128      %EQU KW#TRNCHRPRT = 34;  /*              LCT34: Trn character parity */
  129      %EQU KW#TRNCHRPRT@S = '10'X;  /*         LCT34: Trn character parity mask */
  130      %EQU KW#TRNCHRPRT@R = 'EF'X;  /*         LCT34: Trn character parity mask */
  131      %EQU KW#TRNCRCPLN = 34;  /*              LCT34: Trn CRC polynomial */
  132      %EQU KW#TRNCRCPLN@S = '06'X;  /*         LCT34: Trn CRC polynomial mask */
  133      %EQU KW#TRNCRCPLN@R = 'F9'X;  /*         LCT34: Trn CRC polynomial mask */
  134      %EQU KW#TRNSTT_FIFO_NOTFUL = 46; /*      LCT46: Transmit FIFO not full */
  135      %EQU KW#TRNSTT_FIFO_NOTFUL@S = '08'X; /* LCT46: Transmit FIFO not full mask */
  136      %EQU KW#TRNSTT_FIFO_NOTFUL@R = 'F7'X; /* LCT46: Transmit FIFO not full mask */
  137      %EQU KW#TRNSTT_FIFO_NOTEMP = 46; /*      LCT46: Transmit FIFO not empty */
  138      %EQU KW#TRNSTT_FIFO_NOTEMP@S = '04'X; /* LCT46: Transmit FIFO not empty mask */
  139      %EQU KW#TRNSTT_FIFO_NOTEMP@R = 'FB'X; /* LCT46: Transmit FIFO not empty mask */
  140      %EQU KW#TRNSTT_UNDRUN = 46;  /*          LCT46: Transmit underrun */
  141      %EQU KW#TRNSTT_UNDRUN@S = '01'X;  /*     LCT46: Transmit underrun mask */
  142      %EQU KW#TRNSTT_UNDRUN@R = 'FE'X;  /*     LCT46: Transmit underrun mask */
  143      %EQU KW#TRNSTTMSK_FIFO_NOTFUL = 47; /*   LCT47: Transmit FIFO not full */
  144      %EQU KW#TRNSTTMSK_FIFO_NOTFUL@S = '08'X; /* LCT47: Transmit FIFO not full mask */
  145      %EQU KW#TRNSTTMSK_FIFO_NOTFUL@R = 'F7'X; /* LCT47: Transmit FIFO not full mask */
  146      %EQU KW#TRNSTTMSK_FIFO_NOTEMP = 47; /*   LCT47: Transmit FIFO not empty */
  147      %EQU KW#TRNSTTMSK_FIFO_NOTEMP@S = '04'X; /* LCT47: Transmit FIFO not empty mask */
  148      %EQU KW#TRNSTTMSK_FIFO_NOTEMP@R = 'FB'X; /* LCT47: Transmit FIFO not empty mask */
14:57 JUL 28 '97 KW_SLCT_E.:E05SI                                          5    
  149      %EQU KW#TRNSTTMSK_UNDRUN = 47;  /*       LCT47: Tx underun mask */
  150      %EQU KW#TRNSTTMSK_UNDRUN@S = '01'X;  /*  LCT47: Tx underun mask mask */
  151      %EQU KW#TRNSTTMSK_UNDRUN@R = 'FE'X;  /*  LCT47: Tx underun mask mask */
  152      /********************************************************************** */
  153      /********************************************************************** */
  154      /*                                                                    * */
  155      /*         PROGRAMMING WORK AREA LCT DEFINITIONS                      * */
  156      /*                                                                    * */
  157      /********************************************************************** */
  158      %EQU KW#PWA1 = 23;  /*                   LCT23: Programmer work area 1 */
  159      %EQU KW#PWA2 = 24;  /*                   LCT24: Programmer work area 2 */
  160      %EQU KW#PWA3 = 25;  /*                   LCT25: Programmer work area 3 */
  161      %EQU KW#PWA4 = 26;  /*                   LCT26: Programmer work area 4 */
  162      %EQU KW#PWA5 = 27;  /*                   LCT27: Programmer work area 5 */
  163      %EQU KW#PWA6 = 28;  /*                   LCT28: Programmer work area 6 */
  164      %EQU KW#PWA7 = 29;  /*                   LCT29: Programmer work area 7 */
  165      %EQU KW#PWA8 = 30;  /*                   LCT30: Programmer work area 8 */
  166      %EQU KW#PWA9 = 31;  /*                   LCT31: Programmer work area 9 */
  167      %EQU KW#PWA10 = 52;  /*                  LCT52: Programmer work area 10 */
  168      %EQU KW#PWA11 = 56;  /*                  LCT56: Programmer work area 11 */
  169      %EQU KW#PWA12 = 57;  /*                  LCT57: Programmer work area 12 */
  170      %EQU KW#PWA13 = 58;  /*                  LCT58: Programmer work area 13 */
  171      %EQU KW#PWA14 = 59;  /*                  LCT59: Programmer work area 14 */
  172      %EQU KW#PWA15 = 60;  /*                  LCT60: Programmer work area 15 */
  173      %EQU KW#PWA16 = 61;  /*                  LCT61: Programmer work area 16 */
  174      %EQU KW#PWA17 = 62;  /*                  LCT62: Programmer work area 17 */
  175      %EQU KW#PWA18 = 63;  /*                  LCT63: Programmer work area 18 */

