Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/carlosmarques/Projects/e2/labs/lab3/ise/fir_path_tb_isim_beh.exe -prj /home/carlosmarques/Projects/e2/labs/lab3/ise/fir_path_tb_beh.prj work.fir_path_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/carlosmarques/Projects/e2/labs/lab3/ise/fir_tap.v" into library work
Analyzing Verilog file "/home/carlosmarques/Projects/e2/labs/lab3/ise/fir_path.v" into library work
Analyzing Verilog file "/home/carlosmarques/Projects/e2/labs/lab3/ise/fir_path_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82316 KB
Fuse CPU Usage: 500 ms
Compiling module fir_tap
Compiling module fir_path(N=10)
Compiling module fir_path_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/carlosmarques/Projects/e2/labs/lab3/ise/fir_path_tb_isim_beh.exe
Fuse Memory Usage: 1166816 KB
Fuse CPU Usage: 510 ms
GCC CPU Usage: 280 ms
