Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Mar 11 14:45:32 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/conv1_0/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (417)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (417)
--------------------------------
 There are 417 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                   20        0.128        0.000                      0                   20        1.725        0.000                       0                   437  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.090        0.000                      0                   20        0.128        0.000                      0                   20        1.725        0.000                       0                   437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 genblk1[5].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.728ns (45.426%)  route 2.076ns (54.574%))
  Logic Levels:           19  (CARRY8=11 LUT2=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 5.878 - 4.000 ) 
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.620ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.565ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=436, estimated)      1.405     2.366    genblk1[5].reg_in/CLK
    SLICE_X116Y580       FDRE                                         r  genblk1[5].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y580       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.443 f  genblk1[5].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.112     2.555    genblk1[5].reg_in/Q[1]
    SLICE_X116Y581       LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     2.694 r  genblk1[5].reg_in/z_carry_i_3__0/O
                         net (fo=2, estimated)        0.196     2.890    genblk1[5].reg_in/reg_out_reg[5]_0[1]
    SLICE_X116Y581       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.988 r  genblk1[5].reg_in/z_carry_i_7__1/O
                         net (fo=1, routed)           0.022     3.010    conv/mul05/S[5]
    SLICE_X116Y581       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.141 r  conv/mul05/z_carry/O[6]
                         net (fo=1, estimated)        0.230     3.371    conv/add000050/in1[6]
    SLICE_X118Y581       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.407 r  conv/add000050/reg_out[2]_i_34/O
                         net (fo=1, routed)           0.010     3.417    conv/add000050/reg_out[2]_i_34_n_0
    SLICE_X118Y581       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.532 r  conv/add000050/reg_out_reg[2]_i_12/CO[7]
                         net (fo=1, estimated)        0.026     3.558    conv/add000050/reg_out_reg[2]_i_12_n_0
    SLICE_X118Y582       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.614 r  conv/add000050/reg_out_reg[2]_i_179/O[0]
                         net (fo=2, estimated)        0.463     4.077    conv/add000050/reg_out_reg[2]_i_179_n_15
    SLICE_X123Y579       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.116 r  conv/add000050/reg_out[2]_i_180/O
                         net (fo=1, routed)           0.015     4.131    conv/add000050/reg_out[2]_i_180_n_0
    SLICE_X123Y579       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.248 r  conv/add000050/reg_out_reg[2]_i_93/CO[7]
                         net (fo=1, estimated)        0.026     4.274    conv/add000050/reg_out_reg[2]_i_93_n_0
    SLICE_X123Y580       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.330 r  conv/add000050/reg_out_reg[21]_i_67/O[0]
                         net (fo=1, estimated)        0.222     4.552    conv/add000050/reg_out_reg[21]_i_67_n_15
    SLICE_X122Y580       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.588 r  conv/add000050/reg_out[21]_i_34/O
                         net (fo=1, routed)           0.009     4.597    conv/add000050/reg_out[21]_i_34_n_0
    SLICE_X122Y580       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     4.711 r  conv/add000050/reg_out_reg[21]_i_13/O[2]
                         net (fo=2, estimated)        0.220     4.931    conv/add000050/reg_out_reg[21]_i_13_n_13
    SLICE_X122Y577       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.981 r  conv/add000050/reg_out[21]_i_19/O
                         net (fo=1, routed)           0.010     4.991    conv/add000050/reg_out[21]_i_19_n_0
    SLICE_X122Y577       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     5.187 r  conv/add000050/reg_out_reg[21]_i_6/O[5]
                         net (fo=2, estimated)        0.185     5.372    conv/add000050/reg_out_reg[21]_i_6_n_10
    SLICE_X122Y574       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.422 r  conv/add000050/reg_out[18]_i_12/O
                         net (fo=1, routed)           0.008     5.430    conv/add000050/reg_out[18]_i_12_n_0
    SLICE_X122Y574       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.545 r  conv/add000050/reg_out_reg[18]_i_2/CO[7]
                         net (fo=1, estimated)        0.026     5.571    conv/add000050/reg_out_reg[18]_i_2_n_0
    SLICE_X122Y575       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.647 r  conv/add000050/reg_out_reg[21]_i_2/O[1]
                         net (fo=2, estimated)        0.235     5.882    conv/add000050/reg_out_reg[21]_i_2_n_14
    SLICE_X122Y570       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.918 r  conv/add000050/reg_out[18]_i_3/O
                         net (fo=1, routed)           0.010     5.928    conv/add000050/reg_out[18]_i_3_n_0
    SLICE_X122Y570       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.043 r  conv/add000050/reg_out_reg[18]_i_1/CO[7]
                         net (fo=1, estimated)        0.026     6.069    conv/add000050/reg_out_reg[18]_i_1_n_0
    SLICE_X122Y571       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.145 r  conv/add000050/reg_out_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.025     6.170    reg_out/D[18]
    SLICE_X122Y571       FDRE                                         r  reg_out/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=436, estimated)      1.208     5.878    reg_out/CLK
    SLICE_X122Y571       FDRE                                         r  reg_out/reg_out_reg[20]/C
                         clock pessimism              0.392     6.270    
                         clock uncertainty           -0.035     6.235    
    SLICE_X122Y571       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.260    reg_out/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 genblk1[64].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.089ns (47.090%)  route 0.100ns (52.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.774ns (routing 0.343ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.380ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=436, estimated)      0.774     1.179    genblk1[64].reg_in/CLK
    SLICE_X123Y566       FDRE                                         r  genblk1[64].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y566       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.217 r  genblk1[64].reg_in/reg_out_reg[0]/Q
                         net (fo=5, estimated)        0.091     1.308    conv/add000050/reg_out_reg[3][0]
    SLICE_X123Y569       LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.051     1.359 r  conv/add000050/reg_out[3]_i_1/O
                         net (fo=1, routed)           0.009     1.368    reg_out/D[1]
    SLICE_X123Y569       FDRE                                         r  reg_out/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=436, estimated)      0.877     1.507    reg_out/CLK
    SLICE_X123Y569       FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism             -0.314     1.194    
    SLICE_X123Y569       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.241    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X126Y563  genblk1[67].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y575  genblk1[18].reg_in/reg_out_reg[0]/C



