Analysis & Synthesis report for processor
Sat Jan 16 13:47:15 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |processor|timing_generation:tim_gen|state
  9. State Machine - |processor|mem_add_reg:add_Reg|state
 10. State Machine - |processor|clock:clo|state
 11. User-Specified and Inferred Latches
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Port Connectivity Checks: "timing_generation:tim_gen"
 18. Port Connectivity Checks: "instruction_decoder:instruction_dec"
 19. Port Connectivity Checks: "predecode_logic:pr_logic"
 20. Port Connectivity Checks: "predecode_register:pre_reg"
 21. Port Connectivity Checks: "interr_res:int_ctl"
 22. Port Connectivity Checks: "status_register:flag_reg|register_8bit:l1"
 23. Port Connectivity Checks: "mem_data_reg:data_reg|register_8bit:l1"
 24. Port Connectivity Checks: "mem_data_reg:data_reg"
 25. Port Connectivity Checks: "accumulator:accumu"
 26. Port Connectivity Checks: "pc_high:program_counter_high|register_8bit:l1"
 27. Port Connectivity Checks: "pc_low:program_counter_low|register_8bit:l1"
 28. Port Connectivity Checks: "alu:Algorithmic_Unit|B_input_register:B_REGISTER|register_8bit:l1"
 29. Port Connectivity Checks: "alu:Algorithmic_Unit"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 16 13:47:15 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processor                                       ;
; Top-level Entity Name              ; processor                                       ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 490                                             ;
;     Total combinational functions  ; 460                                             ;
;     Dedicated logic registers      ; 129                                             ;
; Total registers                    ; 129                                             ;
; Total pins                         ; 24                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; processor          ; processor          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                   ; Library ;
+--------------------------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../Processor/8_bit_register.vhdl                                         ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl                                         ;         ;
; ../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl                       ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl                       ;         ;
; ../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl                   ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl                   ;         ;
; ../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl                   ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl                   ;         ;
; ../Processor/Memory_Interface/mem_data_reg.vhdl                          ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl                          ;         ;
; ../Processor/Memory_Interface/mem_add_reg.vhdl                           ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl                           ;         ;
; ../Processor/Control/InstructionRegister/instruction_reg.vhdl            ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl            ;         ;
; ../Processor/Control/InterruptControl/ready_control.vhdl                 ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl                 ;         ;
; ../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl ;         ;
; ../Processor/Control/Predecode/timing_fsm.vhdl                           ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl                           ;         ;
; ../Processor/Control/Predecode/predecode_register.vhdl                   ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl                   ;         ;
; ../Processor/Control/Predecode/predecode_logic.vhdl                      ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl                      ;         ;
; ../Processor/Control/instruction_decoder.vhdl                            ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl                            ;         ;
; ../Processor/Clock_Generator/clock.vhdl                                  ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl                                  ;         ;
; ../Processor/ALU/register_8bit_A.vhdl                                    ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl                                    ;         ;
; ../Processor/ALU/B_input_register.vhdl                                   ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl                                   ;         ;
; ../Processor/ALU/alu_logic.vhdl                                          ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl                                          ;         ;
; ../Processor/ALU/alu.vhdl                                                ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl                                                ;         ;
; ../Processor/ALU/adder_hold_register.vhdl                                ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl                                ;         ;
; ../Processor/ALU/A_input_register.vhdl                                   ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl                                   ;         ;
; ../Processor/ALU/8_bit_xor.vhdl                                          ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl                                          ;         ;
; ../Processor/ALU/8_bit_shift.vhdl                                        ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl                                        ;         ;
; ../Processor/ALU/8_bit_pass.vhdl                                         ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl                                         ;         ;
; ../Processor/ALU/8_bit_or.vhdl                                           ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl                                           ;         ;
; ../Processor/ALU/8_bit_and.vhdl                                          ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl                                          ;         ;
; ../Processor/ALU/8_bit_adder.vhdl                                        ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl                                        ;         ;
; ../Processor/Accumulator/register_8bit_C.vhdl                            ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl                            ;         ;
; ../Processor/Accumulator/accumulator.vhdl                                ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl                                ;         ;
; ../Processor/Program_Counter/pc_low.vhdl                                 ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl                                 ;         ;
; ../Processor/Program_Counter/pc_high.vhdl                                ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl                                ;         ;
; ../Processor/Register/stack_pointer/stack_pointer.vhdl                   ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl                   ;         ;
; ../Processor/Register/status_register/status_register.vhdl               ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl               ;         ;
; ../Processor/Register/y-index-register.vhdl                              ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl                              ;         ;
; ../Processor/Register/x-index-register.vhdl                              ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl                              ;         ;
; ../Processor/processor.vhdl                                              ; yes             ; User VHDL File  ; C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl                                              ;         ;
+--------------------------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary    ;
+--------------------------+---------------------+
; Resource                 ; Usage               ;
+--------------------------+---------------------+
; I/O pins                 ; 24                  ;
; DSP block 9-bit elements ; 0                   ;
; Maximum fan-out node     ; clock:clo|WideOr0~0 ;
; Maximum fan-out          ; 120                 ;
; Total fan-out            ; 1936                ;
; Average fan-out          ; 3.04                ;
+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |processor                                ; 460 (42)          ; 129 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 24   ; 0            ; |processor                                                                         ; work         ;
;    |accumulator:accumu|                   ; 11 (2)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|accumulator:accumu                                                      ; work         ;
;       |register_8bit_C:l1|                ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|accumulator:accumu|register_8bit_C:l1                                   ; work         ;
;    |alu:Algorithmic_Unit|                 ; 109 (1)           ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit                                                    ; work         ;
;       |A_input_register:A_REGSISTER|      ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|A_input_register:A_REGSISTER                       ; work         ;
;          |register_8bit_A:L1|             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|A_input_register:A_REGSISTER|register_8bit_A:L1    ; work         ;
;       |B_input_register:B_REGISTER|       ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|B_input_register:B_REGISTER                        ; work         ;
;          |register_8bit:l1|               ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|B_input_register:B_REGISTER|register_8bit:l1       ; work         ;
;       |adder_hold_register:HOLD_REGISTER| ; 51 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|adder_hold_register:HOLD_REGISTER                  ; work         ;
;          |register_8bit:l1|               ; 51 (51)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|adder_hold_register:HOLD_REGISTER|register_8bit:l1 ; work         ;
;       |alu_logic:alu_logicmap|            ; 34 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|alu_logic:alu_logicmap                             ; work         ;
;          |eight_bit_adder:ADDER|          ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_adder:ADDER       ; work         ;
;          |eight_bit_shift:SHIFT|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_shift:SHIFT       ; work         ;
;    |clock:clo|                            ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|clock:clo                                                               ; work         ;
;    |instruction_decoder:instruction_dec|  ; 153 (153)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|instruction_decoder:instruction_dec                                     ; work         ;
;    |intruction_reg:ins_reg|               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|intruction_reg:ins_reg                                                  ; work         ;
;    |mem_add_reg:add_Reg|                  ; 36 (36)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|mem_add_reg:add_Reg                                                     ; work         ;
;    |mem_data_reg:data_reg|                ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|mem_data_reg:data_reg                                                   ; work         ;
;       |register_8bit:l1|                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|mem_data_reg:data_reg|register_8bit:l1                                  ; work         ;
;    |pass:pass_sb_db|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|pass:pass_sb_db                                                         ; work         ;
;    |pc_high:program_counter_high|         ; 8 (8)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|pc_high:program_counter_high                                            ; work         ;
;       |register_8bit:l1|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|pc_high:program_counter_high|register_8bit:l1                           ; work         ;
;    |pc_low:program_counter_low|           ; 9 (9)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|pc_low:program_counter_low                                              ; work         ;
;       |register_8bit:l1|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|pc_low:program_counter_low|register_8bit:l1                             ; work         ;
;    |predecode_logic:pr_logic|             ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|predecode_logic:pr_logic                                                ; work         ;
;    |ready:ready_map|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|ready:ready_map                                                         ; work         ;
;    |status_register:flag_reg|             ; 2 (2)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|status_register:flag_reg                                                ; work         ;
;       |register_8bit:l1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|status_register:flag_reg|register_8bit:l1                               ; work         ;
;    |timing_generation:tim_gen|            ; 27 (27)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|timing_generation:tim_gen                                               ; work         ;
;    |x_index:x_in|                         ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|x_index:x_in                                                            ; work         ;
;    |y_index:y_in|                         ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|y_index:y_in                                                            ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|timing_generation:tim_gen|state                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+---------------+----------------+---------------+----------------+---------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------+--------------+-----------+----------+
; Name           ; state.T4_R5 ; state.T3_R5 ; state.T2_R5 ; state.T5_R6 ; state.T4_R6 ; state.T3_R6 ; state.T2_R6 ; state.T6_R7_np ; state.T6_R7_p ; state.T5_R7_np ; state.T5_R7_p ; state.T4_R7_np ; state.T4_R7_p ; state.T3_R7 ; state.T2_R7 ; state.T6_7 ; state.T5_7 ; state.T5_6 ; state.T4_7 ; state.T4_6 ; state.T4_5 ; state.T3_7 ; state.T3_6 ; state.T3_5 ; state.T3_4 ; state.T2_7 ; state.T2_6 ; state.T2_5 ; state.T2_4 ; state.T2_3 ; state.T2_T0 ; state.T1P_T1 ; state.T1P ; state.T0 ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+---------------+----------------+---------------+----------------+---------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------+--------------+-----------+----------+
; state.T0       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 0        ;
; state.T1P      ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 1         ; 1        ;
; state.T1P_T1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 1            ; 0         ; 1        ;
; state.T2_T0    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ; 0            ; 0         ; 1        ;
; state.T2_3     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_4     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_5     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_6     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_7     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_4     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_5     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_6     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_7     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_5     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_6     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_7     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T5_6     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T5_7     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T6_7     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_R7    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_R7    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_R7_p  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 1             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_R7_np ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 1              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T5_R7_p  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 1             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T5_R7_np ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 1              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T6_R7_p  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 1             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T6_R7_np ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_R6    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_R6    ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_R6    ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T5_R6    ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T2_R5    ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T3_R5    ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
; state.T4_R5    ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ; 0            ; 0         ; 1        ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+---------------+----------------+---------------+----------------+---------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------+--------------+-----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |processor|mem_add_reg:add_Reg|state                                                ;
+-------------------+--------------+--------------+--------------+----------------+-------------------+
; Name              ; state.state3 ; state.state2 ; state.state1 ; state.pr_state ; state.reset_state ;
+-------------------+--------------+--------------+--------------+----------------+-------------------+
; state.reset_state ; 0            ; 0            ; 0            ; 0              ; 0                 ;
; state.pr_state    ; 0            ; 0            ; 0            ; 1              ; 1                 ;
; state.state1      ; 0            ; 0            ; 1            ; 0              ; 1                 ;
; state.state2      ; 0            ; 1            ; 0            ; 0              ; 1                 ;
; state.state3      ; 1            ; 0            ; 0            ; 0              ; 1                 ;
+-------------------+--------------+--------------+--------------+----------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|clock:clo|state                                                                                                                            ;
+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+
; Name              ; state.state_8 ; state.state_7 ; state.state_6 ; state.state_5 ; state.state_4 ; state.state_3 ; state.state_2 ; state.state_1 ; state.reset_state ;
+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+
; state.reset_state ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                 ;
; state.state_1     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1                 ;
; state.state_2     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1                 ;
; state.state_3     ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1                 ;
; state.state_4     ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1                 ;
; state.state_5     ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1                 ;
; state.state_6     ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ;
; state.state_7     ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ;
; state.state_8     ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                 ;
+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; instruction_decoder:instruction_dec|control_out[11] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[0]  ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[49] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[50] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[1]  ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[9]  ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[6]  ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[15] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[5]  ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[48] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[52] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[54] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[44] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[45] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[18] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[19] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[69] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[4]  ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[32] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[39] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[38] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[40] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[37] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[33] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[34] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[35] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[36] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; predecode_logic:pr_logic|cycles[2]                  ; predecode_logic:pr_logic|cycles[2]         ; yes                    ;
; predecode_logic:pr_logic|cycles[1]                  ; predecode_logic:pr_logic|cycles[2]         ; yes                    ;
; predecode_logic:pr_logic|cycles[0]                  ; predecode_logic:pr_logic|cycles[2]         ; yes                    ;
; instruction_decoder:instruction_dec|control_out[51] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[53] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|r_w             ; instruction_decoder:instruction_dec|Mux6   ; yes                    ;
; instruction_decoder:instruction_dec|control_out[28] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[27] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[46] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[47] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; instruction_decoder:instruction_dec|control_out[58] ; instruction_decoder:instruction_dec|Mux139 ; yes                    ;
; Number of user-specified and inferred latches = 38  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; rtl~0                                                  ;    ;
; rtl~1                                                  ;    ;
; rtl~2                                                  ;    ;
; rtl~3                                                  ;    ;
; rtl~4                                                  ;    ;
; rtl~5                                                  ;    ;
; rtl~6                                                  ;    ;
; rtl~7                                                  ;    ;
; rtl~8                                                  ;    ;
; rtl~9                                                  ;    ;
; rtl~10                                                 ;    ;
; rtl~11                                                 ;    ;
; rtl~12                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~14                                                 ;    ;
; rtl~15                                                 ;    ;
; Number of logic cells representing combinational loops ; 16 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+------------------------------------------------------+---------------------------------------------------------+
; Register name                                        ; Reason for Removal                                      ;
+------------------------------------------------------+---------------------------------------------------------+
; status_register:flag_reg|register_8bit:l1|q[4,5]     ; Stuck at GND due to stuck port data_in                  ;
; predecode_register:pre_reg|q[0]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[0] ;
; predecode_register:pre_reg|q[1]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[1] ;
; predecode_register:pre_reg|q[2]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[2] ;
; predecode_register:pre_reg|q[3]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[3] ;
; predecode_register:pre_reg|q[4]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[4] ;
; predecode_register:pre_reg|q[5]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[5] ;
; predecode_register:pre_reg|q[6]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[6] ;
; predecode_register:pre_reg|q[7]                      ; Merged with mem_data_reg:data_reg|register_8bit:l1|q[7] ;
; stack_pointer:stk_point|q[0..7]                      ; Stuck at GND due to stuck port data_in                  ;
; status_register:flag_reg|register_8bit:l1|q[3]       ; Stuck at GND due to stuck port data_in                  ;
; status_register:flag_reg|register_8bit:l1|q[1,2,6,7] ; Lost fanout                                             ;
; interr_res:int_ctl|i_s                               ; Lost fanout                                             ;
; interr_res:int_ctl|INTG                              ; Lost fanout                                             ;
; interr_res:int_ctl|flag                              ; Lost fanout                                             ;
; interr_res:int_ctl|IRQP                              ; Lost fanout                                             ;
; interr_res:int_ctl|blk                               ; Lost fanout                                             ;
; interr_res:int_ctl|NMIG                              ; Lost fanout                                             ;
; interr_res:int_ctl|irq_rec                           ; Lost fanout                                             ;
; interr_res:int_ctl|nmi_rec                           ; Lost fanout                                             ;
; timing_generation:tim_gen|state.T6_R7_np             ; Lost fanout                                             ;
; timing_generation:tim_gen|state.T1P                  ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 33               ;                                                         ;
+------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; status_register:flag_reg|register_8bit:l1|q[2] ; Lost Fanouts              ; interr_res:int_ctl|i_s, interr_res:int_ctl|INTG, interr_res:int_ctl|flag,    ;
;                                                ;                           ; interr_res:int_ctl|IRQP, interr_res:int_ctl|blk, interr_res:int_ctl|NMIG,    ;
;                                                ;                           ; interr_res:int_ctl|irq_rec, interr_res:int_ctl|nmi_rec                       ;
; status_register:flag_reg|register_8bit:l1|q[5] ; Stuck at GND              ; stack_pointer:stk_point|q[5], status_register:flag_reg|register_8bit:l1|q[6] ;
;                                                ; due to stuck port data_in ;                                                                              ;
; status_register:flag_reg|register_8bit:l1|q[4] ; Stuck at GND              ; stack_pointer:stk_point|q[4]                                                 ;
;                                                ; due to stuck port data_in ;                                                                              ;
+------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |processor|pc_low:program_counter_low|register_8bit:l1|q[4]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |processor|pc_high:program_counter_high|register_8bit:l1|q[6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|accumulator:accumu|register_8bit_C:l1|q[3]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|x_index:x_in|q[4]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|y_index:y_in|q[3]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|intruction_reg:ins_reg|q[7]                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |processor|alu:Algorithmic_Unit|B_input_register:B_REGISTER|register_8bit:l1|q[6]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|alu:Algorithmic_Unit|A_input_register:A_REGSISTER|register_8bit_A:L1|q[7]    ;
; 17:1               ; 6 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; Yes        ; |processor|alu:Algorithmic_Unit|adder_hold_register:HOLD_REGISTER|register_8bit:l1|q[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|timing_generation:tim_gen|state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor|timing_generation:tim_gen|state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux118                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |processor|timing_generation:tim_gen|state                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|timing_generation:tim_gen|state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux13                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processor|mem_add_reg:add_Reg|Selector5                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|adl[7]                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor|timing_generation:tim_gen|state                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux107                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |processor|timing_generation:tim_gen|Selector22                                         ;
; 1:1                ; 2 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux112                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux99                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux106                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |processor|adh[4]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux93                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |processor|db[4]                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |processor|db[7]                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |processor|instruction_decoder:instruction_dec|Mux83                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |processor|sb[3]                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "timing_generation:tim_gen" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; bcr  ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_decoder:instruction_dec"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; interrupt[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; control_out[30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out[25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "predecode_logic:pr_logic"                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bcr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "predecode_register:pre_reg" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; load ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interr_res:int_ctl"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bcr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; res_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; interrupt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rw        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "status_register:flag_reg|register_8bit:l1" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; load          ; Input ; Info     ; Stuck at VCC                       ;
; data_in[5..4] ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "mem_data_reg:data_reg|register_8bit:l1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mem_data_reg:data_reg" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; load ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accumulator:accumu"                                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_flag     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_high:program_counter_high|register_8bit:l1" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_low:program_counter_low|register_8bit:l1" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Algorithmic_Unit|B_input_register:B_REGISTER|register_8bit:l1" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Algorithmic_Unit"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; hc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 16 13:47:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl
    Info (12022): Found design unit 1: register_8bit-behaviour
    Info (12023): Found entity 1: register_8bit
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl
    Info (12022): Found design unit 1: pass-behaviour
    Info (12023): Found entity 1: pass
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl
    Info (12022): Found design unit 1: open_drain_ADL-behaviour
    Info (12023): Found entity 1: open_drain_ADL
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl
    Info (12022): Found design unit 1: open_drain_ADH-behaviour
    Info (12023): Found entity 1: open_drain_ADH
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl
    Info (12022): Found design unit 1: mem_data_reg-arch
    Info (12023): Found entity 1: mem_data_reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl
    Info (12022): Found design unit 1: mem_add_reg-arch
    Info (12023): Found entity 1: mem_add_reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl
    Info (12022): Found design unit 1: intruction_reg-behaviour
    Info (12023): Found entity 1: intruction_reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl
    Info (12022): Found design unit 1: ready-behaviour
    Info (12023): Found entity 1: ready
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl
    Info (12022): Found design unit 1: interr_res-behaviour
    Info (12023): Found entity 1: interr_res
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl
    Info (12022): Found design unit 1: timing_generation-timing_logic
    Info (12023): Found entity 1: timing_generation
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl
    Info (12022): Found design unit 1: predecode_register-behaviour
    Info (12023): Found entity 1: predecode_register
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl
    Info (12022): Found design unit 1: predecode_logic-behaviour
    Info (12023): Found entity 1: predecode_logic
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl
    Info (12022): Found design unit 1: instruction_decoder-arch
    Info (12023): Found entity 1: instruction_decoder
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl
    Info (12022): Found design unit 1: clock-arch
    Info (12023): Found entity 1: clock
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl
    Info (12022): Found design unit 1: register_8bit_A-behaviour
    Info (12023): Found entity 1: register_8bit_A
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl
    Info (12022): Found design unit 1: B_input_register-structural
    Info (12023): Found entity 1: B_input_register
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl
    Info (12022): Found design unit 1: alu_logic-structural
    Info (12023): Found entity 1: alu_logic
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl
    Info (12022): Found design unit 1: alu-structural
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl
    Info (12022): Found design unit 1: adder_hold_register-arch
    Info (12023): Found entity 1: adder_hold_register
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl
    Info (12022): Found design unit 1: A_input_register-structural
    Info (12023): Found entity 1: A_input_register
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl
    Info (12022): Found design unit 1: eight_bit_xor-behavioural
    Info (12023): Found entity 1: eight_bit_xor
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl
    Info (12022): Found design unit 1: eight_bit_shift-behavioural
    Info (12023): Found entity 1: eight_bit_shift
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl
    Info (12022): Found design unit 1: eight_bit_pass-behavioural
    Info (12023): Found entity 1: eight_bit_pass
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl
    Info (12022): Found design unit 1: eight_bit_or-behavioural
    Info (12023): Found entity 1: eight_bit_or
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl
    Info (12022): Found design unit 1: eight_bit_and-behavioural
    Info (12023): Found entity 1: eight_bit_and
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl
    Info (12022): Found design unit 1: eight_bit_adder-behaviour
    Info (12023): Found entity 1: eight_bit_adder
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl
    Info (12022): Found design unit 1: register_8bit_C-behaviour
    Info (12023): Found entity 1: register_8bit_C
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl
    Info (12022): Found design unit 1: accumulator-structural
    Info (12023): Found entity 1: accumulator
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl
    Info (12022): Found design unit 1: pc_low-arch
    Info (12023): Found entity 1: pc_low
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl
    Info (12022): Found design unit 1: pc_high-arch
    Info (12023): Found entity 1: pc_high
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl
    Info (12022): Found design unit 1: stack_pointer-behavioural
    Info (12023): Found entity 1: stack_pointer
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl
    Info (12022): Found design unit 1: status_register-behaviour
    Info (12023): Found entity 1: status_register
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl
    Info (12022): Found design unit 1: y_index-behaviour
    Info (12023): Found entity 1: y_index
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl
    Info (12022): Found design unit 1: x_index-behaviour
    Info (12023): Found entity 1: x_index
Info (12021): Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl
    Info (12022): Found design unit 1: processor-structural
    Info (12023): Found entity 1: processor
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(421): object "hc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(424): object "pch_pch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(426): object "pcl_pcl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(446): object "r_wded" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(462): object "interrupt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(465): object "zero_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(465): object "negative_flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(486): object "resg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(497): object "reset_off" assigned a value but never read
Info (12128): Elaborating entity "clock" for hierarchy "clock:clo"
Info (12128): Elaborating entity "x_index" for hierarchy "x_index:x_in"
Info (12128): Elaborating entity "y_index" for hierarchy "y_index:y_in"
Info (12128): Elaborating entity "alu" for hierarchy "alu:Algorithmic_Unit"
Info (12128): Elaborating entity "alu_logic" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap"
Info (12128): Elaborating entity "eight_bit_adder" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_adder:ADDER"
Info (12128): Elaborating entity "eight_bit_or" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_or:ORR"
Info (12128): Elaborating entity "eight_bit_xor" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_xor:XORR"
Info (12128): Elaborating entity "eight_bit_and" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_and:ANDD"
Info (12128): Elaborating entity "eight_bit_shift" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_shift:SHIFT"
Info (12128): Elaborating entity "eight_bit_pass" for hierarchy "alu:Algorithmic_Unit|alu_logic:alu_logicmap|eight_bit_pass:PASS"
Info (12128): Elaborating entity "B_input_register" for hierarchy "alu:Algorithmic_Unit|B_input_register:B_REGISTER"
Info (12128): Elaborating entity "register_8bit" for hierarchy "alu:Algorithmic_Unit|B_input_register:B_REGISTER|register_8bit:l1"
Info (12128): Elaborating entity "A_input_register" for hierarchy "alu:Algorithmic_Unit|A_input_register:A_REGSISTER"
Info (12128): Elaborating entity "register_8bit_A" for hierarchy "alu:Algorithmic_Unit|A_input_register:A_REGSISTER|register_8bit_A:L1"
Info (12128): Elaborating entity "adder_hold_register" for hierarchy "alu:Algorithmic_Unit|adder_hold_register:HOLD_REGISTER"
Info (12128): Elaborating entity "pc_low" for hierarchy "pc_low:program_counter_low"
Info (12128): Elaborating entity "pc_high" for hierarchy "pc_high:program_counter_high"
Info (12128): Elaborating entity "accumulator" for hierarchy "accumulator:accumu"
Info (12128): Elaborating entity "register_8bit_C" for hierarchy "accumulator:accumu|register_8bit_C:l1"
Info (12128): Elaborating entity "mem_add_reg" for hierarchy "mem_add_reg:add_Reg"
Warning (10036): Verilog HDL or VHDL warning at mem_add_reg.vhdl(27): object "c" assigned a value but never read
Info (12128): Elaborating entity "mem_data_reg" for hierarchy "mem_data_reg:data_reg"
Info (12128): Elaborating entity "status_register" for hierarchy "status_register:flag_reg"
Info (12128): Elaborating entity "pass" for hierarchy "pass:pass_sb_db"
Info (12128): Elaborating entity "open_drain_ADH" for hierarchy "open_drain_ADH:od_adh"
Info (12128): Elaborating entity "open_drain_ADL" for hierarchy "open_drain_ADL:od_adl"
Info (12128): Elaborating entity "stack_pointer" for hierarchy "stack_pointer:stk_point"
Info (12128): Elaborating entity "interr_res" for hierarchy "interr_res:int_ctl"
Warning (10631): VHDL Process Statement warning at interrupt_reset_control.vhdl(168): inferring latch(es) for signal or variable "irq2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at interrupt_reset_control.vhdl(168): inferring latch(es) for signal or variable "nmi2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nmi2" at interrupt_reset_control.vhdl(168)
Info (10041): Inferred latch for "irq2" at interrupt_reset_control.vhdl(168)
Info (12128): Elaborating entity "predecode_register" for hierarchy "predecode_register:pre_reg"
Info (12128): Elaborating entity "predecode_logic" for hierarchy "predecode_logic:pr_logic"
Warning (10631): VHDL Process Statement warning at predecode_logic.vhdl(23): inferring latch(es) for signal or variable "cycles", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "cycles[0]" at predecode_logic.vhdl(23)
Info (10041): Inferred latch for "cycles[1]" at predecode_logic.vhdl(23)
Info (10041): Inferred latch for "cycles[2]" at predecode_logic.vhdl(23)
Info (12128): Elaborating entity "intruction_reg" for hierarchy "intruction_reg:ins_reg"
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "instruction_decoder:instruction_dec"
Warning (10492): VHDL Process Statement warning at instruction_decoder.vhdl(1182): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at instruction_decoder.vhdl(1198): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at instruction_decoder.vhdl(38): inferring latch(es) for signal or variable "r_w", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at instruction_decoder.vhdl(38): inferring latch(es) for signal or variable "control_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "control_out[0]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[1]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[2]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[3]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[4]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[5]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[6]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[7]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[8]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[9]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[10]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[11]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[12]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[13]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[14]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[15]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[16]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[17]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[18]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[19]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[20]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[21]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[22]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[23]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[24]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[25]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[26]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[27]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[28]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[29]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[30]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[31]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[32]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[33]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[34]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[35]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[36]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[37]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[38]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[39]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[40]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[41]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[42]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[43]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[44]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[45]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[46]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[47]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[48]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[49]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[50]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[51]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[52]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[53]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[54]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[55]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[56]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[57]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[58]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[59]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[60]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[61]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[62]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[63]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[64]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[65]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[66]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[67]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[68]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "control_out[69]" at instruction_decoder.vhdl(38)
Info (10041): Inferred latch for "r_w" at instruction_decoder.vhdl(38)
Info (12128): Elaborating entity "timing_generation" for hierarchy "timing_generation:tim_gen"
Info (12128): Elaborating entity "ready" for hierarchy "ready:ready_map"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "sb[7]" into a selector
    Warning (13048): Converted tri-state node "sb[6]" into a selector
    Warning (13048): Converted tri-state node "sb[5]" into a selector
    Warning (13048): Converted tri-state node "sb[4]" into a selector
    Warning (13048): Converted tri-state node "sb[3]" into a selector
    Warning (13048): Converted tri-state node "sb[2]" into a selector
    Warning (13048): Converted tri-state node "sb[1]" into a selector
    Warning (13048): Converted tri-state node "sb[0]" into a selector
    Warning (13048): Converted tri-state node "db[7]" into a selector
    Warning (13048): Converted tri-state node "db[6]" into a selector
    Warning (13048): Converted tri-state node "db[5]" into a selector
    Warning (13048): Converted tri-state node "db[4]" into a selector
    Warning (13048): Converted tri-state node "db[3]" into a selector
    Warning (13048): Converted tri-state node "db[2]" into a selector
    Warning (13048): Converted tri-state node "db[1]" into a selector
    Warning (13048): Converted tri-state node "db[0]" into a selector
    Warning (13048): Converted tri-state node "adh[7]" into a selector
    Warning (13048): Converted tri-state node "adh[6]" into a selector
    Warning (13048): Converted tri-state node "adh[5]" into a selector
    Warning (13048): Converted tri-state node "adh[4]" into a selector
    Warning (13048): Converted tri-state node "adh[3]" into a selector
    Warning (13048): Converted tri-state node "adh[2]" into a selector
    Warning (13048): Converted tri-state node "adh[1]" into a selector
    Warning (13048): Converted tri-state node "adh[0]" into a selector
    Warning (13048): Converted tri-state node "adl[7]" into a selector
    Warning (13048): Converted tri-state node "adl[6]" into a selector
    Warning (13048): Converted tri-state node "adl[5]" into a selector
    Warning (13048): Converted tri-state node "adl[4]" into a selector
    Warning (13048): Converted tri-state node "adl[3]" into a selector
    Warning (13048): Converted tri-state node "adl[2]" into a selector
    Warning (13048): Converted tri-state node "adl[1]" into a selector
    Warning (13048): Converted tri-state node "adl[0]" into a selector
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "instruction_decoder:instruction_dec|control_out[15]" merged with LATCH primitive "instruction_decoder:instruction_dec|control_out[11]"
    Info (13026): Duplicate LATCH primitive "instruction_decoder:instruction_dec|control_out[4]" merged with LATCH primitive "instruction_decoder:instruction_dec|control_out[1]"
    Info (13026): Duplicate LATCH primitive "instruction_decoder:instruction_dec|control_out[5]" merged with LATCH primitive "instruction_decoder:instruction_dec|control_out[6]"
    Info (13026): Duplicate LATCH primitive "instruction_decoder:instruction_dec|control_out[45]" merged with LATCH primitive "instruction_decoder:instruction_dec|control_out[44]"
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timing_generation:tim_gen|WideOr29
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[1]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[69] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[1]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[5]
Warning (13012): Latch predecode_logic:pr_logic|cycles[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_data_reg:data_reg|register_8bit:l1|q[0]
Warning (13012): Latch predecode_logic:pr_logic|cycles[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_data_reg:data_reg|register_8bit:l1|q[0]
Warning (13012): Latch predecode_logic:pr_logic|cycles[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem_data_reg:data_reg|register_8bit:l1|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|r_w has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[4]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[1]
Warning (13012): Latch instruction_decoder:instruction_dec|control_out[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal intruction_reg:ins_reg|q[0]
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sv"
    Warning (15610): No output dependent on input pin "nmi"
    Warning (15610): No output dependent on input pin "irq"
Info (21057): Implemented 522 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 498 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 4697 megabytes
    Info: Processing ended: Sat Jan 16 13:47:15 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


