C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/regfile.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module Load_enable
-- Compiling module Dec

Top level modules:
	regfile

} {} {}} C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU
-- Compiling module OVF
-- Compiling module Adder1

Top level modules:
	ALU

} {} {}} C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/datapath.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module Mux2a
-- Compiling module Mux4a
-- Compiling module vDFF1

Top level modules:
	datapath

} {} {}} C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/lab7_top.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/lab7_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_top
-- Compiling module slider
-- Compiling module leds
-- Compiling module vDFF1
-- Compiling module equal
-- Compiling module RAM

Top level modules:
	lab7_top

} {} {}} C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/lab7_autograder_check.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/lab7_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_check_tb

Top level modules:
	lab7_check_tb

} {} {}} C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/cpu.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/cpu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu
-- Compiling module Instruc_decoder
-- Compiling module controler
-- Compiling module Mux3a
-- Compiling module vDFF
-- Compiling module vDFF1

Top level modules:
	cpu
	vDFF

} {} {}} C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/shifter.sv {1 {vlog -work work -sv -stats=none C:/Users/caret/github-classroom/ubc-cpen211/lab-7-l1a-VishalThilak/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}}
