# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version
# File: D:\git-repos\HomeWork\computer organization\CPUπ‹Ω≈∑÷≈‰Õº.csv
# Generated on: Sun May 19 14:24:38 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Reserved,Group,PCB layer
ABUS,Output,PIN_40,,,,,
ARINC,Output,PIN_24,,,,,
C,Input,PIN_2,,,,,
CIN,Output,PIN_33,,,,,
CLR,Input,PIN_1,,,,,
DRW,Output,PIN_20,,,,,
IR[7],Input,PIN_11,,,,IR[7..4],
IR[6],Input,PIN_10,,,,IR[7..4],
IR[5],Input,PIN_9,,,,IR[7..4],
IR[4],Input,PIN_8,,,,IR[7..4],
LAR,Output,PIN_25,,,,,
LDC,Output,PIN_31,,,,,
LDZ,Output,PIN_30,,,,,
LIR,Output,PIN_29,,,,,
LONG,Output,PIN_46,,,,,
LPC,Output,PIN_22,,,,,
M,Output,PIN_39,,,,,
MBUS,Output,PIN_44,,,,,
MEMW,Output,PIN_27,,,,,
PCADD,Output,PIN_18,,,,,
PCINC,Output,PIN_21,,,,,
S[3],Output,PIN_37,,,,S[3..0],
S[2],Output,PIN_36,,,,S[3..0],
S[1],Output,PIN_35,,,,S[3..0],
S[0],Output,PIN_34,,,,S[3..0],
SBUS,Output,PIN_41,,,,,
SEL[3],Output,PIN_51,,,,SEL[3..0],
SEL[2],Output,PIN_50,,,,SEL[3..0],
SEL[1],Output,PIN_49,,,,SEL[3..0],
SEL[0],Output,PIN_48,,,,SEL[3..0],
SELCTL,Output,PIN_52,,,,,
SHORT,Output,PIN_45,,,,,
STOP,Output,PIN_28,,,,,
SWD[2],Input,PIN_6,,,,SWD[2..0],
SWD[1],Input,PIN_5,,,,SWD[2..0],
SWD[0],Input,PIN_4,,,,SWD[2..0],
T3,Input,PIN_83,,,,,
TCK,Input,,,,,,
TDI,Input,,,,,,
TDO,Output,,,,,,
TMS,Input,,,,,,
W1,Input,PIN_12,,,,,
W2,Input,PIN_15,,,,,
W3,Input,PIN_16,,,,,
Z,Input,PIN_84,,,,,
,Unknown,PIN_3,,,,,
,Unknown,PIN_7,,,,,
,Unknown,PIN_13,,,,,
,Unknown,PIN_14,,,,,
,Unknown,PIN_17,,,,,
,Unknown,PIN_19,,,,,
,Unknown,PIN_23,,,,,
,Unknown,PIN_26,,,,,
,Unknown,PIN_32,,,,,
,Unknown,PIN_38,,,,,
,Unknown,PIN_42,,,,,
,Unknown,PIN_43,,,,,
,Unknown,PIN_47,,,,,
,Unknown,PIN_53,,,,,
,Unknown,PIN_54,,,,,
,Unknown,PIN_55,,,,,
,Unknown,PIN_56,,,,,
,Unknown,PIN_57,,,,,
,Unknown,PIN_58,,,,,
,Unknown,PIN_59,,,,,
,Unknown,PIN_60,,,,,
,Unknown,PIN_61,,,,,
,Unknown,PIN_62,,,,,
,Unknown,PIN_63,,,,,
,Unknown,PIN_64,,,,,
,Unknown,PIN_65,,,,,
,Unknown,PIN_66,,,,,
,Unknown,PIN_67,,,,,
,Unknown,PIN_68,,,,,
,Unknown,PIN_69,,,,,
,Unknown,PIN_70,,,,,
,Unknown,PIN_71,,,,,
,Unknown,PIN_72,,,,,
,Unknown,PIN_73,,,,,
,Unknown,PIN_74,,,,,
,Unknown,PIN_75,,,,,
,Unknown,PIN_76,,,,,
,Unknown,PIN_77,,,,,
,Unknown,PIN_78,,,,,
,Unknown,PIN_79,,,,,
,Unknown,PIN_80,,,,,
,Unknown,PIN_81,,,,,
,Unknown,PIN_82,,,,,
