    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; cts
cts__0__MASK EQU 0x10
cts__0__PC EQU CYREG_PRT6_PC4
cts__0__PORT EQU 6
cts__0__SHIFT EQU 4
cts__AG EQU CYREG_PRT6_AG
cts__AMUX EQU CYREG_PRT6_AMUX
cts__BIE EQU CYREG_PRT6_BIE
cts__BIT_MASK EQU CYREG_PRT6_BIT_MASK
cts__BYP EQU CYREG_PRT6_BYP
cts__CTL EQU CYREG_PRT6_CTL
cts__DM0 EQU CYREG_PRT6_DM0
cts__DM1 EQU CYREG_PRT6_DM1
cts__DM2 EQU CYREG_PRT6_DM2
cts__DR EQU CYREG_PRT6_DR
cts__INP_DIS EQU CYREG_PRT6_INP_DIS
cts__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
cts__LCD_EN EQU CYREG_PRT6_LCD_EN
cts__MASK EQU 0x10
cts__PORT EQU 6
cts__PRT EQU CYREG_PRT6_PRT
cts__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
cts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
cts__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
cts__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
cts__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
cts__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
cts__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
cts__PS EQU CYREG_PRT6_PS
cts__SHIFT EQU 4
cts__SLW EQU CYREG_PRT6_SLW

; rts
rts__0__MASK EQU 0x80
rts__0__PC EQU CYREG_PRT6_PC7
rts__0__PORT EQU 6
rts__0__SHIFT EQU 7
rts__AG EQU CYREG_PRT6_AG
rts__AMUX EQU CYREG_PRT6_AMUX
rts__BIE EQU CYREG_PRT6_BIE
rts__BIT_MASK EQU CYREG_PRT6_BIT_MASK
rts__BYP EQU CYREG_PRT6_BYP
rts__CTL EQU CYREG_PRT6_CTL
rts__DM0 EQU CYREG_PRT6_DM0
rts__DM1 EQU CYREG_PRT6_DM1
rts__DM2 EQU CYREG_PRT6_DM2
rts__DR EQU CYREG_PRT6_DR
rts__INP_DIS EQU CYREG_PRT6_INP_DIS
rts__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
rts__LCD_EN EQU CYREG_PRT6_LCD_EN
rts__MASK EQU 0x80
rts__PORT EQU 6
rts__PRT EQU CYREG_PRT6_PRT
rts__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
rts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
rts__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
rts__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
rts__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
rts__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
rts__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
rts__PS EQU CYREG_PRT6_PS
rts__SHIFT EQU 7
rts__SLW EQU CYREG_PRT6_SLW

; Rx_1
Rx_1__0__MASK EQU 0x20
Rx_1__0__PC EQU CYREG_PRT6_PC5
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 5
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x20
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 5
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT6_PC6
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT6_SLW

; B_LED
B_LED__0__MASK EQU 0x80
B_LED__0__PC EQU CYREG_PRT12_PC7
B_LED__0__PORT EQU 12
B_LED__0__SHIFT EQU 7
B_LED__AG EQU CYREG_PRT12_AG
B_LED__BIE EQU CYREG_PRT12_BIE
B_LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_LED__BYP EQU CYREG_PRT12_BYP
B_LED__DM0 EQU CYREG_PRT12_DM0
B_LED__DM1 EQU CYREG_PRT12_DM1
B_LED__DM2 EQU CYREG_PRT12_DM2
B_LED__DR EQU CYREG_PRT12_DR
B_LED__INP_DIS EQU CYREG_PRT12_INP_DIS
B_LED__MASK EQU 0x80
B_LED__PORT EQU 12
B_LED__PRT EQU CYREG_PRT12_PRT
B_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_LED__PS EQU CYREG_PRT12_PS
B_LED__SHIFT EQU 7
B_LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_LED__SLW EQU CYREG_PRT12_SLW

; CLCK1
CLCK1__0__MASK EQU 0x02
CLCK1__0__PC EQU CYREG_PRT6_PC1
CLCK1__0__PORT EQU 6
CLCK1__0__SHIFT EQU 1
CLCK1__AG EQU CYREG_PRT6_AG
CLCK1__AMUX EQU CYREG_PRT6_AMUX
CLCK1__BIE EQU CYREG_PRT6_BIE
CLCK1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CLCK1__BYP EQU CYREG_PRT6_BYP
CLCK1__CTL EQU CYREG_PRT6_CTL
CLCK1__DM0 EQU CYREG_PRT6_DM0
CLCK1__DM1 EQU CYREG_PRT6_DM1
CLCK1__DM2 EQU CYREG_PRT6_DM2
CLCK1__DR EQU CYREG_PRT6_DR
CLCK1__INP_DIS EQU CYREG_PRT6_INP_DIS
CLCK1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CLCK1__LCD_EN EQU CYREG_PRT6_LCD_EN
CLCK1__MASK EQU 0x02
CLCK1__PORT EQU 6
CLCK1__PRT EQU CYREG_PRT6_PRT
CLCK1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CLCK1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CLCK1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CLCK1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CLCK1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CLCK1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CLCK1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CLCK1__PS EQU CYREG_PRT6_PS
CLCK1__SHIFT EQU 1
CLCK1__SLW EQU CYREG_PRT6_SLW

; CLCK2
CLCK2__0__MASK EQU 0x20
CLCK2__0__PC EQU CYREG_PRT5_PC5
CLCK2__0__PORT EQU 5
CLCK2__0__SHIFT EQU 5
CLCK2__AG EQU CYREG_PRT5_AG
CLCK2__AMUX EQU CYREG_PRT5_AMUX
CLCK2__BIE EQU CYREG_PRT5_BIE
CLCK2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CLCK2__BYP EQU CYREG_PRT5_BYP
CLCK2__CTL EQU CYREG_PRT5_CTL
CLCK2__DM0 EQU CYREG_PRT5_DM0
CLCK2__DM1 EQU CYREG_PRT5_DM1
CLCK2__DM2 EQU CYREG_PRT5_DM2
CLCK2__DR EQU CYREG_PRT5_DR
CLCK2__INP_DIS EQU CYREG_PRT5_INP_DIS
CLCK2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CLCK2__LCD_EN EQU CYREG_PRT5_LCD_EN
CLCK2__MASK EQU 0x20
CLCK2__PORT EQU 5
CLCK2__PRT EQU CYREG_PRT5_PRT
CLCK2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CLCK2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CLCK2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CLCK2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CLCK2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CLCK2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CLCK2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CLCK2__PS EQU CYREG_PRT5_PS
CLCK2__SHIFT EQU 5
CLCK2__SLW EQU CYREG_PRT5_SLW

; CLCK3
CLCK3__0__MASK EQU 0x10
CLCK3__0__PC EQU CYREG_PRT12_PC4
CLCK3__0__PORT EQU 12
CLCK3__0__SHIFT EQU 4
CLCK3__AG EQU CYREG_PRT12_AG
CLCK3__BIE EQU CYREG_PRT12_BIE
CLCK3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CLCK3__BYP EQU CYREG_PRT12_BYP
CLCK3__DM0 EQU CYREG_PRT12_DM0
CLCK3__DM1 EQU CYREG_PRT12_DM1
CLCK3__DM2 EQU CYREG_PRT12_DM2
CLCK3__DR EQU CYREG_PRT12_DR
CLCK3__INP_DIS EQU CYREG_PRT12_INP_DIS
CLCK3__MASK EQU 0x10
CLCK3__PORT EQU 12
CLCK3__PRT EQU CYREG_PRT12_PRT
CLCK3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CLCK3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CLCK3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CLCK3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CLCK3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CLCK3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CLCK3__PS EQU CYREG_PRT12_PS
CLCK3__SHIFT EQU 4
CLCK3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CLCK3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CLCK3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CLCK3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CLCK3__SLW EQU CYREG_PRT12_SLW

; DATA1
DATA1__0__MASK EQU 0x01
DATA1__0__PC EQU CYREG_PRT6_PC0
DATA1__0__PORT EQU 6
DATA1__0__SHIFT EQU 0
DATA1__AG EQU CYREG_PRT6_AG
DATA1__AMUX EQU CYREG_PRT6_AMUX
DATA1__BIE EQU CYREG_PRT6_BIE
DATA1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DATA1__BYP EQU CYREG_PRT6_BYP
DATA1__CTL EQU CYREG_PRT6_CTL
DATA1__DM0 EQU CYREG_PRT6_DM0
DATA1__DM1 EQU CYREG_PRT6_DM1
DATA1__DM2 EQU CYREG_PRT6_DM2
DATA1__DR EQU CYREG_PRT6_DR
DATA1__INP_DIS EQU CYREG_PRT6_INP_DIS
DATA1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DATA1__LCD_EN EQU CYREG_PRT6_LCD_EN
DATA1__MASK EQU 0x01
DATA1__PORT EQU 6
DATA1__PRT EQU CYREG_PRT6_PRT
DATA1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DATA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DATA1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DATA1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DATA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DATA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DATA1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DATA1__PS EQU CYREG_PRT6_PS
DATA1__SHIFT EQU 0
DATA1__SLW EQU CYREG_PRT6_SLW

; DATA2
DATA2__0__MASK EQU 0x10
DATA2__0__PC EQU CYREG_PRT5_PC4
DATA2__0__PORT EQU 5
DATA2__0__SHIFT EQU 4
DATA2__AG EQU CYREG_PRT5_AG
DATA2__AMUX EQU CYREG_PRT5_AMUX
DATA2__BIE EQU CYREG_PRT5_BIE
DATA2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DATA2__BYP EQU CYREG_PRT5_BYP
DATA2__CTL EQU CYREG_PRT5_CTL
DATA2__DM0 EQU CYREG_PRT5_DM0
DATA2__DM1 EQU CYREG_PRT5_DM1
DATA2__DM2 EQU CYREG_PRT5_DM2
DATA2__DR EQU CYREG_PRT5_DR
DATA2__INP_DIS EQU CYREG_PRT5_INP_DIS
DATA2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DATA2__LCD_EN EQU CYREG_PRT5_LCD_EN
DATA2__MASK EQU 0x10
DATA2__PORT EQU 5
DATA2__PRT EQU CYREG_PRT5_PRT
DATA2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DATA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DATA2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DATA2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DATA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DATA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DATA2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DATA2__PS EQU CYREG_PRT5_PS
DATA2__SHIFT EQU 4
DATA2__SLW EQU CYREG_PRT5_SLW

; DATA3
DATA3__0__MASK EQU 0x20
DATA3__0__PC EQU CYREG_PRT12_PC5
DATA3__0__PORT EQU 12
DATA3__0__SHIFT EQU 5
DATA3__AG EQU CYREG_PRT12_AG
DATA3__BIE EQU CYREG_PRT12_BIE
DATA3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DATA3__BYP EQU CYREG_PRT12_BYP
DATA3__DM0 EQU CYREG_PRT12_DM0
DATA3__DM1 EQU CYREG_PRT12_DM1
DATA3__DM2 EQU CYREG_PRT12_DM2
DATA3__DR EQU CYREG_PRT12_DR
DATA3__INP_DIS EQU CYREG_PRT12_INP_DIS
DATA3__MASK EQU 0x20
DATA3__PORT EQU 12
DATA3__PRT EQU CYREG_PRT12_PRT
DATA3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DATA3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DATA3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DATA3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DATA3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DATA3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DATA3__PS EQU CYREG_PRT12_PS
DATA3__SHIFT EQU 5
DATA3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DATA3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DATA3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DATA3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DATA3__SLW EQU CYREG_PRT12_SLW

; I2C_1_bI2C_UDB
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB09_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB09_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB09_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB09_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB09_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB09_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x01
I2C_1_I2C_IRQ__INTC_NUMBER EQU 0
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_1_IntClock
I2C_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_1_IntClock__INDEX EQU 0x01
I2C_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_1_IntClock__PM_ACT_MSK EQU 0x02
I2C_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_1_IntClock__PM_STBY_MSK EQU 0x02

; I2C_2_bI2C_UDB
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB07_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB07_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB07_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB07_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB07_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB07_F1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
I2C_2_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
I2C_2_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
I2C_2_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
I2C_2_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
I2C_2_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
I2C_2_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
I2C_2_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_2_bI2C_UDB_StsReg__0__POS EQU 0
I2C_2_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_StsReg__1__POS EQU 1
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
I2C_2_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_StsReg__2__POS EQU 2
I2C_2_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_2_bI2C_UDB_StsReg__3__POS EQU 3
I2C_2_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_StsReg__4__POS EQU 4
I2C_2_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_StsReg__5__POS EQU 5
I2C_2_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_2_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_2_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; I2C_2_I2C_IRQ
I2C_2_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_2_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_2_I2C_IRQ__INTC_MASK EQU 0x02
I2C_2_I2C_IRQ__INTC_NUMBER EQU 1
I2C_2_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_2_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_2_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_2_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_2_IntClock
I2C_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2C_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2C_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2C_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_2_IntClock__INDEX EQU 0x00
I2C_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_2_IntClock__PM_ACT_MSK EQU 0x01
I2C_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_2_IntClock__PM_STBY_MSK EQU 0x01

; I2C_3_I2C_FF
I2C_3_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_3_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_3_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_3_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_3_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_3_I2C_FF__D EQU CYREG_I2C_D
I2C_3_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_3_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_3_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_3_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_3_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_3_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_3_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_3_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_3_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_3_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_3_I2C_IRQ
I2C_3_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_3_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_3_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_3_I2C_IRQ__INTC_NUMBER EQU 15
I2C_3_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_3_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_3_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_3_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; R_LED
R_LED__0__MASK EQU 0x80
R_LED__0__PC EQU CYREG_PRT5_PC7
R_LED__0__PORT EQU 5
R_LED__0__SHIFT EQU 7
R_LED__AG EQU CYREG_PRT5_AG
R_LED__AMUX EQU CYREG_PRT5_AMUX
R_LED__BIE EQU CYREG_PRT5_BIE
R_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
R_LED__BYP EQU CYREG_PRT5_BYP
R_LED__CTL EQU CYREG_PRT5_CTL
R_LED__DM0 EQU CYREG_PRT5_DM0
R_LED__DM1 EQU CYREG_PRT5_DM1
R_LED__DM2 EQU CYREG_PRT5_DM2
R_LED__DR EQU CYREG_PRT5_DR
R_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
R_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
R_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
R_LED__MASK EQU 0x80
R_LED__PORT EQU 5
R_LED__PRT EQU CYREG_PRT5_PRT
R_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
R_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
R_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
R_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
R_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
R_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
R_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
R_LED__PS EQU CYREG_PRT5_PS
R_LED__SHIFT EQU 7
R_LED__SLW EQU CYREG_PRT5_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x04
isr_1__INTC_NUMBER EQU 2
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Enable2
Enable2__0__MASK EQU 0x40
Enable2__0__PC EQU CYREG_PRT5_PC6
Enable2__0__PORT EQU 5
Enable2__0__SHIFT EQU 6
Enable2__AG EQU CYREG_PRT5_AG
Enable2__AMUX EQU CYREG_PRT5_AMUX
Enable2__BIE EQU CYREG_PRT5_BIE
Enable2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Enable2__BYP EQU CYREG_PRT5_BYP
Enable2__CTL EQU CYREG_PRT5_CTL
Enable2__DM0 EQU CYREG_PRT5_DM0
Enable2__DM1 EQU CYREG_PRT5_DM1
Enable2__DM2 EQU CYREG_PRT5_DM2
Enable2__DR EQU CYREG_PRT5_DR
Enable2__INP_DIS EQU CYREG_PRT5_INP_DIS
Enable2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Enable2__LCD_EN EQU CYREG_PRT5_LCD_EN
Enable2__MASK EQU 0x40
Enable2__PORT EQU 5
Enable2__PRT EQU CYREG_PRT5_PRT
Enable2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Enable2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Enable2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Enable2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Enable2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Enable2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Enable2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Enable2__PS EQU CYREG_PRT5_PS
Enable2__SHIFT EQU 6
Enable2__SLW EQU CYREG_PRT5_SLW

; BuzzerPin
BuzzerPin__0__MASK EQU 0x01
BuzzerPin__0__PC EQU CYREG_PRT4_PC0
BuzzerPin__0__PORT EQU 4
BuzzerPin__0__SHIFT EQU 0
BuzzerPin__AG EQU CYREG_PRT4_AG
BuzzerPin__AMUX EQU CYREG_PRT4_AMUX
BuzzerPin__BIE EQU CYREG_PRT4_BIE
BuzzerPin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BuzzerPin__BYP EQU CYREG_PRT4_BYP
BuzzerPin__CTL EQU CYREG_PRT4_CTL
BuzzerPin__DM0 EQU CYREG_PRT4_DM0
BuzzerPin__DM1 EQU CYREG_PRT4_DM1
BuzzerPin__DM2 EQU CYREG_PRT4_DM2
BuzzerPin__DR EQU CYREG_PRT4_DR
BuzzerPin__INP_DIS EQU CYREG_PRT4_INP_DIS
BuzzerPin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BuzzerPin__LCD_EN EQU CYREG_PRT4_LCD_EN
BuzzerPin__MASK EQU 0x01
BuzzerPin__PORT EQU 4
BuzzerPin__PRT EQU CYREG_PRT4_PRT
BuzzerPin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BuzzerPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BuzzerPin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BuzzerPin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BuzzerPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BuzzerPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BuzzerPin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BuzzerPin__PS EQU CYREG_PRT4_PS
BuzzerPin__SHIFT EQU 0
BuzzerPin__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
