Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 24 09:51:48 2024
| Host         : DESKTOP-7B2FBLM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   254 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3096 |          760 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             583 |          177 |
| Yes          | No                    | No                     |             518 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             245 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                       Enable Signal                                                      |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[5]                                                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/addr_shift_value[2]_i_1_n_0                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/UART_TX/FSM_sequential_state_reg[1]                                                                         |                                                                                                                                     |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[7]                                                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/stepsftd_s7[3]_i_1_n_0                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[6]                                                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/adrbase_s6[3]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/size_lut_u/table_reg[N]                                                                    |                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/UART_TX/txData[4]_i_1_n_0                                                                                   | FSM_DFT_UART/UART_TX/txData[8]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CONTROL_L2_DEL/control_l2[first_layer]                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][8]_0                                                          |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/we_RWM_reg_n_0                                                                                              |                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_2_n_0                                                  | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1_n_0                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/wait_r423_counter[3]_i_1_n_0                                                     |                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/E[0]                                                                             | reset_debouncer/inst/btn_out                                                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s2_shift[2]                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in                                                                           | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/we_r5[3]_i_1_n_0                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][2]_0                                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][4]_0                                                          |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][7]_0                                                          |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][1]_0                                                          |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][5]_0                                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][3]_0                                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/INPUT_ADDR_reg[2][6]_0                                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft_state_delay_reg[9][0]                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/findDR40                                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/BFP_SCALE/exp_layer_int                                                        | reset_debouncer/inst/btn_out                                                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR_0                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/RWM/mem_re_reg_i_1_n_0                                                                                      |                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/n4_minus_stage                                    | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/n4_minus_stage[6]_i_1_n_0                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/UART_TX/txData[4]_i_1_n_0                                                                                   |                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_radix                                                                       |                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[5]                                                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/a24_s5                                                       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/E[0]                    | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r35/zero_allowed.value[4]_i_1__0_n_0          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/E[0]                    | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_phase35/zero_allowed.value[4]_i_1_n_0         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_r24/addr_valid_reg                 | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r24/zero_allowed.value[4]_i_1__1_n_0          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/coef_sel_reg_gen.radix_reg_2_reg[1]_0              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/dft_state                                                                        | reset_debouncer/inst/btn_out                                                                                                        |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/next_stage[2]_i_1_n_0                                                            |                                                                                                                                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | FSM_DFT_UART/UART_TX/bitIndex[3]_i_1_n_0                                                                                 |                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/wait_r5_count_en_reg_n_0                                                         | reset_debouncer/inst/btn_out                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/DATA_VALID_MASK_DEL/VALIDATE_DELAY.P0_DATA_DEL[3].data_valid_ce                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_valid_reg_n_0                                                               | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_phase35/zero_allowed.value[5]_i_1__2_n_0       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r24/npoint5i_reg[4][0]             | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx2_r24/SR[0]                                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/findDR402_out                                                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[8]                                                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/dft235_find_addr_u/addr_int_s8[4]_45                                            |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_phase35/E[0]                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_phase35/zero_allowed.value[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_valid_reg_n_0                                                               | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_r24/zero_allowed.value[7]_i_1__0_n_0          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/busmux_write_i[0]_129                                                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx5_r35/value                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_r35/zero_not_allowed.value[7]_i_1_n_0         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/phase35[8]_i_2_n_0                      | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx3_phase35/SR[0]                                 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[8]                                                       | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/latch_s8_gen.addr_int_s8[3][8]_i_1_n_0                                          |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | FSM_DFT_UART/UART_TX/FSM_sequential_state_reg[1]                                                                         | FSM_DFT_UART/UART_TX/FSM_sequential_state_reg[0]_0                                                                                  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | FSM_ADC/addr_0                                                                                                           | reset_debouncer/inst/btn_out                                                                                                        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_valid_reg_n_0                                                               | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/idx_big_counter/zero_not_allowed.value[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/modulus/din_re_err                                                                                                     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/modulus/din_im_err                                                                                                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/modulus/CORDIC/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                  |                                                                                                                                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/UART_TX/timer[13]_i_2_n_0                                                                                   | FSM_DFT_UART/UART_TX/timer[13]_i_1_n_0                                                                                              |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_valid_reg_n_0                                                               | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_reg_n_0                                                                          |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[7]                                                       |                                                                                                                                     |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[8]                                                       |                                                                                                                                     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/dout_exp                                                                                    |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/CONTROL_P0_DEL/NON_ZERO_DEL.delay_reg[1][pass]_1                                          |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG | reset_debouncer/inst/counter                                                                                             | reset_debouncer/inst/counter[0]_i_1_n_0                                                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/TWIDDLE_MULT/TWIDDLE_MULT_1/COMPLEX_A2_DEL/DEL/complex_a2                                 |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | start_debouncer/inst/counter                                                                                             | start_debouncer/inst/counter[0]_i_1_n_0                                                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[6]                                                       |                                                                                                                                     |                8 |             34 |         4.25 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data[2][im][16]_i_1_n_0                                      |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s9s10_reg.s10_mode_reg[radix][1]                                                  |               27 |             34 |         1.26 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/gen_counter_v5.idx_counter_u/coef_sel_reg_gen.radix_reg_2[1]_i_1_n_0 |                                                                                                                                     |               10 |             35 |         3.50 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[5]                                                       |                                                                                                                                     |               10 |             40 |         4.00 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[4]                                                       |                                                                                                                                     |               10 |             47 |         4.70 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[2]                                                       |                                                                                                                                     |               15 |             54 |         3.60 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/findAddrA_u/valid_queue[3]                                                       |                                                                                                                                     |               13 |             55 |         4.23 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_valid_reg_n_0                                                               |                                                                                                                                     |               21 |             66 |         3.14 |
|  clk_IBUF_BUFG |                                                                                                                          | FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R5P1_R3M_DEL/DEL/r5p1_r3m                                                                 |               13 |             72 |         5.54 |
|  clk_IBUF_BUFG | FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in                                                                           |                                                                                                                                     |               24 |            112 |         4.67 |
|  clk_IBUF_BUFG |                                                                                                                          | reset_debouncer/inst/btn_out                                                                                                        |               67 |            261 |         3.90 |
|  clk_IBUF_BUFG |                                                                                                                          |                                                                                                                                     |              762 |           3529 |         4.63 |
+----------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


