/**
 * @file driver/platform/omap3430/omap3430.h
 *
 * Part of P-OS kernel.
 * 
 * Written by Peter Bosch <peterbosc@gmail.com>
 *
 * Changelog:
 * \li 22-03-2015 - Created
 */

#ifndef __driver_platform_omap3430_h__
#define __driver_platform_omap3430_h__

#define OMAP3430_MPU_INTC_BASE		(0x48200000)

#define OMAP3430_GPTIMER0_BASE		(0x48318000)
#define OMAP3430_GPTIMER1_BASE		(0x49032000)
#define OMAP3430_GPTIMER2_BASE		(0x49034000)
#define OMAP3430_GPTIMER3_BASE		(0x49036000)
#define OMAP3430_GPTIMER4_BASE		(0x49038000)
#define OMAP3430_GPTIMER5_BASE		(0x4903A000)
#define OMAP3430_GPTIMER6_BASE		(0x4903C000)
#define OMAP3430_GPTIMER7_BASE		(0x4903E000)
#define OMAP3430_GPTIMER8_BASE		(0x49040000)
#define OMAP3430_GPTIMER9_BASE		(0x48086000)
#define OMAP3430_GPTIMER10_BASE		(0x48088000)

#define OMAP3430_MPU_IRQ_EMUINT		(0)
#define OMAP3430_MPU_IRQ_COMMTX		(1)
#define OMAP3430_MPU_IRQ_COMMRX		(2)
#define OMAP3430_MPU_IRQ_BENCH		(3)
#define OMAP3430_MPU_IRQ_MCBSP2_ST	(4)
#define OMAP3430_MPU_IRQ_MCBSP3_ST	(5)
#define OMAP3430_MPU_IRQ_SYS_NIRQ	(7)
#define OMAP3430_MPU_IRQ_SMX_DBG	(9)
#define OMAP3430_MPU_IRQ_SMX_APP	(10)
#define OMAP3430_MPU_IRQ_PRCM_MPU	(11)
#define OMAP3430_MPU_IRQ_SDMA_0		(12)
#define OMAP3430_MPU_IRQ_SDMA_1		(13)
#define OMAP3430_MPU_IRQ_SDMA_2		(14)
#define OMAP3430_MPU_IRQ_SDMA_3		(15)
#define OMAP3430_MPU_IRQ_MCBSP1		(16)
#define OMAP3430_MPU_IRQ_MCBSP2		(17)
/* TWO NONPUBLIC IRQS HERE ?!?!?! */
#define OMAP3430_MPU_IRQ_GPMC		(20)
#define OMAP3430_MPU_IRQ_SGX		(21)
#define OMAP3430_MPU_IRQ_MCBSP3		(22)
#define OMAP3430_MPU_IRQ_MCBSP4		(23)
#define OMAP3430_MPU_IRQ_CAM		(24)
#define OMAP3430_MPU_IRQ_DSS		(25)
#define OMAP3430_MPU_IRQ_MAIL_U0_MPU	(26)
#define OMAP3430_MPU_IRQ_MCBSP5		(27)
#define OMAP3430_MPU_IRQ_IVA2_MMU	(28)
#define OMAP3430_MPU_IRQ_GPIO1_MPU	(29)
#define OMAP3430_MPU_IRQ_GPIO2_MPU	(30)
#define OMAP3430_MPU_IRQ_GPIO3_MPU	(31)
#define OMAP3430_MPU_IRQ_GPIO4_MPU	(32)
#define OMAP3430_MPU_IRQ_GPIO5_MPU	(33)
#define OMAP3430_MPU_IRQ_GPIO6_MPU	(34)
#define OMAP3430_MPU_IRQ_WDT3		(36)
#define OMAP3430_MPU_IRQ_GPTIMER1	(37)
#define OMAP3430_MPU_IRQ_GPTIMER2	(38)
#define OMAP3430_MPU_IRQ_GPTIMER3	(39)
#define OMAP3430_MPU_IRQ_GPTIMER4	(40)
#define OMAP3430_MPU_IRQ_GPTIMER5	(41)
#define OMAP3430_MPU_IRQ_GPTIMER6	(42)
#define OMAP3430_MPU_IRQ_GPTIMER7	(43)
#define OMAP3430_MPU_IRQ_GPTIMER8	(44)
#define OMAP3430_MPU_IRQ_GPTIMER9	(45)
#define OMAP3430_MPU_IRQ_GPTIMER10	(46)
#define OMAP3430_MPU_IRQ_GPTIMER11	(47)
#define OMAP3430_MPU_IRQ_SPI4		(48)
#define OMAP3430_MPU_IRQ_MCBSP4_TX	(54)
#define OMAP3430_MPU_IRQ_MCBSP4_RX	(55)
#define OMAP3430_MPU_IRQ_I2C1		(56)
#define OMAP3430_MPU_IRQ_I2C2		(57)
#define OMAP3430_MPU_IRQ_HDQ		(58)
#define OMAP3430_MPU_IRQ_MCBSP1_TX	(59)
#define OMAP3430_MPU_IRQ_MCBSP1_RX	(60)
#define OMAP3430_MPU_IRQ_I2C3		(61)
#define OMAP3430_MPU_IRQ_MCBSP2_TX	(62)
#define OMAP3430_MPU_IRQ_MCBSP2_RX	(63)
#define OMAP3430_MPU_IRQ_SPI1		(65)
#define OMAP3430_MPU_IRQ_SPI2		(66)
#define OMAP3430_MPU_IRQ_UART1		(72)
#define OMAP3430_MPU_IRQ_UART2		(73)
#define OMAP3430_MPU_IRQ_UART3		(74)
#define OMAP3430_MPU_IRQ_PBIAS		(75)
#define OMAP3430_MPU_IRQ_OHCI		(76)
#define OMAP3430_MPU_IRQ_EHCI		(77)
#define OMAP3430_MPU_IRQ_TLL		(78)
#define OMAP3430_MPU_IRQ_MCBSP5_TX	(81)
#define OMAP3430_MPU_IRQ_MCBSP5_RX	(82)
#define OMAP3430_MPU_IRQ_MMC1		(83)
#define OMAP3430_MPU_IRQ_MMC2		(86)
#define OMAP3430_MPU_IRQ_MPU_ICR	(87)
#define OMAP3430_MPU_IRQ_D2DFRINT	(88)
#define OMAP3430_MPU_IRQ_MCBSP3_TX	(89)
#define OMAP3430_MPU_IRQ_MCBSP3_RX	(90)
#define OMAP3430_MPU_IRQ_SPI3		(91)
#define OMAP3430_MPU_IRQ_HSUSB_MC	(92)
#define OMAP3430_MPU_IRQ_HSUSB_DMA	(93)
#define OMAP3430_MPU_IRQ_MMC3		(94)

#endif
