17:47:38 INFO  : Registering command handlers for Vitis TCF services
17:47:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:47:40 INFO  : Platform repository initialization has completed.
17:47:41 INFO  : XSCT server has started successfully.
17:47:41 INFO  : plnx-install-location is set to ''
17:47:41 INFO  : Successfully done setting XSCT server connection channel  
17:47:43 INFO  : Successfully done setting workspace for the tool. 
17:47:43 INFO  : Successfully done query RDI_DATADIR 
17:52:42 INFO  : Result from executing command 'getProjects': pr_led
17:52:42 INFO  : Result from executing command 'getPlatforms': 
17:53:22 INFO  : Result from executing command 'getProjects': pr_led
17:53:22 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:53:23 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:40 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:53:43 INFO  : (SwPlatform) Successfully done update_mss 
17:53:43 INFO  : No changes in MSS file content so sources will not be generated.
17:55:52 INFO  : Result from executing command 'getProjects': pr_led
17:55:52 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:55:52 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:56:06 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:17 INFO  : 'jtag frequency' command is executed.
17:56:17 INFO  : Context for 'APU' is selected.
17:56:17 INFO  : System reset is completed.
17:56:20 INFO  : 'after 3000' command is executed.
17:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:56:23 INFO  : Context for 'APU' is selected.
17:56:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:23 INFO  : Context for 'APU' is selected.
17:56:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:56:23 INFO  : 'ps7_init' command is executed.
17:56:23 INFO  : 'ps7_post_config' command is executed.
17:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
----------------End of Script----------------

17:56:23 ERROR : Memory write error at 0x100000. MMU section translation fault
17:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:38 INFO  : 'jtag frequency' command is executed.
17:56:38 INFO  : Context for 'APU' is selected.
17:56:38 INFO  : System reset is completed.
17:56:41 INFO  : 'after 3000' command is executed.
17:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:56:44 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:44 INFO  : Context for 'APU' is selected.
17:56:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:56:44 INFO  : 'ps7_init' command is executed.
17:56:44 INFO  : 'ps7_post_config' command is executed.
17:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:44 ERROR : Memory write error at 0x100000. MMU section translation fault
17:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
----------------End of Script----------------

17:56:44 ERROR : Memory write error at 0x100000. MMU section translation fault
17:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:36 INFO  : 'jtag frequency' command is executed.
17:57:36 INFO  : Context for 'APU' is selected.
17:57:36 INFO  : System reset is completed.
17:57:39 INFO  : 'after 3000' command is executed.
17:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:57:42 INFO  : 'ps7_init' command is executed.
17:57:42 INFO  : 'ps7_post_config' command is executed.
17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:42 INFO  : 'con' command is executed.
17:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:58:34 INFO  : Disconnected from the channel tcfchan#5.
18:01:23 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:02:07 INFO  : (SwPlatform)  Successfully done add_library 
18:02:50 INFO  : (SwPlatform) Successfully done update_mss 
18:02:50 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:06:38 INFO  : Result from executing command 'getProjects': pr_led
18:06:38 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
18:06:54 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:06:54 INFO  : Updating application flags with new BSP settings...
18:06:54 INFO  : Successfully updated application flags for project pr_led_sw.
18:14:53 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:16:51 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:18:04 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:18:26 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
18:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:47 INFO  : 'jtag frequency' command is executed.
18:18:47 INFO  : Context for 'APU' is selected.
18:18:47 INFO  : System reset is completed.
18:18:50 INFO  : 'after 3000' command is executed.
18:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:18:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
18:18:53 INFO  : 'ps7_init' command is executed.
18:18:53 INFO  : 'ps7_post_config' command is executed.
18:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:54 INFO  : 'con' command is executed.
18:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
18:19:55 INFO  : Disconnected from the channel tcfchan#12.
18:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:12 INFO  : 'jtag frequency' command is executed.
18:20:12 INFO  : Context for 'APU' is selected.
18:20:12 INFO  : System reset is completed.
18:20:15 INFO  : 'after 3000' command is executed.
18:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:20:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
18:20:17 INFO  : Context for 'APU' is selected.
18:20:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:17 INFO  : Context for 'APU' is selected.
18:20:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
18:20:18 INFO  : 'ps7_init' command is executed.
18:20:18 INFO  : 'ps7_post_config' command is executed.
18:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:18 INFO  : 'con' command is executed.
18:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
18:22:37 INFO  : Disconnected from the channel tcfchan#13.
18:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:47 INFO  : 'jtag frequency' command is executed.
18:22:47 INFO  : Context for 'APU' is selected.
18:22:47 INFO  : System reset is completed.
18:22:50 INFO  : 'after 3000' command is executed.
18:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:22:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
18:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
18:22:52 INFO  : 'ps7_init' command is executed.
18:22:53 INFO  : 'ps7_post_config' command is executed.
18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : 'con' command is executed.
18:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
18:23:07 INFO  : Disconnected from the channel tcfchan#14.
