# ELBREAD: Elaboration process.
# ELBREAD: Error: Configuration testbench_for_controller (library liaison) not found.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Design Explorer: Shortcut to "C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\liaison.aws" design added.
acom -work liaison -2002  $dsn/src/ECC.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\ECC.vhd
# Compile Entity "ECC"
# Compile Architecture "ECC" of Entity "ECC"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -work liaison -2002  $dsn/src/ECC.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\ECC.vhd
# Compile Entity "ECC"
# Compile Architecture "ECC" of Entity "ECC"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Error: COMP96_0019: ecc_TB.vhd : (37, 1): Keyword 'end' expected.
# Error: COMP96_0016: ecc_TB.vhd : (38, 1): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Error: COMP96_0015: ecc_TB.vhd : (58, 17): ';' expected.
# Error: COMP96_0019: ecc_TB.vhd : (58, 17): Keyword 'end' expected.
# Error: COMP96_0015: ecc_TB.vhd : (59, 13): ';' expected.
# Error: COMP96_0019: ecc_TB.vhd : (59, 13): Keyword 'end' expected.
# Error: COMP96_0016: ecc_TB.vhd : (59, 15): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Error: COMP96_0015: ecc_TB.vhd : (75, 1): ';' expected.
# Error: COMP96_0019: ecc_TB.vhd : (77, 1): Keyword 'end' expected.
# Error: COMP96_0016: ecc_TB.vhd : (77, 15): Design unit declaration expected.
# Error: COMP96_0018: ecc_TB.vhd : (80, 8): Identifier expected.
# Error: COMP96_0016: ecc_TB.vhd : (80, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Error: Accelerated Waveform: Accelerated Waveform: Simulation database is not connected.
# Error: Accelerated Waveform: Accelerated Waveform: Simulation database is not connected.
asim -O5 +access +r +m+ecc ecc ecc
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2248 kB (elbread=1023 elab2=878 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  10:39, 28. mars 2014
#  Simulation has been initialized
#  Selected Top-Level: ecc (ecc)
# 14 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ecc_tb ecc_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2249 kB (elbread=1023 elab2=879 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  10:40, 28. mars 2014
#  Simulation has been initialized
#  Selected Top-Level: ecc_tb (tb_architecture)
# 3 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+ecc_tb ecc_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2249 kB (elbread=1023 elab2=879 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  10:46, 28. mars 2014
#  Simulation has been initialized
#  Selected Top-Level: ecc_tb (tb_architecture)
# 3 signal(s) traced.
run 300 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
run 300 ns
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 300 ns
# KERNEL: stopped at time: 900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 300 ns
#  Simulation has been stopped
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+ecc_tb ecc_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2249 kB (elbread=1023 elab2=879 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  11:01, 28. mars 2014
#  Simulation has been initialized
#  Selected Top-Level: ecc_tb (tb_architecture)
# 3 signal(s) traced.
run 40 ns
# KERNEL: stopped at time: 40 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
run 40 ns
# KERNEL: stopped at time: 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2249 kB (elbread=1023 elab2=879 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  11:02, 28. mars 2014
#  Simulation has been initialized
#  Selected Top-Level: ecc_tb (tb_architecture)
run 40 ns
# KERNEL: stopped at time: 40 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -work liaison -2002  $dsn/src/TestBench/ecc_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\ecc_TB.vhd
# Compile Entity "ecc_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ecc_tb"
# Compile Configuration "TESTBENCH_FOR_ecc"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2249 kB (elbread=1023 elab2=879 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student.AD-IME-NTNU-NO\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  11:02, 28. mars 2014
#  Simulation has been initialized
#  Selected Top-Level: ecc_tb (tb_architecture)
run 40 ns
#  Simulation has been stopped
acom -work li