Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 29 03:52:36 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIDACOMP_2_timing_summary_routed.rpt -pb DIDACOMP_2_timing_summary_routed.pb -rpx DIDACOMP_2_timing_summary_routed.rpx -warn_on_violation
| Design       : DIDACOMP_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.199        0.000                      0                  358        0.080        0.000                      0                  358        3.750        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.199        0.000                      0                  358        0.080        0.000                      0                  358        3.750        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 3.062ns (52.795%)  route 2.738ns (47.205%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.781    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  DEBOUNCE/Timer_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.895    DEBOUNCE/Timer_count_reg[20]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.118 r  DEBOUNCE/Timer_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.118    DEBOUNCE/Timer_count_reg[24]_i_1_n_7
    SLICE_X3Y71          FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.593    15.016    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y71          FDRE (Setup_fdre_C_D)        0.062    15.317    DEBOUNCE/Timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 3.059ns (52.771%)  route 2.738ns (47.229%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.781    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.115    DEBOUNCE/Timer_count_reg[20]_i_1_n_6
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 3.038ns (52.599%)  route 2.738ns (47.401%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.781    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.094 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.094    DEBOUNCE/Timer_count_reg[20]_i_1_n_4
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 2.964ns (51.984%)  route 2.738ns (48.016%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.781    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.020 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.020    DEBOUNCE/Timer_count_reg[20]_i_1_n_5
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.948ns (51.849%)  route 2.738ns (48.151%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.781    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.004 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.004    DEBOUNCE/Timer_count_reg[20]_i_1_n_7
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.945ns (51.823%)  route 2.738ns (48.177%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.001 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.001    DEBOUNCE/Timer_count_reg[16]_i_1_n_6
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.924ns (51.645%)  route 2.738ns (48.355%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.980 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.980    DEBOUNCE/Timer_count_reg[16]_i_1_n_4
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.850ns (51.004%)  route 2.738ns (48.996%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.906 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.906    DEBOUNCE/Timer_count_reg[16]_i_1_n_5
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 2.834ns (50.864%)  route 2.738ns (49.136%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.667    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.890 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.890    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.594    15.017    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.831ns (50.837%)  route 2.738ns (49.163%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.716     5.319    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.986     6.761    DEBOUNCE/Timer_count_reg[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.885    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.418 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.418    DEBOUNCE/State1_carry_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.535    DEBOUNCE/State1_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.692 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.751     9.443    DEBOUNCE/State1
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.332     9.775 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.775    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.325 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.439    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.553    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.887 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.887    DEBOUNCE/Timer_count_reg[12]_i_1_n_6
    SLICE_X3Y68          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.595    15.018    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)        0.062    15.319    DEBOUNCE/Timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  4.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.892%)  route 0.288ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=12, routed)          0.288     1.945    DATA_PATH/RAM_reg_0_15_0_0/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_0_0/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_10_10/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.892%)  route 0.288ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=12, routed)          0.288     1.945    DATA_PATH/RAM_reg_0_15_10_10/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_10_10/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_10_10/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_11_11/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.892%)  route 0.288ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=12, routed)          0.288     1.945    DATA_PATH/RAM_reg_0_15_11_11/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_11_11/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_11_11/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.892%)  route 0.288ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.597     1.516    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y67          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=12, routed)          0.288     1.945    DATA_PATH/RAM_reg_0_15_1_1/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_1_1/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RB_reg[0]/Q
                         net (fo=10, routed)          0.272     1.955    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD0
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.033    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RB_reg[0]/Q
                         net (fo=10, routed)          0.272     1.955    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD0
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.033    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RB_reg[0]/Q
                         net (fo=10, routed)          0.272     1.955    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD0
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.033    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RB_reg[0]/Q
                         net (fo=10, routed)          0.272     1.955    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD0
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.033    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RB_reg[0]/Q
                         net (fo=10, routed)          0.272     1.955    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD0
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.033    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RB_reg[0]/Q
                         net (fo=10, routed)          0.272     1.955    DATA_PATH/REG_BANK_reg_0_7_0_3/ADDRD0
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.868     2.033    DATA_PATH/REG_BANK_reg_0_7_0_3/WCLK
    SLICE_X6Y65          RAMD32                                       r  DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/CLK
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.842    DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y68     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y68     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y68     DATA_PATH/RAM_DATA_BUS_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y65     DATA_PATH/RAM_DATA_BUS_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK



