      Lattice Mapping Report File for Design Module 'WS2812_led_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Wed Dec 29 13:16:42 2021

Design Information
------------------

Command line:   map WS2812_led_impl_1_syn.udb
     D:/shixi/project/FPGA/ICE40/WS2812_led/source/impl_1/impl_1.pdc -o
     WS2812_led_impl_1_map.udb -mp WS2812_led_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 238 out of  5280 (5%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           469 out of  5280 (9%)
      Number of logic LUT4s:             256
      Number of inserted feedthru LUT4s: 163
      Number of ripple logic:             25 (50 LUT4s)
   Number of IO sites used:   3 out of 39 (8%)
      Number of IO sites used for general PIO: 3
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 3 out of 36 (8%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 3 out of 39 (8%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_in_c: 238 loads, 238 rising, 0 falling (Driver: Port clk_in)
   Number of Clock Enables:  4
      Net ws2812_u1.n1836: 150 loads, 150 SLICEs
      Net ws2812_u1.n1380: 1 loads, 1 SLICEs
      Net ws2812_u1.n1916: 25 loads, 25 SLICEs
      Net ws2812_u1.state_tran: 11 loads, 11 SLICEs
   Number of LSRs:  1
      Net ws2812_u1.rst_N_2: 238 loads, 238 SLICEs
   Top 10 highest fanout non-clock nets:
      Net ws2812_u1.rst_N_2: 238 loads
      Net ws2812_u1.n1836: 174 loads
      Net ws2812_u1.bit_cnt_4__N_464: 34 loads
      Net ws2812_u1.n1916: 25 loads
      Net ws2812_u1.state[15]: 24 loads
      Net ws2812_u1.state_tran: 13 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net ws2812_u1.n13: 9 loads
      Net ws2812_u1.n41[18]: 8 loads
      Net ws2812_u1.n41[19]: 8 loads
      Net ws2812_u1.n41[20]: 8 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst_n_in            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_in              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i5 was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB

















                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
