 
****************************************
Report : area
Design : CEN598_HW2
Version: L-2016.03
Date   : Sat Feb 24 20:14:59 2018
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'CEN598_HW2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db)
    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)
    saed32lvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db)

Number of ports:                        22802
Number of nets:                        288313
Number of cells:                       220986
Number of combinational cells:         190763
Number of sequential cells:             30175
Number of macros/black boxes:               0
Number of buf/inv:                      19103
Number of references:                      43

Combinational area:             557161.410114
Buf/Inv area:                    26836.081692
Noncombinational area:          215232.015715
Macro/Black Box area:                0.000000
Net Interconnect area:          346433.706598

Total cell area:                772393.425829
Total area:                    1118827.132427
1
