

================================================================
== Vivado HLS Report for 'owcpa_enc'
================================================================
* Date:           Tue Aug 25 19:04:15 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  17412|  4056732|  17412|  4056732|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+---------+------+---------+---------+
        |                                 |                      |     Latency    |    Interval    | Pipeline|
        |             Instance            |        Module        |  min |   max   |  min |   max   |   Type  |
        +---------------------------------+----------------------+------+---------+------+---------+---------+
        |grp_poly_S3_frombytes_fu_250     |poly_S3_frombytes     |   985|      985|   985|      985|   none  |
        |grp_poly_Rq_mul_fu_261           |poly_Rq_mul           |  5748|  4045068|  5748|  4045068|   none  |
        |grp_poly_Rq_sum_zero_fro_fu_268  |poly_Rq_sum_zero_fro  |  2872|     2872|  2872|     2872|   none  |
        +---------------------------------+----------------------+------+---------+------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 2  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 3  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 4  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 5  |  1230|  1230|         3|          -|          -|   410|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     307|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     348|    1340|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     471|
|Register         |        -|      -|     177|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      2|     525|    2118|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |grp_poly_Rq_mul_fu_261           |poly_Rq_mul           |        0|      2|  167|  332|
    |grp_poly_Rq_sum_zero_fro_fu_268  |poly_Rq_sum_zero_fro  |        0|      0|   81|  327|
    |grp_poly_S3_frombytes_fu_250     |poly_S3_frombytes     |        0|      0|  100|  681|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |        0|      2|  348| 1340|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |x1_coeffs_U  |owcpa_enc_x1_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    |x2_coeffs_U  |owcpa_enc_x2_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    |x3_coeffs_U  |owcpa_enc_x3_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                     |        3|  0|   0|  2463|   48|     3|        39408|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_15_fu_282_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_16_fu_344_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_17_fu_361_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_18_fu_423_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_19_fu_464_p2                   |     +    |      0|  0|  16|           9|           1|
    |tmp_117_i_i_fu_554_p2            |     +    |      0|  0|  19|           1|          12|
    |tmp_121_i_i_fu_578_p2            |     +    |      0|  0|  19|           2|          12|
    |tmp_cast_fu_443_p2               |     +    |      0|  0|  19|          12|          12|
    |tmp_105_i_cast_fu_303_p2         |     -    |      0|  0|  19|           1|          12|
    |tmp_105_i_i_cast_fu_382_p2       |     -    |      0|  0|  19|           1|          12|
    |tmp_109_i_i_fu_495_p2            |     -    |      0|  0|  19|          12|          12|
    |exitcond_fu_417_p2               |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i5_fu_338_p2            |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i_fu_276_p2             |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i_i9_fu_458_p2          |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_i_i_fu_355_p2           |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |c_d1                             |    or    |      0|  0|   8|           8|           8|
    |tmp_111_i_i_fu_501_p2            |    or    |      0|  0|  10|          10|           1|
    |tmp_30_fu_313_p2                 |    or    |      0|  0|  12|          12|          12|
    |tmp_34_fu_392_p2                 |    or    |      0|  0|  12|          12|          12|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 307|         170|         155|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  85|         17|    1|         17|
    |c_address0                               |  15|          3|   11|         33|
    |c_d0                                     |  15|          3|    8|         24|
    |grp_poly_S3_frombytes_fu_250_msg_offset  |  15|          3|   10|         30|
    |i_i4_reg_206                             |   9|          2|   10|         20|
    |i_i_i8_reg_239                           |   9|          2|    9|         18|
    |i_i_i_reg_217                            |   9|          2|   10|         20|
    |i_i_reg_195                              |   9|          2|   10|         20|
    |i_reg_228                                |   9|          2|   10|         20|
    |rm_ce0                                   |   9|          2|    1|          2|
    |x1_coeffs_address0                       |  38|          7|   10|         70|
    |x1_coeffs_ce0                            |  21|          4|    1|          4|
    |x1_coeffs_ce1                            |   9|          2|    1|          2|
    |x1_coeffs_d0                             |  21|          4|   16|         64|
    |x1_coeffs_we0                            |  15|          3|    1|          3|
    |x1_coeffs_we1                            |   9|          2|    1|          2|
    |x2_coeffs_address0                       |  33|          6|   10|         60|
    |x2_coeffs_ce0                            |  21|          4|    1|          4|
    |x2_coeffs_ce1                            |   9|          2|    1|          2|
    |x2_coeffs_d0                             |  15|          3|   16|         48|
    |x2_coeffs_we0                            |  15|          3|    1|          3|
    |x2_coeffs_we1                            |   9|          2|    1|          2|
    |x3_coeffs_address0                       |  27|          5|   10|         50|
    |x3_coeffs_ce0                            |  15|          3|    1|          3|
    |x3_coeffs_d0                             |  15|          3|   16|         48|
    |x3_coeffs_we0                            |  15|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 471|         94|  168|        572|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  16|   0|   16|          0|
    |ct_coeffs_addr_reg_644                        |  10|   0|   10|          0|
    |grp_poly_Rq_mul_fu_261_ap_start_reg           |   1|   0|    1|          0|
    |grp_poly_Rq_sum_zero_fro_fu_268_ap_start_reg  |   1|   0|    1|          0|
    |grp_poly_S3_frombytes_fu_250_ap_start_reg     |   1|   0|    1|          0|
    |i_15_reg_595                                  |  10|   0|   10|          0|
    |i_16_reg_608                                  |  10|   0|   10|          0|
    |i_17_reg_626                                  |  10|   0|   10|          0|
    |i_18_reg_639                                  |  10|   0|   10|          0|
    |i_19_reg_657                                  |   9|   0|    9|          0|
    |i_i4_reg_206                                  |  10|   0|   10|          0|
    |i_i_i8_reg_239                                |   9|   0|    9|          0|
    |i_i_i_reg_217                                 |  10|   0|   10|          0|
    |i_i_reg_195                                   |  10|   0|   10|          0|
    |i_reg_228                                     |  10|   0|   10|          0|
    |liftm_coeffs_addr_1_reg_631                   |  10|   0|   10|          0|
    |m_coeffs_addr_reg_600                         |  10|   0|   10|          0|
    |tmp_109_i_i_reg_667                           |  12|   0|   12|          0|
    |tmp_120_i_i_reg_679                           |   8|   0|    8|          0|
    |tmp_i6_reg_613                                |  10|   0|   64|         54|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 177|   0|  231|         54|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   owcpa_enc  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   owcpa_enc  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   owcpa_enc  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   owcpa_enc  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   owcpa_enc  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   owcpa_enc  | return value |
|c_address0   | out |   11|  ap_memory |       c      |     array    |
|c_ce0        | out |    1|  ap_memory |       c      |     array    |
|c_we0        | out |    1|  ap_memory |       c      |     array    |
|c_d0         | out |    8|  ap_memory |       c      |     array    |
|c_address1   | out |   11|  ap_memory |       c      |     array    |
|c_ce1        | out |    1|  ap_memory |       c      |     array    |
|c_we1        | out |    1|  ap_memory |       c      |     array    |
|c_d1         | out |    8|  ap_memory |       c      |     array    |
|rm_address0  | out |    9|  ap_memory |      rm      |     array    |
|rm_ce0       | out |    1|  ap_memory |      rm      |     array    |
|rm_q0        |  in |    8|  ap_memory |      rm      |     array    |
|pk_address0  | out |   11|  ap_memory |      pk      |     array    |
|pk_ce0       | out |    1|  ap_memory |      pk      |     array    |
|pk_q0        |  in |    8|  ap_memory |      pk      |     array    |
|pk_address1  | out |   11|  ap_memory |      pk      |     array    |
|pk_ce1       | out |    1|  ap_memory |      pk      |     array    |
|pk_q1        |  in |    8|  ap_memory |      pk      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond_i5)
	10  / (exitcond_i5)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond_i_i)
	12  / (exitcond_i_i)
11 --> 
	10  / true
12 --> 
	13  / (!exitcond)
	14  / (exitcond)
13 --> 
	12  / true
14 --> 
	15  / (!exitcond_i_i9)
15 --> 
	16  / true
16 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 17 [1/1] (2.77ns)   --->   "%x1_coeffs = alloca [821 x i16], align 2" [owcpa.c:111]   --->   Operation 17 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 18 [1/1] (2.77ns)   --->   "%x2_coeffs = alloca [821 x i16], align 2" [owcpa.c:111]   --->   Operation 18 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 19 [1/1] (2.77ns)   --->   "%x3_coeffs = alloca [821 x i16], align 2" [owcpa.c:111]   --->   Operation 19 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %pk)" [owcpa.c:116]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 0)" [owcpa.c:118]   --->   Operation 21 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %pk)" [owcpa.c:116]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 0)" [owcpa.c:118]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "br label %1" [poly.c:25->owcpa.c:119]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %0 ], [ %i_15, %2 ]"   --->   Operation 25 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -203" [poly.c:25->owcpa.c:119]   --->   Operation 26 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.74ns)   --->   "%i_15 = add i10 %i_i, 1" [poly.c:25->owcpa.c:119]   --->   Operation 28 'add' 'i_15' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %2" [poly.c:25->owcpa.c:119]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [poly.c:26->owcpa.c:119]   --->   Operation 30 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%m_coeffs_addr = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i" [poly.c:26->owcpa.c:119]   --->   Operation 31 'getelementptr' 'm_coeffs_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%m_coeffs_load = load i16* %m_coeffs_addr, align 2" [poly.c:26->owcpa.c:119]   --->   Operation 32 'load' 'm_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:121]   --->   Operation 33 'call' <Predicate = (exitcond_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.12>
ST_4 : Operation 34 [1/2] (2.77ns)   --->   "%m_coeffs_load = load i16* %m_coeffs_addr, align 2" [poly.c:26->owcpa.c:119]   --->   Operation 34 'load' 'm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_28 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %m_coeffs_load, i32 1, i32 12)" [poly.c:26->owcpa.c:119]   --->   Operation 35 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_105_i_cast = sub i12 0, %tmp_28" [poly.c:26->owcpa.c:119]   --->   Operation 36 'sub' 'tmp_105_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i16 %m_coeffs_load to i12" [poly.c:26->owcpa.c:119]   --->   Operation 37 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.80ns)   --->   "%tmp_30 = or i12 %tmp_76, %tmp_105_i_cast" [poly.c:26->owcpa.c:119]   --->   Operation 38 'or' 'tmp_30' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %m_coeffs_load, i32 12, i32 15)" [poly.c:26->owcpa.c:119]   --->   Operation 39 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_107_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_31, i12 %tmp_30)" [poly.c:26->owcpa.c:119]   --->   Operation 40 'bitconcatenate' 'tmp_107_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.77ns)   --->   "store i16 %tmp_107_i, i16* %m_coeffs_addr, align 2" [poly.c:26->owcpa.c:119]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [poly.c:25->owcpa.c:119]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:121]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 44 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 164)" [owcpa.c:123]   --->   Operation 44 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 164)" [owcpa.c:123]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 46 [1/1] (1.35ns)   --->   "br label %3" [poly.c:91->owcpa.c:124]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %i_16, %4 ]"   --->   Operation 47 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i4, -203" [poly.c:91->owcpa.c:124]   --->   Operation 48 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.74ns)   --->   "%i_16 = add i10 %i_i4, 1" [poly.c:91->owcpa.c:124]   --->   Operation 50 'add' 'i_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %.preheader12.preheader, label %4" [poly.c:91->owcpa.c:124]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i10 %i_i4 to i64" [poly.c:92->owcpa.c:124]   --->   Operation 52 'zext' 'tmp_i6' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%m_coeffs_addr_1 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i6" [poly.c:92->owcpa.c:124]   --->   Operation 53 'getelementptr' 'm_coeffs_addr_1' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (2.77ns)   --->   "%m_coeffs_load_1 = load i16* %m_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:124]   --->   Operation 54 'load' 'm_coeffs_load_1' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_8 : Operation 55 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 55 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 9 <SV = 7> <Delay = 5.54>
ST_9 : Operation 56 [1/2] (2.77ns)   --->   "%m_coeffs_load_1 = load i16* %m_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:124]   --->   Operation 56 'load' 'm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_i6" [poly.c:92->owcpa.c:124]   --->   Operation 57 'getelementptr' 'liftm_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (2.77ns)   --->   "store i16 %m_coeffs_load_1, i16* %liftm_coeffs_addr, align 2" [poly.c:92->owcpa.c:124]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [poly.c:91->owcpa.c:124]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.77>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%i_i_i = phi i10 [ %i_17, %5 ], [ 0, %.preheader12.preheader ]"   --->   Operation 60 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.43ns)   --->   "%exitcond_i_i = icmp eq i10 %i_i_i, -203" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 61 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.74ns)   --->   "%i_17 = add i10 %i_i_i, 1" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 63 'add' 'i_17' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %5" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i10 %i_i_i to i64" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 65 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_1 = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_i_i" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 66 'getelementptr' 'liftm_coeffs_addr_1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr_1, align 2" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 67 'load' 'liftm_coeffs_load' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_10 : Operation 68 [1/1] (1.35ns)   --->   "br label %poly_lift.exit" [owcpa.c:125]   --->   Operation 68 'br' <Predicate = (exitcond_i_i)> <Delay = 1.35>

State 11 <SV = 8> <Delay = 8.12>
ST_11 : Operation 69 [1/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr_1, align 2" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 69 'load' 'liftm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_32 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 12)" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 70 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (1.77ns)   --->   "%tmp_105_i_i_cast = sub i12 0, %tmp_32" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 71 'sub' 'tmp_105_i_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i16 %liftm_coeffs_load to i12" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 72 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.80ns)   --->   "%tmp_34 = or i12 %tmp_77, %tmp_105_i_i_cast" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 73 'or' 'tmp_34' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_35 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load, i32 12, i32 15)" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 74 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_107_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_35, i12 %tmp_34)" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 75 'bitconcatenate' 'tmp_107_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (2.77ns)   --->   "store i16 %tmp_107_i_i, i16* %liftm_coeffs_addr_1, align 2" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 2.77>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_18, %6 ], [ 0, %poly_lift.exit.preheader ]"   --->   Operation 78 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -203" [owcpa.c:125]   --->   Operation 79 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 80 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.74ns)   --->   "%i_18 = add i10 %i, 1" [owcpa.c:125]   --->   Operation 81 'add' 'i_18' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %6" [owcpa.c:125]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [owcpa.c:126]   --->   Operation 83 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%ct_coeffs_addr = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp" [owcpa.c:126]   --->   Operation 84 'getelementptr' 'ct_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 85 [2/2] (2.77ns)   --->   "%ct_coeffs_load = load i16* %ct_coeffs_addr, align 2" [owcpa.c:126]   --->   Operation 85 'load' 'ct_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_2 = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp" [owcpa.c:126]   --->   Operation 86 'getelementptr' 'liftm_coeffs_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [owcpa.c:126]   --->   Operation 87 'load' 'liftm_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_12 : Operation 88 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 88 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 13 <SV = 9> <Delay = 7.32>
ST_13 : Operation 89 [1/2] (2.77ns)   --->   "%ct_coeffs_load = load i16* %ct_coeffs_addr, align 2" [owcpa.c:126]   --->   Operation 89 'load' 'ct_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_13 : Operation 90 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [owcpa.c:126]   --->   Operation 90 'load' 'liftm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i16 %liftm_coeffs_load_1 to i12" [owcpa.c:126]   --->   Operation 91 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %ct_coeffs_load to i12" [owcpa.c:126]   --->   Operation 92 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.77ns)   --->   "%tmp_cast = add i12 %tmp_79, %tmp_78" [owcpa.c:126]   --->   Operation 93 'add' 'tmp_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_161_cast = zext i12 %tmp_cast to i16" [owcpa.c:126]   --->   Operation 94 'zext' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.77ns)   --->   "store i16 %tmp_161_cast, i16* %ct_coeffs_addr, align 2" [owcpa.c:126]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "br label %poly_lift.exit" [owcpa.c:125]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.77>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%i_i_i8 = phi i9 [ %i_19, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 97 'phi' 'i_i_i8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%i_i_i8_cast2 = zext i9 %i_i_i8 to i12" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 98 'zext' 'i_i_i8_cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (1.34ns)   --->   "%exitcond_i_i9 = icmp eq i9 %i_i_i8, -102" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 99 'icmp' 'exitcond_i_i9' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 100 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (1.73ns)   --->   "%i_19 = add i9 %i_i_i8, 1" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 101 'add' 'i_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i9, label %poly_Rq_sum_zero_tobytes.exit, label %7" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i_i8, i1 false)" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 103 'bitconcatenate' 'tmp_i_i1' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_i_i1_39 = zext i10 %tmp_i_i1 to i64" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 104 'zext' 'tmp_i_i1_39' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%ct_coeffs_addr_1 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i_i1_39" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 105 'getelementptr' 'ct_coeffs_addr_1' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 106 [2/2] (2.77ns)   --->   "%ct_coeffs_load_1 = load i16* %ct_coeffs_addr_1, align 2" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 106 'load' 'ct_coeffs_load_1' <Predicate = (!exitcond_i_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i_i8, i2 0)" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 107 'bitconcatenate' 'p_shl_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl_i_i_cast = zext i11 %p_shl_i_i to i12" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 108 'zext' 'p_shl_i_i_cast' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (1.76ns)   --->   "%tmp_109_i_i = sub i12 %p_shl_i_i_cast, %i_i_i8_cast2" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 109 'sub' 'tmp_109_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_111_i_i = or i10 %tmp_i_i1, 1" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 110 'or' 'tmp_111_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_113_i_i = zext i10 %tmp_111_i_i to i64" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 111 'zext' 'tmp_113_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%ct_coeffs_addr_2 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_113_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 112 'getelementptr' 'ct_coeffs_addr_2' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 113 [2/2] (2.77ns)   --->   "%ct_coeffs_load_2 = load i16* %ct_coeffs_addr_2, align 2" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 113 'load' 'ct_coeffs_load_2' <Predicate = (!exitcond_i_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [owcpa.c:129]   --->   Operation 114 'ret' <Predicate = (exitcond_i_i9)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 6.34>
ST_15 : Operation 115 [1/2] (2.77ns)   --->   "%ct_coeffs_load_1 = load i16* %ct_coeffs_addr_1, align 2" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 115 'load' 'ct_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i16 %ct_coeffs_load_1 to i8" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 116 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_109_i_i_cast = sext i12 %tmp_109_i_i to i32" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 117 'sext' 'tmp_109_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_110_i_i = zext i32 %tmp_109_i_i_cast to i64" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 118 'zext' 'tmp_110_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [1230 x i8]* %c, i64 0, i64 %tmp_110_i_i" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 119 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_80, i8* %c_addr, align 1" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_15 : Operation 121 [1/2] (2.77ns)   --->   "%ct_coeffs_load_2 = load i16* %ct_coeffs_addr_2, align 2" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 121 'load' 'ct_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i16 %ct_coeffs_load_2 to i4" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 122 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_115_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_81, i4 0)" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 123 'bitconcatenate' 'tmp_115_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ct_coeffs_load_1, i32 8, i32 15)" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 124 'partselect' 'tmp_5_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.80ns)   --->   "%tmp_116_i_i = or i8 %tmp_115_i_i, %tmp_5_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 125 'or' 'tmp_116_i_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (1.77ns)   --->   "%tmp_117_i_i = add i12 1, %tmp_109_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 126 'add' 'tmp_117_i_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_117_i_i_cast = sext i12 %tmp_117_i_i to i32" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 127 'sext' 'tmp_117_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_118_i_i = zext i32 %tmp_117_i_i_cast to i64" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 128 'zext' 'tmp_118_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [1230 x i8]* %c, i64 0, i64 %tmp_118_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 129 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (2.77ns)   --->   "store i8 %tmp_116_i_i, i8* %c_addr_1, align 1" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_120_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ct_coeffs_load_2, i32 4, i32 11)" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 131 'partselect' 'tmp_120_i_i' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 4.55>
ST_16 : Operation 132 [1/1] (1.77ns)   --->   "%tmp_121_i_i = add i12 2, %tmp_109_i_i" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 132 'add' 'tmp_121_i_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_121_i_i_cast = sext i12 %tmp_121_i_i to i32" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 133 'sext' 'tmp_121_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_122_i_i = zext i32 %tmp_121_i_i_cast to i64" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 134 'zext' 'tmp_122_i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [1230 x i8]* %c, i64 0, i64 %tmp_122_i_i" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 135 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (2.77ns)   --->   "store i8 %tmp_120_i_i, i8* %c_addr_2, align 1" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ rm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x1_coeffs           (alloca           ) [ 00111111111111000]
x2_coeffs           (alloca           ) [ 00111111110000000]
x3_coeffs           (alloca           ) [ 00111111111111111]
StgValue_22         (call             ) [ 00000000000000000]
StgValue_23         (call             ) [ 00000000000000000]
StgValue_24         (br               ) [ 00111000000000000]
i_i                 (phi              ) [ 00010000000000000]
exitcond_i          (icmp             ) [ 00011000000000000]
empty               (speclooptripcount) [ 00000000000000000]
i_15                (add              ) [ 00111000000000000]
StgValue_29         (br               ) [ 00000000000000000]
tmp_i               (zext             ) [ 00000000000000000]
m_coeffs_addr       (getelementptr    ) [ 00001000000000000]
m_coeffs_load       (load             ) [ 00000000000000000]
tmp_28              (partselect       ) [ 00000000000000000]
tmp_105_i_cast      (sub              ) [ 00000000000000000]
tmp_76              (trunc            ) [ 00000000000000000]
tmp_30              (or               ) [ 00000000000000000]
tmp_31              (partselect       ) [ 00000000000000000]
tmp_107_i           (bitconcatenate   ) [ 00000000000000000]
StgValue_41         (store            ) [ 00000000000000000]
StgValue_42         (br               ) [ 00111000000000000]
StgValue_43         (call             ) [ 00000000000000000]
StgValue_45         (call             ) [ 00000000000000000]
StgValue_46         (br               ) [ 00000001110000000]
i_i4                (phi              ) [ 00000000100000000]
exitcond_i5         (icmp             ) [ 00000000110000000]
empty_35            (speclooptripcount) [ 00000000000000000]
i_16                (add              ) [ 00000001110000000]
StgValue_51         (br               ) [ 00000000000000000]
tmp_i6              (zext             ) [ 00000000010000000]
m_coeffs_addr_1     (getelementptr    ) [ 00000000010000000]
StgValue_55         (br               ) [ 00000000111100000]
m_coeffs_load_1     (load             ) [ 00000000000000000]
liftm_coeffs_addr   (getelementptr    ) [ 00000000000000000]
StgValue_58         (store            ) [ 00000000000000000]
StgValue_59         (br               ) [ 00000001110000000]
i_i_i               (phi              ) [ 00000000001000000]
exitcond_i_i        (icmp             ) [ 00000000001100000]
empty_36            (speclooptripcount) [ 00000000000000000]
i_17                (add              ) [ 00000000101100000]
StgValue_64         (br               ) [ 00000000000000000]
tmp_i_i             (zext             ) [ 00000000000000000]
liftm_coeffs_addr_1 (getelementptr    ) [ 00000000000100000]
StgValue_68         (br               ) [ 00000000001111000]
liftm_coeffs_load   (load             ) [ 00000000000000000]
tmp_32              (partselect       ) [ 00000000000000000]
tmp_105_i_i_cast    (sub              ) [ 00000000000000000]
tmp_77              (trunc            ) [ 00000000000000000]
tmp_34              (or               ) [ 00000000000000000]
tmp_35              (partselect       ) [ 00000000000000000]
tmp_107_i_i         (bitconcatenate   ) [ 00000000000000000]
StgValue_76         (store            ) [ 00000000000000000]
StgValue_77         (br               ) [ 00000000101100000]
i                   (phi              ) [ 00000000000010000]
exitcond            (icmp             ) [ 00000000000011000]
empty_37            (speclooptripcount) [ 00000000000000000]
i_18                (add              ) [ 00000000001011000]
StgValue_82         (br               ) [ 00000000000000000]
tmp                 (zext             ) [ 00000000000000000]
ct_coeffs_addr      (getelementptr    ) [ 00000000000001000]
liftm_coeffs_addr_2 (getelementptr    ) [ 00000000000001000]
StgValue_88         (br               ) [ 00000000000011111]
ct_coeffs_load      (load             ) [ 00000000000000000]
liftm_coeffs_load_1 (load             ) [ 00000000000000000]
tmp_78              (trunc            ) [ 00000000000000000]
tmp_79              (trunc            ) [ 00000000000000000]
tmp_cast            (add              ) [ 00000000000000000]
tmp_161_cast        (zext             ) [ 00000000000000000]
StgValue_95         (store            ) [ 00000000000000000]
StgValue_96         (br               ) [ 00000000001011000]
i_i_i8              (phi              ) [ 00000000000000100]
i_i_i8_cast2        (zext             ) [ 00000000000000000]
exitcond_i_i9       (icmp             ) [ 00000000000000111]
empty_38            (speclooptripcount) [ 00000000000000000]
i_19                (add              ) [ 00000000000010111]
StgValue_102        (br               ) [ 00000000000000000]
tmp_i_i1            (bitconcatenate   ) [ 00000000000000000]
tmp_i_i1_39         (zext             ) [ 00000000000000000]
ct_coeffs_addr_1    (getelementptr    ) [ 00000000000000010]
p_shl_i_i           (bitconcatenate   ) [ 00000000000000000]
p_shl_i_i_cast      (zext             ) [ 00000000000000000]
tmp_109_i_i         (sub              ) [ 00000000000000011]
tmp_111_i_i         (or               ) [ 00000000000000000]
tmp_113_i_i         (zext             ) [ 00000000000000000]
ct_coeffs_addr_2    (getelementptr    ) [ 00000000000000010]
StgValue_114        (ret              ) [ 00000000000000000]
ct_coeffs_load_1    (load             ) [ 00000000000000000]
tmp_80              (trunc            ) [ 00000000000000000]
tmp_109_i_i_cast    (sext             ) [ 00000000000000000]
tmp_110_i_i         (zext             ) [ 00000000000000000]
c_addr              (getelementptr    ) [ 00000000000000000]
StgValue_120        (store            ) [ 00000000000000000]
ct_coeffs_load_2    (load             ) [ 00000000000000000]
tmp_81              (trunc            ) [ 00000000000000000]
tmp_115_i_i         (bitconcatenate   ) [ 00000000000000000]
tmp_5_i_i           (partselect       ) [ 00000000000000000]
tmp_116_i_i         (or               ) [ 00000000000000000]
tmp_117_i_i         (add              ) [ 00000000000000000]
tmp_117_i_i_cast    (sext             ) [ 00000000000000000]
tmp_118_i_i         (zext             ) [ 00000000000000000]
c_addr_1            (getelementptr    ) [ 00000000000000000]
StgValue_130        (store            ) [ 00000000000000000]
tmp_120_i_i         (partselect       ) [ 00000000000000001]
tmp_121_i_i         (add              ) [ 00000000000000000]
tmp_121_i_i_cast    (sext             ) [ 00000000000000000]
tmp_122_i_i         (zext             ) [ 00000000000000000]
c_addr_2            (getelementptr    ) [ 00000000000000000]
StgValue_136        (store            ) [ 00000000000000000]
StgValue_137        (br               ) [ 00000000000010111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_sum_zero_fro"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_frombytes"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_mul"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="x1_coeffs_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1_coeffs/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x2_coeffs_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2_coeffs/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x3_coeffs_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x3_coeffs/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="m_coeffs_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="m_coeffs_load/3 StgValue_41/4 m_coeffs_load_1/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="m_coeffs_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_coeffs_addr_1/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="liftm_coeffs_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="1"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_58/9 liftm_coeffs_load/10 StgValue_76/11 liftm_coeffs_load_1/12 "/>
</bind>
</comp>

<comp id="118" class="1004" name="liftm_coeffs_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_1/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="ct_coeffs_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ct_coeffs_addr/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
<pin id="160" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="ct_coeffs_load/12 StgValue_95/13 ct_coeffs_load_1/14 ct_coeffs_load_2/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="liftm_coeffs_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_2/12 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ct_coeffs_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ct_coeffs_addr_1/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ct_coeffs_addr_2_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ct_coeffs_addr_2/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/15 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="11" slack="0"/>
<pin id="183" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="185" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/15 StgValue_130/15 StgValue_136/16 "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/15 "/>
</bind>
</comp>

<comp id="187" class="1004" name="c_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/16 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_i4_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_i4_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/8 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_i_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_i_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/10 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="1"/>
<pin id="230" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_i_i8_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="1"/>
<pin id="241" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i8 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_i_i8_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i8/14 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_poly_S3_frombytes_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="9" slack="0"/>
<pin id="255" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/1 StgValue_44/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_poly_Rq_mul_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_poly_Rq_sum_zero_fro_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_15_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_28_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_105_i_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_105_i_cast/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_76_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_30_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="12" slack="0"/>
<pin id="316" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_31_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_107_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="12" slack="0"/>
<pin id="333" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107_i/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond_i5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_16_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_i6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i6/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="exitcond_i_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="10" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/10 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_17_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_i_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_32_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="5" slack="0"/>
<pin id="377" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_105_i_i_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_105_i_i_cast/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_77_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_34_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_35_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_107_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="12" slack="0"/>
<pin id="412" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107_i_i/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="exitcond_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_18_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_78_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_79_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/13 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_cast/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_161_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_cast/13 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_i_i8_cast2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="0"/>
<pin id="456" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_i8_cast2/14 "/>
</bind>
</comp>

<comp id="458" class="1004" name="exitcond_i_i9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="0" index="1" bw="9" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i9/14 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_19_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/14 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_i_i1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i1/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_i_i1_39_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i1_39/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_shl_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="11" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i/14 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_shl_i_i_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_i_cast/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_109_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="0"/>
<pin id="498" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_109_i_i/14 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_111_i_i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_111_i_i/14 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_113_i_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_i_i/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_80_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/15 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_109_i_i_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_109_i_i_cast/15 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_110_i_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_110_i_i/15 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_81_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/15 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_115_i_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115_i_i/15 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_5_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i_i/15 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_116_i_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_116_i_i/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_117_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="1"/>
<pin id="557" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117_i_i/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_117_i_i_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_117_i_i_cast/15 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_118_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_i_i/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_120_i_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_120_i_i/15 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_121_i_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="0" index="1" bw="12" slack="2"/>
<pin id="581" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_121_i_i/16 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_121_i_i_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_121_i_i_cast/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_122_i_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_i_i/16 "/>
</bind>
</comp>

<comp id="595" class="1005" name="i_15_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="600" class="1005" name="m_coeffs_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="1"/>
<pin id="602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m_coeffs_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="i_16_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_i6_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i6 "/>
</bind>
</comp>

<comp id="618" class="1005" name="m_coeffs_addr_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="1"/>
<pin id="620" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_17_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="631" class="1005" name="liftm_coeffs_addr_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="1"/>
<pin id="633" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_18_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="644" class="1005" name="ct_coeffs_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="1"/>
<pin id="646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ct_coeffs_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="liftm_coeffs_addr_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="1"/>
<pin id="651" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="i_19_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="0"/>
<pin id="659" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="662" class="1005" name="ct_coeffs_addr_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ct_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_109_i_i_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="1"/>
<pin id="669" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109_i_i "/>
</bind>
</comp>

<comp id="674" class="1005" name="ct_coeffs_addr_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="1"/>
<pin id="676" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ct_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_120_i_i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="92" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="78" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="74" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="199" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="199" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="199" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="92" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="293" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="92" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="303" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="92" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="319" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="313" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="342"><net_src comp="210" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="14" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="210" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="210" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="359"><net_src comp="221" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="221" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="221" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="111" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="372" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="111" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="382" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="111" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="398" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="392" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="421"><net_src comp="232" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="232" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="20" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="232" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="438"><net_src comp="111" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="131" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="435" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="457"><net_src comp="243" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="243" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="243" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="243" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="488"><net_src comp="54" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="243" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="454" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="470" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="20" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="515"><net_src comp="131" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="528"><net_src comp="131" pin="7"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="58" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="60" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="131" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="36" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="551"><net_src comp="529" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="537" pin="4"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="169" pin=4"/></net>

<net id="558"><net_src comp="66" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="574"><net_src comp="62" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="131" pin="7"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="68" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="70" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="598"><net_src comp="282" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="603"><net_src comp="86" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="611"><net_src comp="344" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="616"><net_src comp="350" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="621"><net_src comp="98" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="629"><net_src comp="361" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="634"><net_src comp="118" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="642"><net_src comp="423" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="647"><net_src comp="125" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="652"><net_src comp="137" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="660"><net_src comp="464" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="665"><net_src comp="144" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="670"><net_src comp="495" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="677"><net_src comp="151" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="682"><net_src comp="568" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {15 16 }
	Port: pk | {}
 - Input state : 
	Port: owcpa_enc : c | {}
	Port: owcpa_enc : rm | {1 2 6 7 }
	Port: owcpa_enc : pk | {1 2 }
  - Chain level:
	State 1
		StgValue_20 : 1
		StgValue_21 : 1
	State 2
	State 3
		exitcond_i : 1
		i_15 : 1
		StgValue_29 : 2
		tmp_i : 1
		m_coeffs_addr : 2
		m_coeffs_load : 3
	State 4
		tmp_28 : 1
		tmp_105_i_cast : 2
		tmp_76 : 1
		tmp_30 : 3
		tmp_31 : 1
		tmp_107_i : 3
		StgValue_41 : 4
	State 5
	State 6
	State 7
	State 8
		exitcond_i5 : 1
		i_16 : 1
		StgValue_51 : 2
		tmp_i6 : 1
		m_coeffs_addr_1 : 2
		m_coeffs_load_1 : 3
	State 9
		StgValue_58 : 1
	State 10
		exitcond_i_i : 1
		i_17 : 1
		StgValue_64 : 2
		tmp_i_i : 1
		liftm_coeffs_addr_1 : 2
		liftm_coeffs_load : 3
	State 11
		tmp_32 : 1
		tmp_105_i_i_cast : 2
		tmp_77 : 1
		tmp_34 : 3
		tmp_35 : 1
		tmp_107_i_i : 3
		StgValue_76 : 4
	State 12
		exitcond : 1
		i_18 : 1
		StgValue_82 : 2
		tmp : 1
		ct_coeffs_addr : 2
		ct_coeffs_load : 3
		liftm_coeffs_addr_2 : 2
		liftm_coeffs_load_1 : 3
	State 13
		tmp_78 : 1
		tmp_79 : 1
		tmp_cast : 2
		tmp_161_cast : 3
		StgValue_95 : 4
	State 14
		i_i_i8_cast2 : 1
		exitcond_i_i9 : 1
		i_19 : 1
		StgValue_102 : 2
		tmp_i_i1 : 1
		tmp_i_i1_39 : 2
		ct_coeffs_addr_1 : 3
		ct_coeffs_load_1 : 4
		p_shl_i_i : 1
		p_shl_i_i_cast : 2
		tmp_109_i_i : 3
		tmp_111_i_i : 2
		tmp_113_i_i : 2
		ct_coeffs_addr_2 : 3
		ct_coeffs_load_2 : 4
	State 15
		tmp_80 : 1
		tmp_110_i_i : 1
		c_addr : 2
		StgValue_120 : 3
		tmp_81 : 1
		tmp_115_i_i : 2
		tmp_5_i_i : 1
		tmp_116_i_i : 3
		tmp_117_i_i_cast : 1
		tmp_118_i_i : 2
		c_addr_1 : 3
		StgValue_130 : 4
		tmp_120_i_i : 1
	State 16
		tmp_121_i_i_cast : 1
		tmp_122_i_i : 2
		c_addr_2 : 3
		StgValue_136 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |   grp_poly_S3_frombytes_fu_250  |    0    |  9.857  |   102   |   616   |
|   call   |      grp_poly_Rq_mul_fu_261     |    2    |  7.3605 |   199   |   256   |
|          | grp_poly_Rq_sum_zero_fro_fu_268 |    0    |  7.564  |   141   |   269   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           i_15_fu_282           |    0    |    0    |    0    |    17   |
|          |           i_16_fu_344           |    0    |    0    |    0    |    17   |
|          |           i_17_fu_361           |    0    |    0    |    0    |    17   |
|    add   |           i_18_fu_423           |    0    |    0    |    0    |    17   |
|          |         tmp_cast_fu_443         |    0    |    0    |    0    |    19   |
|          |           i_19_fu_464           |    0    |    0    |    0    |    16   |
|          |        tmp_117_i_i_fu_554       |    0    |    0    |    0    |    19   |
|          |        tmp_121_i_i_fu_578       |    0    |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        exitcond_i_fu_276        |    0    |    0    |    0    |    13   |
|          |        exitcond_i5_fu_338       |    0    |    0    |    0    |    13   |
|   icmp   |       exitcond_i_i_fu_355       |    0    |    0    |    0    |    13   |
|          |         exitcond_fu_417         |    0    |    0    |    0    |    13   |
|          |       exitcond_i_i9_fu_458      |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      tmp_105_i_cast_fu_303      |    0    |    0    |    0    |    19   |
|    sub   |     tmp_105_i_i_cast_fu_382     |    0    |    0    |    0    |    19   |
|          |        tmp_109_i_i_fu_495       |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_30_fu_313          |    0    |    0    |    0    |    12   |
|    or    |          tmp_34_fu_392          |    0    |    0    |    0    |    12   |
|          |        tmp_111_i_i_fu_501       |    0    |    0    |    0    |    0    |
|          |        tmp_116_i_i_fu_547       |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_i_fu_288          |    0    |    0    |    0    |    0    |
|          |          tmp_i6_fu_350          |    0    |    0    |    0    |    0    |
|          |          tmp_i_i_fu_367         |    0    |    0    |    0    |    0    |
|          |            tmp_fu_429           |    0    |    0    |    0    |    0    |
|          |       tmp_161_cast_fu_449       |    0    |    0    |    0    |    0    |
|   zext   |       i_i_i8_cast2_fu_454       |    0    |    0    |    0    |    0    |
|          |        tmp_i_i1_39_fu_478       |    0    |    0    |    0    |    0    |
|          |      p_shl_i_i_cast_fu_491      |    0    |    0    |    0    |    0    |
|          |        tmp_113_i_i_fu_507       |    0    |    0    |    0    |    0    |
|          |        tmp_110_i_i_fu_520       |    0    |    0    |    0    |    0    |
|          |        tmp_118_i_i_fu_563       |    0    |    0    |    0    |    0    |
|          |        tmp_122_i_i_fu_587       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_28_fu_293          |    0    |    0    |    0    |    0    |
|          |          tmp_31_fu_319          |    0    |    0    |    0    |    0    |
|partselect|          tmp_32_fu_372          |    0    |    0    |    0    |    0    |
|          |          tmp_35_fu_398          |    0    |    0    |    0    |    0    |
|          |         tmp_5_i_i_fu_537        |    0    |    0    |    0    |    0    |
|          |        tmp_120_i_i_fu_568       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_76_fu_309          |    0    |    0    |    0    |    0    |
|          |          tmp_77_fu_388          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_78_fu_435          |    0    |    0    |    0    |    0    |
|          |          tmp_79_fu_439          |    0    |    0    |    0    |    0    |
|          |          tmp_80_fu_512          |    0    |    0    |    0    |    0    |
|          |          tmp_81_fu_525          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         tmp_107_i_fu_329        |    0    |    0    |    0    |    0    |
|          |        tmp_107_i_i_fu_408       |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_i_i1_fu_470         |    0    |    0    |    0    |    0    |
|          |         p_shl_i_i_fu_483        |    0    |    0    |    0    |    0    |
|          |        tmp_115_i_i_fu_529       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |     tmp_109_i_i_cast_fu_517     |    0    |    0    |    0    |    0    |
|   sext   |     tmp_117_i_i_cast_fu_559     |    0    |    0    |    0    |    0    |
|          |     tmp_121_i_i_cast_fu_583     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    2    | 24.7815 |   442   |   1435  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|x1_coeffs|    1   |    0   |    0   |
|x2_coeffs|    1   |    0   |    0   |
|x3_coeffs|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    3   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  ct_coeffs_addr_1_reg_662 |   10   |
|  ct_coeffs_addr_2_reg_674 |   10   |
|   ct_coeffs_addr_reg_644  |   10   |
|        i_15_reg_595       |   10   |
|        i_16_reg_608       |   10   |
|        i_17_reg_626       |   10   |
|        i_18_reg_639       |   10   |
|        i_19_reg_657       |    9   |
|        i_i4_reg_206       |   10   |
|       i_i_i8_reg_239      |    9   |
|       i_i_i_reg_217       |   10   |
|        i_i_reg_195        |   10   |
|         i_reg_228         |   10   |
|liftm_coeffs_addr_1_reg_631|   10   |
|liftm_coeffs_addr_2_reg_649|   10   |
|  m_coeffs_addr_1_reg_618  |   10   |
|   m_coeffs_addr_reg_600   |   10   |
|    tmp_109_i_i_reg_667    |   12   |
|    tmp_120_i_i_reg_679    |    8   |
|       tmp_i6_reg_613      |   64   |
+---------------------------+--------+
|           Total           |   252  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_92       |  p0  |   4  |  10  |   40   ||    21   |
|       grp_access_fu_111      |  p0  |   5  |  10  |   50   ||    27   |
|       grp_access_fu_111      |  p1  |   2  |  16  |   32   ||    9    |
|       grp_access_fu_131      |  p0  |   4  |  10  |   40   ||    21   |
|       grp_access_fu_131      |  p2  |   2  |   0  |    0   ||    9    |
|       grp_access_fu_169      |  p0  |   2  |  11  |   22   ||    9    |
|       grp_access_fu_169      |  p1  |   2  |   8  |   16   ||    9    |
| grp_poly_S3_frombytes_fu_250 |  p3  |   2  |   9  |   18   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   218  || 11.5122 ||   105   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   24   |   442  |  1435  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   105  |
|  Register |    -   |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   36   |   694  |  1540  |
+-----------+--------+--------+--------+--------+--------+
