# Testing
## Notes
1. Intro to Testing and ATPG - [markdown](./u1.md) [pdf](./u1.pdf)
2. Combinational Sequential ATPG and Delay test - [markdown](./u2.md) [pdf](./u2.pdf)
3. DFT - Logic Built - In Self test and Memory Testing - [markdown](./u3.md) [pdf](./u3.pdf)
4. Low Power Test- Test compression and Boundary Scanning - [markdown](./u4.md) [pdf](./u4.pdf)

## Info
- Textbook:- 
  - (1,2) Essentials of Electronic Testing for Digital Memory and Mixed Signals VLSI Design - M Bushell and VD Agrawal
  - (3,4) VLSI Testing Principle and Arhitectures - L T Wang
- Tool
  - Modus (Cadence)
  - Tessent (Mentor Graphics)

## Todo
- Unit 1
  - [ ] Fault Dominance Examples - Slide 63
  - [ ] Symbolic - Boolean Difference - Slide 218
- Unit 3
  - [ ] LOS, LOC - DFT - Slide 45
