# SAP-1_Simulation
This repository contains a project based on Sap-1 architecture simulation in Verilog with a frontend to display its functionality.
