{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 00:01:39 2019 " "Info: Processing started: Sat Dec 21 00:01:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hmr_cpu -c hmr_cpu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hmr_cpu -c hmr_cpu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Quartus/one/func_prims.vhd 41 20 " "Info: Found 41 design units, including 20 entities, in source file ../../Quartus/one/func_prims.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_prims " "Info: Found design unit 1: func_prims" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_2-concurrent " "Info: Found design unit 2: and_2-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 and_3-concurrent " "Info: Found design unit 3: and_3-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 and_4-concurrent " "Info: Found design unit 4: and_4-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 146 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 and_5-concurrent " "Info: Found design unit 5: and_5-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 158 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or_2-concurrent " "Info: Found design unit 6: or_2-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 170 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 or_3-concurrent " "Info: Found design unit 7: or_3-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 182 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 or_4-concurrent " "Info: Found design unit 8: or_4-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 or_5-concurrent " "Info: Found design unit 9: or_5-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 206 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 inverter-concurrent " "Info: Found design unit 10: inverter-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 nand_2-concurrent " "Info: Found design unit 11: nand_2-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 230 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 nand_3-concurrent " "Info: Found design unit 12: nand_3-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 242 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 nand_4-concurrent " "Info: Found design unit 13: nand_4-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 254 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 nand_5-concurrent " "Info: Found design unit 14: nand_5-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 266 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 nor_2-concurrent " "Info: Found design unit 15: nor_2-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 278 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 nor_3-concurrent " "Info: Found design unit 16: nor_3-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 290 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 nor_4-concurrent " "Info: Found design unit 17: nor_4-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 302 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 nor_5-concurrent " "Info: Found design unit 18: nor_5-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 314 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 not1-concurrent " "Info: Found design unit 19: not1-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 326 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 xor_2-concurrent " "Info: Found design unit 20: xor_2-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 338 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 xnor_2-concurrent " "Info: Found design unit 21: xnor_2-concurrent" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 350 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Info: Found entity 1: and_2" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 and_3 " "Info: Found entity 2: and_3" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 and_4 " "Info: Found entity 3: and_4" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 and_5 " "Info: Found entity 4: and_5" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 or_2 " "Info: Found entity 5: or_2" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 165 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 or_3 " "Info: Found entity 6: or_3" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 or_4 " "Info: Found entity 7: or_4" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 or_5 " "Info: Found entity 8: or_5" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 inverter " "Info: Found entity 9: inverter" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 213 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 nand_2 " "Info: Found entity 10: nand_2" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nand_3 " "Info: Found entity 11: nand_3" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 nand_4 " "Info: Found entity 12: nand_4" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 249 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nand_5 " "Info: Found entity 13: nand_5" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 261 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 nor_2 " "Info: Found entity 14: nor_2" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 nor_3 " "Info: Found entity 15: nor_3" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 285 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 nor_4 " "Info: Found entity 16: nor_4" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 nor_5 " "Info: Found entity 17: nor_5" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 not1 " "Info: Found entity 18: not1" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 321 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 xor_2 " "Info: Found entity 19: xor_2" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 xnor_2 " "Info: Found entity 20: xnor_2" {  } { { "../../Quartus/one/func_prims.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/Quartus/one/func_prims.vhd" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../YWJCQ/YWJCQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../YWJCQ/YWJCQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YWJCQ-yw " "Info: Found design unit 1: YWJCQ-yw" {  } { { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 YWJCQ " "Info: Found entity 1: YWJCQ" {  } { { "../YWJCQ/YWJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/YWJCQ/YWJCQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../TYJCQ/TYJCQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../TYJCQ/TYJCQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYJCQ-jcq " "Info: Found design unit 1: TYJCQ-jcq" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TYJCQ " "Info: Found entity 1: TYJCQ" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PC/PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../PC/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-count " "Info: Found design unit 1: PC-count" {  } { { "../PC/PC.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/PC/PC.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/PC/PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fun " "Info: Found design unit 1: ALU-fun" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Z标志/Z.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Z标志/Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z-st " "Info: Found design unit 1: Z-st" {  } { { "../Z标志/Z.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/Z标志/Z.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Z " "Info: Found entity 1: Z" {  } { { "../Z标志/Z.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/Z标志/Z.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ZTCX/ztcx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ZTCX/ztcx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ztcx-order " "Info: Found design unit 1: ztcx-order" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ztcx " "Info: Found entity 1: ztcx" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SM/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SM/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm-s " "Info: Found design unit 1: sm-s" {  } { { "../SM/sm.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/SM/sm.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../SM/sm.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/SM/sm.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../RAM/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../RAM/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../RAM/ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/RAM/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../n-m译码器/decoder_n_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../n-m译码器/decoder_n_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_n_m-structural " "Info: Found design unit 1: decoder_n_m-structural" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_n_m " "Info: Found entity 1: decoder_n_m" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MUX_8_3_1/MUX_eight_three_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MUX_8_3_1/MUX_eight_three_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_eight_three_one-multiplexer " "Info: Found design unit 1: MUX_eight_three_one-multiplexer" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_eight_three_one " "Info: Found entity 1: MUX_eight_three_one" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR/IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../IR/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-archite " "Info: Found design unit 1: IR-archite" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../C标志/C.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../C标志/C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-st " "Info: Found design unit 1: C-st" {  } { { "../C标志/C.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/C标志/C.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 C " "Info: Found entity 1: C" {  } { { "../C标志/C.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/C标志/C.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hmr_cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hmr_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hmr_cpu " "Info: Found entity 1: hmr_cpu" {  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lj.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lj-x " "Info: Found design unit 1: lj-x" {  } { { "lj.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/lj.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lj " "Info: Found entity 1: lj" {  } { { "lj.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/lj.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hmr_cpu " "Info: Elaborating entity \"hmr_cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ztcx ztcx:inst7 " "Info: Elaborating entity \"ztcx\" for hierarchy \"ztcx:inst7\"" {  } { { "hmr_cpu.bdf" "inst7" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -280 1384 1560 104 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM ztcx.vhd(16) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(16): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM ztcx.vhd(18) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(18): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ztcx.vhd(20) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(20): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ztcx.vhd(21) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(21): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM ztcx.vhd(22) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(22): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM ztcx.vhd(24) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(24): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM ztcx.vhd(26) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(26): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ztcx.vhd(31) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(31): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM ztcx.vhd(33) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(33): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ztcx.vhd(34) " "Warning (10492): VHDL Process Statement warning at ztcx.vhd(34): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_n_m decoder_n_m:inst16 " "Info: Elaborating entity \"decoder_n_m\" for hierarchy \"decoder_n_m:inst16\"" {  } { { "hmr_cpu.bdf" "inst16" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 1128 1272 72 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT decoder_n_m.vhd(18) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(18): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT decoder_n_m.vhd(19) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(19): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT decoder_n_m.vhd(20) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(20): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN decoder_n_m.vhd(21) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(21): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(23) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(23): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(23) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(23): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(25) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(25): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(25) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(25): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(48) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(48): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(52) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(52): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(56) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(56): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(56) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(56): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(60) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(60): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(60) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(60): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(64) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(64): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(64) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(64): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(76) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(76): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(76) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(76): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(80) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(80): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(80) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(80): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN decoder_n_m.vhd(86) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(86): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(89) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(89): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(90) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(90): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(91) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(91): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(92) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(92): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(93) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(93): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ORDER decoder_n_m.vhd(16) " "Warning (10631): VHDL Process Statement warning at decoder_n_m.vhd(16): inferring latch(es) for signal or variable \"ORDER\", which holds its previous value in one or more paths through the process" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[0\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[0\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[1\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[1\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[2\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[2\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[3\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[3\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[4\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[4\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[5\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[5\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[6\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[6\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[7\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[7\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[8\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[8\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[9\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[9\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[10\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[10\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[11\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[11\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[12\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[12\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[13\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[13\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[14\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[14\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[15\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[15\]\" at decoder_n_m.vhd(16)" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst6 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst6\"" {  } { { "hmr_cpu.bdf" "inst6" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -424 744 840 -328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lj lj:inst13 " "Info: Elaborating entity \"lj\" for hierarchy \"lj:inst13\"" {  } { { "hmr_cpu.bdf" "inst13" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -392 1296 1416 -296 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst3 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst3\"" {  } { { "hmr_cpu.bdf" "inst3" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -392 1072 1240 -296 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_ir IR.vhd(14) " "Warning (10492): VHDL Process Statement warning at IR.vhd(14): signal \"ld_ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst11 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst11\"" {  } { { "hmr_cpu.bdf" "inst11" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 328 456 -120 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst11 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst11\"" {  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 328 456 -120 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst11 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE hmr_cpu.mif " "Info: Parameter \"LPM_FILE\" = \"hmr_cpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 328 456 -120 "inst11" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst11\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst11\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 328 456 -120 "inst11" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst11\|altram:sram LPM_RAM_IO:inst11 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst11\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst11\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 328 456 -120 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst11\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst11\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst11\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst11 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst11\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst11\"" {  } { { "altram.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 328 456 -120 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ii91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii91 " "Info: Found entity 1: altsyncram_ii91" {  } { { "db/altsyncram_ii91.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/altsyncram_ii91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ii91 LPM_RAM_IO:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated " "Info: Elaborating entity \"altsyncram_ii91\" for hierarchy \"LPM_RAM_IO:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_eight_three_one MUX_eight_three_one:inst4 " "Info: Elaborating entity \"MUX_eight_three_one\" for hierarchy \"MUX_eight_three_one:inst4\"" {  } { { "hmr_cpu.bdf" "inst4" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -80 792 912 48 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "hmr_cpu.bdf" "inst5" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -80 584 704 48 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYJCQ TYJCQ:inst2 " "Info: Elaborating entity \"TYJCQ\" for hierarchy \"TYJCQ:inst2\"" {  } { { "hmr_cpu.bdf" "inst2" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -240 568 720 -112 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A TYJCQ.vhd(17) " "Warning (10492): VHDL Process Statement warning at TYJCQ.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B TYJCQ.vhd(19) " "Warning (10492): VHDL Process Statement warning at TYJCQ.vhd(19): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C TYJCQ.vhd(21) " "Warning (10492): VHDL Process Statement warning at TYJCQ.vhd(21): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A TYJCQ.vhd(24) " "Warning (10492): VHDL Process Statement warning at TYJCQ.vhd(24): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B TYJCQ.vhd(26) " "Warning (10492): VHDL Process Statement warning at TYJCQ.vhd(26): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C TYJCQ.vhd(28) " "Warning (10492): VHDL Process Statement warning at TYJCQ.vhd(28): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AO TYJCQ.vhd(14) " "Warning (10631): VHDL Process Statement warning at TYJCQ.vhd(14): inferring latch(es) for signal or variable \"AO\", which holds its previous value in one or more paths through the process" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BO TYJCQ.vhd(14) " "Warning (10631): VHDL Process Statement warning at TYJCQ.vhd(14): inferring latch(es) for signal or variable \"BO\", which holds its previous value in one or more paths through the process" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[0\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[0\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[1\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[1\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[2\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[2\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[3\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[3\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[4\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[4\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[5\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[5\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[6\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[6\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[7\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"BO\[7\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[0\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[0\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[1\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[1\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[2\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[2\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[3\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[3\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[4\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[4\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[5\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[5\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[6\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[6\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[7\] TYJCQ.vhd(14) " "Info (10041): Inferred latch for \"AO\[7\]\" at TYJCQ.vhd(14)" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YWJCQ YWJCQ:inst8 " "Info: Elaborating entity \"YWJCQ\" for hierarchy \"YWJCQ:inst8\"" {  } { { "hmr_cpu.bdf" "inst8" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 968 1096 -120 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "hmr_cpu.bdf" "inst" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -248 800 920 -120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T0 ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"T0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T0 ALU.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(16): inferring latch(es) for signal or variable \"T0\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CF ALU.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(16): inferring latch(es) for signal or variable \"CF\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CF ALU.vhd(16) " "Info (10041): Inferred latch for \"CF\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[0\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[0\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[1\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[1\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[2\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[2\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[3\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[3\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[4\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[4\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[5\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[5\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[6\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[6\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[7\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[7\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z Z:inst9 " "Info: Elaborating entity \"Z\" for hierarchy \"Z:inst9\"" {  } { { "hmr_cpu.bdf" "inst9" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { 80 776 872 176 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C C:inst1 " "Info: Elaborating entity \"C\" for hierarchy \"C:inst1\"" {  } { { "hmr_cpu.bdf" "inst1" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { 80 600 696 176 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Info: Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst\|Add0\"" {  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst\|Add1\"" {  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add1" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PC:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PC:inst5\|Add0\"" {  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux0\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux0" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux1\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux1" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux2\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux2" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux3\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux3" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux4\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux4" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux5\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux5" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux6\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux6" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MUX_eight_three_one:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MUX_eight_three_one:inst4\|Mux7\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "Mux7" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|addcore:adder ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs ALU:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\"" {  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add1\|addcore:adder ALU:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node ALU:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs ALU:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "f:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PC:inst5\|lpm_add_sub:Add0\"" {  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"PC:inst5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_eight_three_one:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"MUX_eight_three_one:inst4\|lpm_mux:Mux0\"" {  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_eight_three_one:inst4\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"MUX_eight_three_one:inst4\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../MUX_8_3_1/MUX_eight_three_one.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/MUX_8_3_1/MUX_eight_three_one.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_cfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cfc " "Info: Found entity 1: mux_cfc" {  } { { "db/mux_cfc.tdf" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/db/mux_cfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 50 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 00:01:42 2019 " "Info: Processing ended: Sat Dec 21 00:01:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
