Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 27 14:59:52 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           22 |
| No           | No                    | Yes                    |              36 |            9 |
| No           | Yes                   | No                     |             164 |           44 |
| Yes          | No                    | No                     |              28 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                   Enable Signal                  |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+--------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  fsm_clk_gen/CLK                       |                                                  | reset_IBUF                                              |                1 |              2 |         2.00 |
|  top_handler/high_activity/sec_gen/CLK |                                                  |                                                         |                2 |              2 |         1.00 |
|  num_over_32/slowClk                   | top_handler/find_steps/E[0]                      | reset_IBUF                                              |                2 |              4 |         2.00 |
|  two_sec_clk                           |                                                  |                                                         |                1 |              4 |         4.00 |
|  top_handler/high_activity/sec_gen/CLK | top_handler/high_activity/sec_cntr[7]_i_2_n_0    | top_handler/high_activity/sec_cntr[7]_i_1_n_0           |                2 |              8 |         4.00 |
|  num_over_32/slowClk                   | top_handler/num_over_32/i[7]_i_1_n_0             | reset_IBUF                                              |                2 |              8 |         4.00 |
|  slowClk_BUFG                          |                                                  | my_pulse/i[7]_i_1__0_n_0                                |                5 |              8 |         1.60 |
|  top_handler/high_activity/sec_gen/CLK | top_handler/high_activity/active_time[0]_i_1_n_0 | reset_IBUF                                              |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                         |                                                  | reset_IBUF                                              |                4 |             16 |         4.00 |
|  slowClk_BUFG                          | top_handler/E[0]                                 | my_pulse/set_speed[27]_i_1_n_0                          |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG                         |                                                  | my_pulse/clk_gen/counter[0]_i_1__1_n_0                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                         |                                                  | top_handler/num_over_32/sec_gen/counter[0]_i_1_n_0      |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                         |                                                  | top_handler/high_activity/sec_gen/counter[0]_i_1__0_n_0 |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                         |                                                  | my_pulse/sec_gen/counter[0]_i_1__2_n_0                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                         |                                                  | top_handler/sec_gen/counter_reg[0]_i_1_n_2              |                7 |             28 |         4.00 |
|  two_sec_clk                           | top_handler/E[0]                                 |                                                         |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG                         |                                                  |                                                         |                9 |             31 |         3.44 |
|  num_over_32/slowClk                   |                                                  |                                                         |               10 |             33 |         3.30 |
|  pulse_BUFG                            |                                                  | reset_IBUF                                              |                8 |             34 |         4.25 |
+----------------------------------------+--------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


