// Seed: 3886649898
module module_0;
  initial id_1 = id_1;
  wire id_2;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    id_17,
    input wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wand id_13,
    input uwire id_14,
    output logic id_15
);
  always id_15 <= {1{id_17}};
  module_0 modCall_1 ();
endmodule
