Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 29 19:51:17 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.828    -2903.858                   1332                67936        0.052        0.000                      0                67748        2.117        0.000                       0                 17082  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -19.828    -2903.858                   1332                56964        0.052        0.000                      0                56964        3.750        0.000                       0                 12800  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0          0.595        0.000                      0                10784        0.053        0.000                      0                10784        2.117        0.000                       0                  4278  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         5.228        0.000                      0                   90                                                                        
clk_fpga_0                   clk_out1_system_clk_wiz_0_0        8.344        0.000                      0                   98                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1332  Failing Endpoints,  Worst Slack      -19.828ns,  Total Violation    -2903.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.828ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.661ns  (logic 17.653ns (59.516%)  route 12.008ns (40.484%))
  Logic Levels:           58  (CARRY4=41 LUT2=7 LUT3=8 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.667    22.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.329    22.367 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.917 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.917    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.031 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.031    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.209 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.780    23.989    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.329    24.318 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.318    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.046 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.774    25.820    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.329    26.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.813 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.813    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.991 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.752    27.743    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.329    28.072 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.072    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.622    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.736    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.650    29.563    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X55Y91         LUT2 (Prop_lut2_I1_O)        0.329    29.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    29.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.798    31.533    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.329    31.862 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_8/O
                         net (fo=1, routed)           0.000    31.862    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_8_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.394    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.665 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    32.665    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1_n_3
    SLICE_X56Y94         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.537    12.716    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X56Y94         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.046    12.837    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -32.665    
  -------------------------------------------------------------------
                         slack                                -19.828    

Slack (VIOLATED) :        -17.927ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.730ns  (logic 16.521ns (59.577%)  route 11.209ns (40.423%))
  Logic Levels:           55  (CARRY4=39 LUT2=7 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.667    22.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.329    22.367 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.917 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.917    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.031 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.031    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.209 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.780    23.989    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.329    24.318 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.318    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.046 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.774    25.820    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.329    26.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.813 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.813    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.991 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.752    27.743    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.329    28.072 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.072    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.622    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.736    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.650    29.563    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X55Y91         LUT2 (Prop_lut2_I1_O)        0.329    29.892 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    29.892    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.442 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.442    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.734 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.000    30.734    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X55Y93         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.536    12.715    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X55Y93         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.017    12.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -30.734    
  -------------------------------------------------------------------
                         slack                                -17.927    

Slack (VIOLATED) :        -16.107ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.910ns  (logic 15.350ns (59.245%)  route 10.560ns (40.755%))
  Logic Levels:           51  (CARRY4=36 LUT2=6 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.667    22.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.329    22.367 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.917 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.917    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.031 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.031    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.209 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.780    23.989    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.329    24.318 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.318    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.046 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.774    25.820    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.329    26.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.813 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.813    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.991 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.752    27.743    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X56Y89         LUT2 (Prop_lut2_I1_O)        0.329    28.072 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.072    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.622    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.736    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.914 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.000    28.914    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X56Y91         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.536    12.715    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X56Y91         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.017    12.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -28.914    
  -------------------------------------------------------------------
                         slack                                -16.107    

Slack (VIOLATED) :        -14.184ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.987ns  (logic 14.179ns (59.111%)  route 9.808ns (40.889%))
  Logic Levels:           47  (CARRY4=33 LUT2=5 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.667    22.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.329    22.367 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.917 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.917    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.031 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.031    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.209 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.780    23.989    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.329    24.318 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.318    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.046 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.774    25.820    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.329    26.149 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.149    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.813 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.813    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.991 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.000    26.991    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X57Y92         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.536    12.715    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X57Y92         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.017    12.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -26.991    
  -------------------------------------------------------------------
                         slack                                -14.184    

Slack (VIOLATED) :        -12.236ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.042ns  (logic 13.008ns (59.015%)  route 9.034ns (40.985%))
  Logic Levels:           43  (CARRY4=30 LUT2=4 LUT3=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.667    22.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.329    22.367 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.917 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.917    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.031 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.031    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.209 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.780    23.989    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.329    24.318 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8/O
                         net (fo=1, routed)           0.000    24.318    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.046 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.000    25.046    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X61Y92         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.539    12.718    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X61Y92         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X61Y92         FDRE (Setup_fdre_C_D)        0.017    12.810    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -25.046    
  -------------------------------------------------------------------
                         slack                                -12.236    

Slack (VIOLATED) :        -10.398ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.205ns  (logic 11.951ns (59.149%)  route 8.254ns (40.851%))
  Logic Levels:           40  (CARRY4=28 LUT2=4 LUT3=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.667    22.038    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y91         LUT2 (Prop_lut2_I1_O)        0.329    22.367 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.917 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.917    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.031 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.031    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.209 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.000    23.209    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X63Y93         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.540    12.719    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X63Y93         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.017    12.811    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -23.209    
  -------------------------------------------------------------------
                         slack                                -10.398    

Slack (VIOLATED) :        -8.562ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.367ns  (logic 10.780ns (58.692%)  route 7.587ns (41.308%))
  Logic Levels:           36  (CARRY4=25 LUT2=3 LUT3=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.710     3.004    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X67Y86         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.845     4.305    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.429 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.314     4.742    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I1_O)        0.124     4.866 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.006     5.872    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.153     6.025 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.025    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.378 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.378    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.778     7.449    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.373     7.822 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.822    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.372 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.550 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.787     9.337    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.329     9.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.330    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.487 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.650    11.137    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.329    11.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.466    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.016 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.016    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.130 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.130    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.308 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.621    12.928    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.329    13.257 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.257    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.807 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.807    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.921    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.099 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.514    14.613    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.329    14.942 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12/O
                         net (fo=1, routed)           0.000    14.942    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[9]_i_12_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.492 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.492    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.784 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.511    16.295    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X67Y90         LUT3 (Prop_lut3_I0_O)        0.329    16.624 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.624    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.174 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.174    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.288 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.288    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.466 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.764    18.230    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.329    18.559 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.559    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.109 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.223 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.223    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.401 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.799    20.200    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X63Y88         LUT2 (Prop_lut2_I1_O)        0.329    20.529 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.529    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.079 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.371 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.000    21.371    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X63Y90         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.538    12.717    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X63Y90         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.017    12.809    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                 -8.562    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1024_1087_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 0.456ns (2.579%)  route 17.222ns (97.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.702     2.996    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X55Y67         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=360, routed)        17.222    20.674    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1024_1087_0_2/DIB
    SLICE_X30Y102        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1024_1087_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.700    12.879    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1024_1087_0_2/WCLK
    SLICE_X30Y102        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1024_1087_0_2/RAMB/CLK
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y102        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.519    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1024_1087_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -20.674    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.084ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1856_1919_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.603ns  (logic 0.456ns (2.590%)  route 17.147ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.702     2.996    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X55Y67         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=360, routed)        17.147    20.599    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1856_1919_0_2/DIB
    SLICE_X26Y102        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1856_1919_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.696    12.875    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1856_1919_0_2/WCLK
    SLICE_X26Y102        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1856_1919_0_2/RAMB/CLK
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X26Y102        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.515    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1856_1919_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -20.599    
  -------------------------------------------------------------------
                         slack                                 -8.084    

Slack (VIOLATED) :        -7.945ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1792_1855_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.463ns  (logic 0.456ns (2.611%)  route 17.007ns (97.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.702     2.996    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X55Y67         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     3.452 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=360, routed)        17.007    20.459    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1792_1855_0_2/DIB
    SLICE_X26Y103        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1792_1855_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.695    12.874    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1792_1855_0_2/WCLK
    SLICE_X26Y103        RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1792_1855_0_2/RAMB/CLK
                         clock pessimism              0.129    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X26Y103        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.514    system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r1_1792_1855_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -20.459    
  -------------------------------------------------------------------
                         slack                                 -7.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.144%)  route 0.249ns (63.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.548     0.884    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y65         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1085]/Q
                         net (fo=2, routed)           0.249     1.274    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[24]
    SLICE_X49Y62         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.820     1.186    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y62         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.071     1.222    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.950%)  route 0.330ns (70.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.551     0.887    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X53Y58         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.330     1.357    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIC0
    SLICE_X50Y46         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.825     1.191    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X50Y46         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X50Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.305    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.545     0.881    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y72         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.217     1.238    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[17]
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.809     1.175    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.046     1.186    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.801%)  route 0.202ns (61.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.545     0.881    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y72         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[22]/Q
                         net (fo=1, routed)           0.202     1.210    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[22]
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.809     1.175    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.018     1.158    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.230%)  route 0.218ns (60.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.545     0.881    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y72         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.218     1.240    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[18]
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.809     1.175    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.047     1.187    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.926%)  route 0.251ns (64.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.543     0.879    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y73         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.251     1.271    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[27]
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.809     1.175    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.078     1.218    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.075%)  route 0.208ns (61.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.543     0.879    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y73         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.208     1.215    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[29]
    SLICE_X52Y72         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.807     1.173    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y72         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.022     1.160    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.935%)  route 0.185ns (59.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.545     0.881    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y77         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.185     1.193    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63][32]
    SLICE_X51Y76         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.805     1.171    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y76         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.001     1.137    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.811%)  route 0.253ns (64.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.543     0.879    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y73         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.253     1.272    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[23]
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.809     1.175    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.076     1.216    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.226ns (54.448%)  route 0.189ns (45.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.545     0.881    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/m_axi_mm2s_aclk
    SLICE_X51Y68         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.128     1.009 f  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg/Q
                         net (fo=7, routed)           0.189     1.198    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rsc2stat_status_valid
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.098     1.296 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.296    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0
    SLICE_X48Y68         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.815     1.181    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y68         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.092     1.238    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34   system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y103  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_640_703_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y139  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y139  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y139  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y139  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_704_767_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_704_767_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_704_767_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_704_767_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y103  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_768_831_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y142  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_256_319_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y122  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y122  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y122  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y122  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r2_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y142  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_256_319_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y142  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_256_319_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y142  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_256_319_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y131  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y131  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.155ns (21.428%)  route 4.235ns (78.572%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 8.260 - 6.734 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.728     1.731    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X61Y45         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     2.187 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=18, routed)          1.453     3.640    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124     3.764 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.575     4.340    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.464 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.809     5.273    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.119     5.392 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.487     5.879    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.332     6.211 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.910     7.121    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.523     8.260    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.014     8.274    
                         clock uncertainty           -0.114     8.159    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.716    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.589ns (26.833%)  route 4.333ns (73.167%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 8.219 - 6.734 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.653     1.656    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/aclk
    SLICE_X38Y60         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     2.134 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/Q
                         net (fo=2, routed)           0.957     3.091    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/Q[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.295     3.386 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.858     4.243    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/gen_pipelined.mesg_reg_reg[4]
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.367 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.263     4.630    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.754 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=20, routed)          1.206     5.960    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X33Y31         LUT4 (Prop_lut4_I0_O)        0.118     6.078 f  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7/O
                         net (fo=2, routed)           0.452     6.530    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.326     6.856 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2/O
                         net (fo=1, routed)           0.598     7.454    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     7.578    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X34Y30         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.482     8.219    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X34Y30         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.000     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X34Y30         FDSE (Setup_fdse_C_D)        0.077     8.182    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.155ns (21.643%)  route 4.182ns (78.357%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 8.255 - 6.734 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.728     1.731    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X61Y45         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.456     2.187 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=18, routed)          1.453     3.640    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X56Y29         LUT5 (Prop_lut5_I1_O)        0.124     3.764 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.575     4.340    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.464 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.809     5.273    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.119     5.392 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.487     5.879    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.332     6.211 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.857     7.068    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X2Y10         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.518     8.255    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y10         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.014     8.269    
                         clock uncertainty           -0.114     8.154    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.711    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.084ns (21.336%)  route 3.997ns (78.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.727     1.730    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y48         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=27, routed)          0.988     3.174    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.152     3.326 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=51, routed)          1.391     4.717    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/s_axis_fifo_ainit_nosync
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5/O
                         net (fo=1, routed)           0.881     5.923    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.150     6.073 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.737     6.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.481     8.218    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X37Y30         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]/C
                         clock pessimism              0.014     8.232    
                         clock uncertainty           -0.114     8.118    
    SLICE_X37Y30         FDRE (Setup_fdre_C_R)       -0.653     7.465    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.475%)  route 0.196ns (60.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.552     0.554    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_clk
    SLICE_X47Y82         FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.196     0.878    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_awaddr[4]
    SLICE_X51Y79         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.811     0.813    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y79         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[6]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.017     0.825    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.521%)  route 0.235ns (62.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.555     0.557    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X49Y34         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[49]/Q
                         net (fo=2, routed)           0.235     0.932    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_axi_rdata[27]
    SLICE_X53Y33         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.816     0.818    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X53Y33         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1086]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.066     0.879    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1059]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.639%)  route 0.335ns (70.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.578     0.580    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X28Y55         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1059]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1059]/Q
                         net (fo=1, routed)           0.335     1.055    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIC0
    SLICE_X30Y42         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.855     0.857    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y42         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism              0.000     0.857    
    SLICE_X30Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.001    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1097]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.370%)  route 0.339ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.579     0.581    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X31Y51         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1097]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1097]/Q
                         net (fo=1, routed)           0.339     1.061    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X30Y47         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.857     0.859    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X30Y47         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism              0.000     0.859    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.006    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1103]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.365%)  route 0.339ns (70.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.578     0.580    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X31Y54         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1103]/Q
                         net (fo=1, routed)           0.339     1.060    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X30Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.856     0.858    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X30Y44         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism              0.000     0.858    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.005    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.583     0.585    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=103, routed)         0.170     0.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD3
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.851     0.853    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.838    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.583     0.585    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=103, routed)         0.170     0.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD3
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.851     0.853    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.838    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.583     0.585    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=103, routed)         0.170     0.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD3
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.851     0.853    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.838    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.583     0.585    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=103, routed)         0.170     0.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD3
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.851     0.853    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.838    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.583     0.585    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y44         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=103, routed)         0.170     0.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD3
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.851     0.853    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X62Y44         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y44         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.838    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y5      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y5      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y5      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y6      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y6      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y10     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y10     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y5      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X86Y44     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y42     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_85/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y42     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_85/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X62Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X66Y48     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.228ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.448ns  (logic 0.456ns (31.497%)  route 0.992ns (68.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.992     1.448    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X20Y33         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X20Y33         FDRE (Setup_fdre_C_D)       -0.058     6.676    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.388ns  (logic 0.456ns (32.852%)  route 0.932ns (67.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X71Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.932     1.388    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X68Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X68Y37         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.152%)  route 0.962ns (67.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.962     1.418    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X20Y32         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X20Y32         FDRE (Setup_fdre_C_D)       -0.058     6.676    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.358ns  (logic 0.456ns (33.579%)  route 0.902ns (66.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.902     1.358    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X31Y69         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.133ns  (logic 0.478ns (42.207%)  route 0.655ns (57.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.655     1.133    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X17Y44         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.264     6.470    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.535%)  route 0.827ns (64.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X68Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.827     1.283    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X68Y38         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X68Y38         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.872%)  route 0.815ns (64.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.815     1.271    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X31Y69         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.246%)  route 0.802ns (63.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.802     1.258    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X45Y36         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.621%)  route 0.789ns (63.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.789     1.245    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X28Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.594%)  route 0.790ns (63.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.790     1.246    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X47Y36         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  5.385    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.344ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.551ns  (logic 0.456ns (29.400%)  route 1.095ns (70.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.095     1.551    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X40Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.452ns  (logic 0.456ns (31.394%)  route 0.996ns (68.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48                                       0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.996     1.452    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X7Y47          FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.045%)  route 0.967ns (67.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.967     1.423    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X37Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.431ns  (logic 0.456ns (31.861%)  route 0.975ns (68.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.975     1.431    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X38Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.054     9.946    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.423ns  (logic 0.518ns (36.404%)  route 0.905ns (63.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.905     1.423    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X34Y31         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.541%)  route 0.945ns (67.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X67Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.945     1.401    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X66Y43         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y43         FDRE (Setup_fdre_C_D)       -0.054     9.946    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.133%)  route 0.806ns (60.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.806     1.324    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X21Y32         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y32         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.001%)  route 0.713ns (62.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.713     1.132    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X40Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.278     9.722    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.615ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.614%)  route 0.824ns (64.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.824     1.280    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X28Y71         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  8.615    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.128%)  route 0.806ns (63.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y38                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X69Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.806     1.262    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X69Y39         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y39         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  8.633    





