{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682520169816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682520169816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 22:42:49 2023 " "Processing started: Wed Apr 26 22:42:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682520169816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682520169816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682520169816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1682520170003 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "key_led.v " "Can't analyze file -- file key_led.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1682520170030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682520170032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682520170032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682520170050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 demo.v(27) " "Verilog HDL assignment warning at demo.v(27): truncated value with size 32 to match size of target (4)" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682520170051 "|demo"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] VCC " "Pin \"sel\[1\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] VCC " "Pin \"sel\[2\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] VCC " "Pin \"sel\[3\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] VCC " "Pin \"sel\[4\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] VCC " "Pin \"sel\[5\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[6\] VCC " "Pin \"sel\[6\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[7\] VCC " "Pin \"sel\[7\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/fpga/demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682520170199 "|demo|sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682520170199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682520170281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682520170281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682520170303 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682520170303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682520170303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682520170303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682520170313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 22:42:50 2023 " "Processing ended: Wed Apr 26 22:42:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682520170313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682520170313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682520170313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682520170313 ""}
