// Seed: 991995583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always if (-1);
endmodule
module module_1 #(
    parameter id_11 = 32'd16,
    parameter id_2  = 32'd66,
    parameter id_5  = 32'd49
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  inout wire id_12;
  output wire _id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1
  );
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_11  <  id_2 : -1 'd0] id_13;
  ;
  logic id_14;
  id_15 :
  assert property (@(posedge 1 & id_5) id_14)
  else $signed(23);
  ;
  wire [id_5 : -1] \id_16 = \id_16 ;
endmodule
