<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>
defines: 
time_elapsed: 0.708s
ram usage: 37772 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmplhdi47vw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>: No timescale set for &#34;decoder_always&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>: Compile module &#34;work@decoder_always&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>: Top level module &#34;work@decoder_always&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmplhdi47vw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_decoder_always
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmplhdi47vw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmplhdi47vw/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@decoder_always)
 |vpiName:work@decoder_always
 |uhdmallPackages:
 \_package: builtin, parent:work@decoder_always
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@decoder_always, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>, line:1, parent:work@decoder_always
   |vpiDefName:work@decoder_always
   |vpiFullName:work@decoder_always
   |vpiProcess:
   \_always: , line:6
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:6
       |vpiCondition:
       \_ref_obj: (in), line:6
         |vpiName:in
         |vpiFullName:work@decoder_always.in
       |vpiStmt:
       \_begin: , line:7
         |vpiFullName:work@decoder_always
         |vpiStmt:
         \_assignment: , line:8
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out), line:8
             |vpiName:out
             |vpiFullName:work@decoder_always.out
           |vpiRhs:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_case_stmt: , line:9
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (in), line:9
             |vpiName:in
             |vpiFullName:work@decoder_always.in
           |vpiCaseItem:
           \_case_item: , line:10
             |vpiExpr:
             \_constant: , line:10
               |vpiConstType:3
               |vpiDecompile:3&#39;b001
               |vpiSize:3
               |BIN:3&#39;b001
             |vpiStmt:
             \_assignment: , line:10
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:10
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:10
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0000_0001
                 |vpiSize:8
                 |BIN:8&#39;b0000_0001
           |vpiCaseItem:
           \_case_item: , line:11
             |vpiExpr:
             \_constant: , line:11
               |vpiConstType:3
               |vpiDecompile:3&#39;b010
               |vpiSize:3
               |BIN:3&#39;b010
             |vpiStmt:
             \_assignment: , line:11
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:11
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:11
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0000_0010
                 |vpiSize:8
                 |BIN:8&#39;b0000_0010
           |vpiCaseItem:
           \_case_item: , line:12
             |vpiExpr:
             \_constant: , line:12
               |vpiConstType:3
               |vpiDecompile:3&#39;b011
               |vpiSize:3
               |BIN:3&#39;b011
             |vpiStmt:
             \_assignment: , line:12
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:12
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:12
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0000_0100
                 |vpiSize:8
                 |BIN:8&#39;b0000_0100
           |vpiCaseItem:
           \_case_item: , line:13
             |vpiExpr:
             \_constant: , line:13
               |vpiConstType:3
               |vpiDecompile:3&#39;b100
               |vpiSize:3
               |BIN:3&#39;b100
             |vpiStmt:
             \_assignment: , line:13
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:13
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:13
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0000_1000
                 |vpiSize:8
                 |BIN:8&#39;b0000_1000
           |vpiCaseItem:
           \_case_item: , line:14
             |vpiExpr:
             \_constant: , line:14
               |vpiConstType:3
               |vpiDecompile:3&#39;b101
               |vpiSize:3
               |BIN:3&#39;b101
             |vpiStmt:
             \_assignment: , line:14
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:14
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:14
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0001_0000
                 |vpiSize:8
                 |BIN:8&#39;b0001_0000
           |vpiCaseItem:
           \_case_item: , line:15
             |vpiExpr:
             \_constant: , line:15
               |vpiConstType:3
               |vpiDecompile:3&#39;b110
               |vpiSize:3
               |BIN:3&#39;b110
             |vpiStmt:
             \_assignment: , line:15
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:15
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:15
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b0100_0000
                 |vpiSize:8
                 |BIN:8&#39;b0100_0000
           |vpiCaseItem:
           \_case_item: , line:16
             |vpiExpr:
             \_constant: , line:16
               |vpiConstType:3
               |vpiDecompile:3&#39;b111
               |vpiSize:3
               |BIN:3&#39;b111
             |vpiStmt:
             \_assignment: , line:16
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (out), line:16
                 |vpiName:out
                 |vpiFullName:work@decoder_always.out
               |vpiRhs:
               \_constant: , line:16
                 |vpiConstType:3
                 |vpiDecompile:8&#39;b1000_0000
                 |vpiSize:8
                 |BIN:8&#39;b1000_0000
   |vpiPort:
   \_port: (in), line:1
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:1
         |vpiName:in
         |vpiFullName:work@decoder_always.in
   |vpiPort:
   \_port: (out), line:1
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:4
         |vpiName:out
         |vpiFullName:work@decoder_always.out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (out), line:4
   |vpiNet:
   \_logic_net: (in), line:1
 |uhdmtopModules:
 \_module: work@decoder_always (work@decoder_always), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v</a>, line:1
   |vpiDefName:work@decoder_always
   |vpiName:work@decoder_always
   |vpiPort:
   \_port: (in), line:1, parent:work@decoder_always
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:1, parent:work@decoder_always
         |vpiName:in
         |vpiFullName:work@decoder_always.in
   |vpiPort:
   \_port: (out), line:1, parent:work@decoder_always
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:4, parent:work@decoder_always
         |vpiName:out
         |vpiFullName:work@decoder_always.out
         |vpiNetType:48
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (out), line:4, parent:work@decoder_always
   |vpiNet:
   \_logic_net: (in), line:1, parent:work@decoder_always
Object: \work_decoder_always of type 3000
Object: \work_decoder_always of type 32
Object: \in of type 44
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object: \work_decoder_always of type 32
Object:  of type 1
Object:  of type 13
Object: \in of type 608
Object:  of type 4
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 5
Object: \in of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object: \out of type 36
Object: \in of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_decoder_always&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c04600] str=&#39;\work_decoder_always&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&gt; [0x1c048b0] str=&#39;\in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&gt; [0x1c04d20] str=&#39;\out&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:4</a>.0-4.0&gt; [0x1c04f10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:4</a>.0-4.0&gt; [0x1c05490] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:4</a>.0-4.0&gt; [0x1c056a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&gt; [0x1c19450]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&gt; [0x1c05a20] str=&#39;\in&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&gt; [0x1c052a0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:7</a>.0-7.0&gt; [0x1c195f0]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:8</a>.0-8.0&gt; [0x1c19710]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:8</a>.0-8.0&gt; [0x1c19b60] str=&#39;\out&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:8</a>.0-8.0&gt; [0x1c1a030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&gt; [0x1c19ef0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&gt; [0x1c1a210] str=&#39;\in&#39;
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1a450]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1a900] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1b1d0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1a6f0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1ade0] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1b350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b510]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b7d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1bbf0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b630]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b9b0] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1bd70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1bf30]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c1f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1c5f0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c050]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c3b0] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c770] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1c930]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1cbf0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1d010]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1ca50]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1cdd0] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1d190] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d3a0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d660] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1da80]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d4c0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d840] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1dc00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1ddc0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1e080] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1e4a0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1dee0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1e260] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1e620] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1e7e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1eaa0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1eec0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1e900]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1ec80] str=&#39;\out&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1f040] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c04600] str=&#39;\work_decoder_always&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&gt; [0x1c048b0] str=&#39;\in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&gt; [0x1c04d20] str=&#39;\out&#39; output reg basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:4</a>.0-4.0&gt; [0x1c04f10] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:4</a>.0-4.0&gt; [0x1c05490] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:4</a>.0-4.0&gt; [0x1c056a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&gt; [0x1c19450] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&gt; [0x1c05a20 -&gt; 0x1c048b0] str=&#39;\in&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&gt; [0x1c052a0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:7</a>.0-7.0&gt; [0x1c195f0] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:8</a>.0-8.0&gt; [0x1c19710] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:8</a>.0-8.0&gt; [0x1c19b60 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:8</a>.0-8.0&gt; [0x1c1a030] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CASE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&gt; [0x1c19ef0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&gt; [0x1c1a210 -&gt; 0x1c048b0] str=&#39;\in&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1a450] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1a900] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1b1d0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1a6f0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1ade0 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:10</a>.0-10.0&gt; [0x1c1b350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b510] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b7d0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1bbf0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b630] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1b9b0 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0&gt; [0x1c1bd70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1bf30] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c1f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1c5f0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c050] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c3b0 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:12</a>.0-12.0&gt; [0x1c1c770] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1c930] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1cbf0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1d010] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1ca50] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1cdd0 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:13</a>.0-13.0&gt; [0x1c1d190] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d3a0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d660] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1da80] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d4c0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1d840 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:14</a>.0-14.0&gt; [0x1c1dc00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1ddc0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1e080] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1e4a0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1dee0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1e260 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:15</a>.0-15.0&gt; [0x1c1e620] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
              AST_COND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1e7e0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1eaa0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1c1eec0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1e900] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1ec80 -&gt; 0x1c04d20] str=&#39;\out&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:16</a>.0-16.0&gt; [0x1c1f040] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_decoder_always

2.2. Analyzing design hierarchy..
Top module:  \work_decoder_always
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 6 dead cases from process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1 in module work_decoder_always.
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1 in module work_decoder_always.
Removed a total of 6 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.
     1/1: $1\out[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_decoder_always.\out&#39; from process `\work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.
Removing empty process `work_decoder_always.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_decoder_always..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_decoder_always ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $eq                             1
     $pmux                           1

8. Executing CHECK pass (checking for obvious problems).
checking module work_decoder_always..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_decoder_always&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procmux$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 11, 2 ],
            &#34;Y&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ]
          }
        },
        &#34;$procmux$3_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 11 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$1\\out[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$procmux$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$3_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_decoder_always&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_decoder_always(in, out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34; *)
  wire [7:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:6</a>.0-6.0&#34; *)
  wire [7:0] _1_;
  wire [7:0] _2_;
  wire _3_;
  wire _4_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34; *)
  input in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:1</a>.0-1.0&#34; *)
  output [7:0] out;
  function [7:0] _5_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _5_ = b[7:0];
      2&#39;b10:
        _5_ = b[15:8];
      default:
        _5_ = a;
    endcase
  endfunction
  assign _2_ = _5_(8&#39;hxx, 16&#39;h0000, { _4_, _3_ });
  assign _3_ = in == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:11</a>.0-11.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder_always.v:9</a>.0-9.0&#34; *) 1&#39;h0;
  assign _0_ = _1_;
  assign _4_ = in;
  assign _1_ = _2_;
  assign out = _2_;
endmodule

End of script. Logfile hash: de7f0ec1e7, CPU: user 0.01s system 0.00s, MEM: 13.91 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>