#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014784b743f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000014784bf0ca0_0 .net "PC", 31 0, v0000014784be8cf0_0;  1 drivers
v0000014784bf0e80_0 .var "clk", 0 0;
v0000014784bf11a0_0 .net "clkout", 0 0, L_0000014784bf3880;  1 drivers
v0000014784bf14c0_0 .net "cycles_consumed", 31 0, v0000014784bf21e0_0;  1 drivers
v0000014784bf1380_0 .var "rst", 0 0;
S_0000014784b162a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014784b743f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014784b8f560 .param/l "RType" 0 4 2, C4<000000>;
P_0000014784b8f598 .param/l "add" 0 4 5, C4<100000>;
P_0000014784b8f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014784b8f608 .param/l "addu" 0 4 5, C4<100001>;
P_0000014784b8f640 .param/l "and_" 0 4 5, C4<100100>;
P_0000014784b8f678 .param/l "andi" 0 4 8, C4<001100>;
P_0000014784b8f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014784b8f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014784b8f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014784b8f758 .param/l "j" 0 4 12, C4<000010>;
P_0000014784b8f790 .param/l "jal" 0 4 12, C4<000011>;
P_0000014784b8f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014784b8f800 .param/l "lw" 0 4 8, C4<100011>;
P_0000014784b8f838 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014784b8f870 .param/l "or_" 0 4 5, C4<100101>;
P_0000014784b8f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014784b8f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014784b8f918 .param/l "sll" 0 4 6, C4<000000>;
P_0000014784b8f950 .param/l "slt" 0 4 5, C4<101010>;
P_0000014784b8f988 .param/l "slti" 0 4 8, C4<101010>;
P_0000014784b8f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014784b8f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014784b8fa30 .param/l "subu" 0 4 5, C4<100011>;
P_0000014784b8fa68 .param/l "sw" 0 4 8, C4<101011>;
P_0000014784b8faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014784b8fad8 .param/l "xori" 0 4 8, C4<001110>;
L_0000014784bf3b90 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3810 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3030 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf39d0 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3180 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3960 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf33b0 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3730 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3880 .functor OR 1, v0000014784bf0e80_0, v0000014784b79f10_0, C4<0>, C4<0>;
L_0000014784bf2d90 .functor OR 1, L_0000014784c3d170, L_0000014784c3d990, C4<0>, C4<0>;
L_0000014784bf3a40 .functor AND 1, L_0000014784c3dad0, L_0000014784c3ce50, C4<1>, C4<1>;
L_0000014784bf3340 .functor NOT 1, v0000014784bf1380_0, C4<0>, C4<0>, C4<0>;
L_0000014784bf3b20 .functor OR 1, L_0000014784c3c130, L_0000014784c3c4f0, C4<0>, C4<0>;
L_0000014784bf2cb0 .functor OR 1, L_0000014784bf3b20, L_0000014784c3c450, C4<0>, C4<0>;
L_0000014784bf2d20 .functor OR 1, L_0000014784c3c630, L_0000014784c4ea10, C4<0>, C4<0>;
L_0000014784bf37a0 .functor AND 1, L_0000014784c3c590, L_0000014784bf2d20, C4<1>, C4<1>;
L_0000014784bf3110 .functor OR 1, L_0000014784c4e330, L_0000014784c4e790, C4<0>, C4<0>;
L_0000014784bf30a0 .functor AND 1, L_0000014784c4f050, L_0000014784bf3110, C4<1>, C4<1>;
L_0000014784bf31f0 .functor NOT 1, L_0000014784bf3880, C4<0>, C4<0>, C4<0>;
v0000014784be9970_0 .net "ALUOp", 3 0, v0000014784b7a050_0;  1 drivers
v0000014784be9a10_0 .net "ALUResult", 31 0, v0000014784be9330_0;  1 drivers
v0000014784be9d30_0 .net "ALUSrc", 0 0, v0000014784b7b310_0;  1 drivers
v0000014784bacba0_0 .net "ALUin2", 31 0, L_0000014784c4f9b0;  1 drivers
v0000014784bac6a0_0 .net "MemReadEn", 0 0, v0000014784b7b3b0_0;  1 drivers
v0000014784babfc0_0 .net "MemWriteEn", 0 0, v0000014784b79b50_0;  1 drivers
v0000014784bace20_0 .net "MemtoReg", 0 0, v0000014784b79510_0;  1 drivers
v0000014784bacce0_0 .net "PC", 31 0, v0000014784be8cf0_0;  alias, 1 drivers
v0000014784baca60_0 .net "PCPlus1", 31 0, L_0000014784c3d7b0;  1 drivers
v0000014784bad000_0 .net "PCsrc", 0 0, v0000014784be8890_0;  1 drivers
v0000014784bad3c0_0 .net "RegDst", 0 0, v0000014784b7a9b0_0;  1 drivers
v0000014784bacb00_0 .net "RegWriteEn", 0 0, v0000014784b795b0_0;  1 drivers
v0000014784bad0a0_0 .net "WriteRegister", 4 0, L_0000014784c3d530;  1 drivers
v0000014784bad320_0 .net *"_ivl_0", 0 0, L_0000014784bf3b90;  1 drivers
L_0000014784bf3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014784bacc40_0 .net/2u *"_ivl_10", 4 0, L_0000014784bf3cc0;  1 drivers
L_0000014784bf40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bad500_0 .net *"_ivl_101", 15 0, L_0000014784bf40b0;  1 drivers
v0000014784bacec0_0 .net *"_ivl_102", 31 0, L_0000014784c3cf90;  1 drivers
L_0000014784bf40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bac920_0 .net *"_ivl_105", 25 0, L_0000014784bf40f8;  1 drivers
L_0000014784bf4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bac600_0 .net/2u *"_ivl_106", 31 0, L_0000014784bf4140;  1 drivers
v0000014784bad1e0_0 .net *"_ivl_108", 0 0, L_0000014784c3dad0;  1 drivers
L_0000014784bf4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000014784bac4c0_0 .net/2u *"_ivl_110", 5 0, L_0000014784bf4188;  1 drivers
v0000014784bacf60_0 .net *"_ivl_112", 0 0, L_0000014784c3ce50;  1 drivers
v0000014784bad140_0 .net *"_ivl_115", 0 0, L_0000014784bf3a40;  1 drivers
v0000014784bac9c0_0 .net *"_ivl_116", 47 0, L_0000014784c3bf50;  1 drivers
L_0000014784bf41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bada00_0 .net *"_ivl_119", 15 0, L_0000014784bf41d0;  1 drivers
L_0000014784bf3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014784babd40_0 .net/2u *"_ivl_12", 5 0, L_0000014784bf3d08;  1 drivers
v0000014784bad280_0 .net *"_ivl_120", 47 0, L_0000014784c3d350;  1 drivers
L_0000014784bf4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784badaa0_0 .net *"_ivl_123", 15 0, L_0000014784bf4218;  1 drivers
v0000014784bad960_0 .net *"_ivl_125", 0 0, L_0000014784c3c950;  1 drivers
v0000014784bac060_0 .net *"_ivl_126", 31 0, L_0000014784c3d3f0;  1 drivers
v0000014784bac740_0 .net *"_ivl_128", 47 0, L_0000014784c3cdb0;  1 drivers
v0000014784bad460_0 .net *"_ivl_130", 47 0, L_0000014784c3c770;  1 drivers
v0000014784bad5a0_0 .net *"_ivl_132", 47 0, L_0000014784c3d030;  1 drivers
v0000014784bac1a0_0 .net *"_ivl_134", 47 0, L_0000014784c3c9f0;  1 drivers
v0000014784babc00_0 .net *"_ivl_14", 0 0, L_0000014784bf1a60;  1 drivers
v0000014784bacd80_0 .net *"_ivl_140", 0 0, L_0000014784bf3340;  1 drivers
L_0000014784bf42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bad640_0 .net/2u *"_ivl_142", 31 0, L_0000014784bf42a8;  1 drivers
L_0000014784bf4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000014784bad6e0_0 .net/2u *"_ivl_146", 5 0, L_0000014784bf4380;  1 drivers
v0000014784bad780_0 .net *"_ivl_148", 0 0, L_0000014784c3c130;  1 drivers
L_0000014784bf43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000014784bad820_0 .net/2u *"_ivl_150", 5 0, L_0000014784bf43c8;  1 drivers
v0000014784babf20_0 .net *"_ivl_152", 0 0, L_0000014784c3c4f0;  1 drivers
v0000014784bac240_0 .net *"_ivl_155", 0 0, L_0000014784bf3b20;  1 drivers
L_0000014784bf4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000014784babde0_0 .net/2u *"_ivl_156", 5 0, L_0000014784bf4410;  1 drivers
v0000014784babca0_0 .net *"_ivl_158", 0 0, L_0000014784c3c450;  1 drivers
L_0000014784bf3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000014784bac100_0 .net/2u *"_ivl_16", 4 0, L_0000014784bf3d50;  1 drivers
v0000014784bad8c0_0 .net *"_ivl_161", 0 0, L_0000014784bf2cb0;  1 drivers
L_0000014784bf4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784babe80_0 .net/2u *"_ivl_162", 15 0, L_0000014784bf4458;  1 drivers
v0000014784bac2e0_0 .net *"_ivl_164", 31 0, L_0000014784c3d0d0;  1 drivers
v0000014784bac380_0 .net *"_ivl_167", 0 0, L_0000014784c3c1d0;  1 drivers
v0000014784bac420_0 .net *"_ivl_168", 15 0, L_0000014784c3c310;  1 drivers
v0000014784bac560_0 .net *"_ivl_170", 31 0, L_0000014784c3d5d0;  1 drivers
v0000014784bac7e0_0 .net *"_ivl_174", 31 0, L_0000014784c3d850;  1 drivers
L_0000014784bf44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bac880_0 .net *"_ivl_177", 25 0, L_0000014784bf44a0;  1 drivers
L_0000014784bf44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bef910_0 .net/2u *"_ivl_178", 31 0, L_0000014784bf44e8;  1 drivers
v0000014784bf0310_0 .net *"_ivl_180", 0 0, L_0000014784c3c590;  1 drivers
L_0000014784bf4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014784bf0630_0 .net/2u *"_ivl_182", 5 0, L_0000014784bf4530;  1 drivers
v0000014784befaf0_0 .net *"_ivl_184", 0 0, L_0000014784c3c630;  1 drivers
L_0000014784bf4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014784beef10_0 .net/2u *"_ivl_186", 5 0, L_0000014784bf4578;  1 drivers
v0000014784bf01d0_0 .net *"_ivl_188", 0 0, L_0000014784c4ea10;  1 drivers
v0000014784bf0950_0 .net *"_ivl_19", 4 0, L_0000014784bf1740;  1 drivers
v0000014784bf0090_0 .net *"_ivl_191", 0 0, L_0000014784bf2d20;  1 drivers
v0000014784bf09f0_0 .net *"_ivl_193", 0 0, L_0000014784bf37a0;  1 drivers
L_0000014784bf45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014784bef7d0_0 .net/2u *"_ivl_194", 5 0, L_0000014784bf45c0;  1 drivers
v0000014784bf0b30_0 .net *"_ivl_196", 0 0, L_0000014784c4f730;  1 drivers
L_0000014784bf4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014784bf0590_0 .net/2u *"_ivl_198", 31 0, L_0000014784bf4608;  1 drivers
L_0000014784bf3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014784beff50_0 .net/2u *"_ivl_2", 5 0, L_0000014784bf3c78;  1 drivers
v0000014784befb90_0 .net *"_ivl_20", 4 0, L_0000014784bf1f60;  1 drivers
v0000014784bf0450_0 .net *"_ivl_200", 31 0, L_0000014784c4e150;  1 drivers
v0000014784bf03b0_0 .net *"_ivl_204", 31 0, L_0000014784c4e010;  1 drivers
L_0000014784bf4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bef550_0 .net *"_ivl_207", 25 0, L_0000014784bf4650;  1 drivers
L_0000014784bf4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784befff0_0 .net/2u *"_ivl_208", 31 0, L_0000014784bf4698;  1 drivers
v0000014784bef9b0_0 .net *"_ivl_210", 0 0, L_0000014784c4f050;  1 drivers
L_0000014784bf46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014784bf04f0_0 .net/2u *"_ivl_212", 5 0, L_0000014784bf46e0;  1 drivers
v0000014784befa50_0 .net *"_ivl_214", 0 0, L_0000014784c4e330;  1 drivers
L_0000014784bf4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014784beedd0_0 .net/2u *"_ivl_216", 5 0, L_0000014784bf4728;  1 drivers
v0000014784bf0270_0 .net *"_ivl_218", 0 0, L_0000014784c4e790;  1 drivers
v0000014784bef5f0_0 .net *"_ivl_221", 0 0, L_0000014784bf3110;  1 drivers
v0000014784beefb0_0 .net *"_ivl_223", 0 0, L_0000014784bf30a0;  1 drivers
L_0000014784bf4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014784bf0a90_0 .net/2u *"_ivl_224", 5 0, L_0000014784bf4770;  1 drivers
v0000014784bef050_0 .net *"_ivl_226", 0 0, L_0000014784c4f4b0;  1 drivers
v0000014784bef870_0 .net *"_ivl_228", 31 0, L_0000014784c4f410;  1 drivers
v0000014784bf06d0_0 .net *"_ivl_24", 0 0, L_0000014784bf3030;  1 drivers
L_0000014784bf3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014784bef0f0_0 .net/2u *"_ivl_26", 4 0, L_0000014784bf3d98;  1 drivers
v0000014784beec90_0 .net *"_ivl_29", 4 0, L_0000014784bf17e0;  1 drivers
v0000014784bf0770_0 .net *"_ivl_32", 0 0, L_0000014784bf39d0;  1 drivers
L_0000014784bf3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014784befc30_0 .net/2u *"_ivl_34", 4 0, L_0000014784bf3de0;  1 drivers
v0000014784bf0130_0 .net *"_ivl_37", 4 0, L_0000014784bf1ec0;  1 drivers
v0000014784bf0810_0 .net *"_ivl_40", 0 0, L_0000014784bf3180;  1 drivers
L_0000014784bf3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bf08b0_0 .net/2u *"_ivl_42", 15 0, L_0000014784bf3e28;  1 drivers
v0000014784befe10_0 .net *"_ivl_45", 15 0, L_0000014784c3be10;  1 drivers
v0000014784beed30_0 .net *"_ivl_48", 0 0, L_0000014784bf3960;  1 drivers
v0000014784bef190_0 .net *"_ivl_5", 5 0, L_0000014784bf16a0;  1 drivers
L_0000014784bf3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784beee70_0 .net/2u *"_ivl_50", 36 0, L_0000014784bf3e70;  1 drivers
L_0000014784bf3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784befcd0_0 .net/2u *"_ivl_52", 31 0, L_0000014784bf3eb8;  1 drivers
v0000014784bef230_0 .net *"_ivl_55", 4 0, L_0000014784c3d210;  1 drivers
v0000014784bef2d0_0 .net *"_ivl_56", 36 0, L_0000014784c3cb30;  1 drivers
v0000014784bef690_0 .net *"_ivl_58", 36 0, L_0000014784c3c810;  1 drivers
v0000014784bef410_0 .net *"_ivl_62", 0 0, L_0000014784bf33b0;  1 drivers
L_0000014784bf3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014784bef370_0 .net/2u *"_ivl_64", 5 0, L_0000014784bf3f00;  1 drivers
v0000014784befd70_0 .net *"_ivl_67", 5 0, L_0000014784c3cd10;  1 drivers
v0000014784bef4b0_0 .net *"_ivl_70", 0 0, L_0000014784bf3730;  1 drivers
L_0000014784bf3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784bef730_0 .net/2u *"_ivl_72", 57 0, L_0000014784bf3f48;  1 drivers
L_0000014784bf3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784befeb0_0 .net/2u *"_ivl_74", 31 0, L_0000014784bf3f90;  1 drivers
v0000014784bf1240_0 .net *"_ivl_77", 25 0, L_0000014784c3d670;  1 drivers
v0000014784bf2780_0 .net *"_ivl_78", 57 0, L_0000014784c3d2b0;  1 drivers
v0000014784bf2460_0 .net *"_ivl_8", 0 0, L_0000014784bf3810;  1 drivers
v0000014784bf0f20_0 .net *"_ivl_80", 57 0, L_0000014784c3da30;  1 drivers
L_0000014784bf3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014784bf2820_0 .net/2u *"_ivl_84", 31 0, L_0000014784bf3fd8;  1 drivers
L_0000014784bf4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014784bf2640_0 .net/2u *"_ivl_88", 5 0, L_0000014784bf4020;  1 drivers
v0000014784bf1b00_0 .net *"_ivl_90", 0 0, L_0000014784c3d170;  1 drivers
L_0000014784bf4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014784bf19c0_0 .net/2u *"_ivl_92", 5 0, L_0000014784bf4068;  1 drivers
v0000014784bf25a0_0 .net *"_ivl_94", 0 0, L_0000014784c3d990;  1 drivers
v0000014784bf1ba0_0 .net *"_ivl_97", 0 0, L_0000014784bf2d90;  1 drivers
v0000014784bf1560_0 .net *"_ivl_98", 47 0, L_0000014784c3c270;  1 drivers
v0000014784bf2320_0 .net "adderResult", 31 0, L_0000014784c3d8f0;  1 drivers
v0000014784bf1c40_0 .net "address", 31 0, L_0000014784c3bcd0;  1 drivers
v0000014784bf20a0_0 .net "clk", 0 0, L_0000014784bf3880;  alias, 1 drivers
v0000014784bf21e0_0 .var "cycles_consumed", 31 0;
v0000014784bf2500_0 .net "extImm", 31 0, L_0000014784c3d710;  1 drivers
v0000014784bf2960_0 .net "funct", 5 0, L_0000014784c3c6d0;  1 drivers
v0000014784bf0fc0_0 .net "hlt", 0 0, v0000014784b79f10_0;  1 drivers
v0000014784bf1060_0 .net "imm", 15 0, L_0000014784c3cef0;  1 drivers
v0000014784bf2a00_0 .net "immediate", 31 0, L_0000014784c4f230;  1 drivers
v0000014784bf2000_0 .net "input_clk", 0 0, v0000014784bf0e80_0;  1 drivers
v0000014784bf1920_0 .net "instruction", 31 0, L_0000014784c3d490;  1 drivers
v0000014784bf12e0_0 .net "memoryReadData", 31 0, v0000014784be9650_0;  1 drivers
v0000014784bf1420_0 .net "nextPC", 31 0, L_0000014784c3c090;  1 drivers
v0000014784bf0d40_0 .net "opcode", 5 0, L_0000014784bf2280;  1 drivers
v0000014784bf1100_0 .net "rd", 4 0, L_0000014784bf1880;  1 drivers
v0000014784bf1ce0_0 .net "readData1", 31 0, L_0000014784bf2e00;  1 drivers
v0000014784bf26e0_0 .net "readData1_w", 31 0, L_0000014784c4e650;  1 drivers
v0000014784bf28c0_0 .net "readData2", 31 0, L_0000014784bf3ab0;  1 drivers
v0000014784bf1d80_0 .net "rs", 4 0, L_0000014784bf1e20;  1 drivers
v0000014784bf2aa0_0 .net "rst", 0 0, v0000014784bf1380_0;  1 drivers
v0000014784bf0de0_0 .net "rt", 4 0, L_0000014784c3cbd0;  1 drivers
v0000014784bf1600_0 .net "shamt", 31 0, L_0000014784c3cc70;  1 drivers
v0000014784bf23c0_0 .net "wire_instruction", 31 0, L_0000014784bf3490;  1 drivers
v0000014784bf2140_0 .net "writeData", 31 0, L_0000014784c4e1f0;  1 drivers
v0000014784bf2b40_0 .net "zero", 0 0, L_0000014784c4f0f0;  1 drivers
L_0000014784bf16a0 .part L_0000014784c3d490, 26, 6;
L_0000014784bf2280 .functor MUXZ 6, L_0000014784bf16a0, L_0000014784bf3c78, L_0000014784bf3b90, C4<>;
L_0000014784bf1a60 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf3d08;
L_0000014784bf1740 .part L_0000014784c3d490, 11, 5;
L_0000014784bf1f60 .functor MUXZ 5, L_0000014784bf1740, L_0000014784bf3d50, L_0000014784bf1a60, C4<>;
L_0000014784bf1880 .functor MUXZ 5, L_0000014784bf1f60, L_0000014784bf3cc0, L_0000014784bf3810, C4<>;
L_0000014784bf17e0 .part L_0000014784c3d490, 21, 5;
L_0000014784bf1e20 .functor MUXZ 5, L_0000014784bf17e0, L_0000014784bf3d98, L_0000014784bf3030, C4<>;
L_0000014784bf1ec0 .part L_0000014784c3d490, 16, 5;
L_0000014784c3cbd0 .functor MUXZ 5, L_0000014784bf1ec0, L_0000014784bf3de0, L_0000014784bf39d0, C4<>;
L_0000014784c3be10 .part L_0000014784c3d490, 0, 16;
L_0000014784c3cef0 .functor MUXZ 16, L_0000014784c3be10, L_0000014784bf3e28, L_0000014784bf3180, C4<>;
L_0000014784c3d210 .part L_0000014784c3d490, 6, 5;
L_0000014784c3cb30 .concat [ 5 32 0 0], L_0000014784c3d210, L_0000014784bf3eb8;
L_0000014784c3c810 .functor MUXZ 37, L_0000014784c3cb30, L_0000014784bf3e70, L_0000014784bf3960, C4<>;
L_0000014784c3cc70 .part L_0000014784c3c810, 0, 32;
L_0000014784c3cd10 .part L_0000014784c3d490, 0, 6;
L_0000014784c3c6d0 .functor MUXZ 6, L_0000014784c3cd10, L_0000014784bf3f00, L_0000014784bf33b0, C4<>;
L_0000014784c3d670 .part L_0000014784c3d490, 0, 26;
L_0000014784c3d2b0 .concat [ 26 32 0 0], L_0000014784c3d670, L_0000014784bf3f90;
L_0000014784c3da30 .functor MUXZ 58, L_0000014784c3d2b0, L_0000014784bf3f48, L_0000014784bf3730, C4<>;
L_0000014784c3bcd0 .part L_0000014784c3da30, 0, 32;
L_0000014784c3d7b0 .arith/sum 32, v0000014784be8cf0_0, L_0000014784bf3fd8;
L_0000014784c3d170 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf4020;
L_0000014784c3d990 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf4068;
L_0000014784c3c270 .concat [ 32 16 0 0], L_0000014784c3bcd0, L_0000014784bf40b0;
L_0000014784c3cf90 .concat [ 6 26 0 0], L_0000014784bf2280, L_0000014784bf40f8;
L_0000014784c3dad0 .cmp/eq 32, L_0000014784c3cf90, L_0000014784bf4140;
L_0000014784c3ce50 .cmp/eq 6, L_0000014784c3c6d0, L_0000014784bf4188;
L_0000014784c3bf50 .concat [ 32 16 0 0], L_0000014784bf2e00, L_0000014784bf41d0;
L_0000014784c3d350 .concat [ 32 16 0 0], v0000014784be8cf0_0, L_0000014784bf4218;
L_0000014784c3c950 .part L_0000014784c3cef0, 15, 1;
LS_0000014784c3d3f0_0_0 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_4 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_8 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_12 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_16 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_20 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_24 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_0_28 .concat [ 1 1 1 1], L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950, L_0000014784c3c950;
LS_0000014784c3d3f0_1_0 .concat [ 4 4 4 4], LS_0000014784c3d3f0_0_0, LS_0000014784c3d3f0_0_4, LS_0000014784c3d3f0_0_8, LS_0000014784c3d3f0_0_12;
LS_0000014784c3d3f0_1_4 .concat [ 4 4 4 4], LS_0000014784c3d3f0_0_16, LS_0000014784c3d3f0_0_20, LS_0000014784c3d3f0_0_24, LS_0000014784c3d3f0_0_28;
L_0000014784c3d3f0 .concat [ 16 16 0 0], LS_0000014784c3d3f0_1_0, LS_0000014784c3d3f0_1_4;
L_0000014784c3cdb0 .concat [ 16 32 0 0], L_0000014784c3cef0, L_0000014784c3d3f0;
L_0000014784c3c770 .arith/sum 48, L_0000014784c3d350, L_0000014784c3cdb0;
L_0000014784c3d030 .functor MUXZ 48, L_0000014784c3c770, L_0000014784c3bf50, L_0000014784bf3a40, C4<>;
L_0000014784c3c9f0 .functor MUXZ 48, L_0000014784c3d030, L_0000014784c3c270, L_0000014784bf2d90, C4<>;
L_0000014784c3d8f0 .part L_0000014784c3c9f0, 0, 32;
L_0000014784c3c090 .functor MUXZ 32, L_0000014784c3d7b0, L_0000014784c3d8f0, v0000014784be8890_0, C4<>;
L_0000014784c3d490 .functor MUXZ 32, L_0000014784bf3490, L_0000014784bf42a8, L_0000014784bf3340, C4<>;
L_0000014784c3c130 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf4380;
L_0000014784c3c4f0 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf43c8;
L_0000014784c3c450 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf4410;
L_0000014784c3d0d0 .concat [ 16 16 0 0], L_0000014784c3cef0, L_0000014784bf4458;
L_0000014784c3c1d0 .part L_0000014784c3cef0, 15, 1;
LS_0000014784c3c310_0_0 .concat [ 1 1 1 1], L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0;
LS_0000014784c3c310_0_4 .concat [ 1 1 1 1], L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0;
LS_0000014784c3c310_0_8 .concat [ 1 1 1 1], L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0;
LS_0000014784c3c310_0_12 .concat [ 1 1 1 1], L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0, L_0000014784c3c1d0;
L_0000014784c3c310 .concat [ 4 4 4 4], LS_0000014784c3c310_0_0, LS_0000014784c3c310_0_4, LS_0000014784c3c310_0_8, LS_0000014784c3c310_0_12;
L_0000014784c3d5d0 .concat [ 16 16 0 0], L_0000014784c3cef0, L_0000014784c3c310;
L_0000014784c3d710 .functor MUXZ 32, L_0000014784c3d5d0, L_0000014784c3d0d0, L_0000014784bf2cb0, C4<>;
L_0000014784c3d850 .concat [ 6 26 0 0], L_0000014784bf2280, L_0000014784bf44a0;
L_0000014784c3c590 .cmp/eq 32, L_0000014784c3d850, L_0000014784bf44e8;
L_0000014784c3c630 .cmp/eq 6, L_0000014784c3c6d0, L_0000014784bf4530;
L_0000014784c4ea10 .cmp/eq 6, L_0000014784c3c6d0, L_0000014784bf4578;
L_0000014784c4f730 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf45c0;
L_0000014784c4e150 .functor MUXZ 32, L_0000014784c3d710, L_0000014784bf4608, L_0000014784c4f730, C4<>;
L_0000014784c4f230 .functor MUXZ 32, L_0000014784c4e150, L_0000014784c3cc70, L_0000014784bf37a0, C4<>;
L_0000014784c4e010 .concat [ 6 26 0 0], L_0000014784bf2280, L_0000014784bf4650;
L_0000014784c4f050 .cmp/eq 32, L_0000014784c4e010, L_0000014784bf4698;
L_0000014784c4e330 .cmp/eq 6, L_0000014784c3c6d0, L_0000014784bf46e0;
L_0000014784c4e790 .cmp/eq 6, L_0000014784c3c6d0, L_0000014784bf4728;
L_0000014784c4f4b0 .cmp/eq 6, L_0000014784bf2280, L_0000014784bf4770;
L_0000014784c4f410 .functor MUXZ 32, L_0000014784bf2e00, v0000014784be8cf0_0, L_0000014784c4f4b0, C4<>;
L_0000014784c4e650 .functor MUXZ 32, L_0000014784c4f410, L_0000014784bf3ab0, L_0000014784bf30a0, C4<>;
S_0000014784b16430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014784b82ad0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014784bf3420 .functor NOT 1, v0000014784b7b310_0, C4<0>, C4<0>, C4<0>;
v0000014784b7aaf0_0 .net *"_ivl_0", 0 0, L_0000014784bf3420;  1 drivers
v0000014784b7a5f0_0 .net "in1", 31 0, L_0000014784bf3ab0;  alias, 1 drivers
v0000014784b79970_0 .net "in2", 31 0, L_0000014784c4f230;  alias, 1 drivers
v0000014784b79ab0_0 .net "out", 31 0, L_0000014784c4f9b0;  alias, 1 drivers
v0000014784b7b1d0_0 .net "s", 0 0, v0000014784b7b310_0;  alias, 1 drivers
L_0000014784c4f9b0 .functor MUXZ 32, L_0000014784c4f230, L_0000014784bf3ab0, L_0000014784bf3420, C4<>;
S_0000014784a369c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014784be80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000014784be80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000014784be8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000014784be8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000014784be8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000014784be81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000014784be81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014784be8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000014784be8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014784be8298 .param/l "j" 0 4 12, C4<000010>;
P_0000014784be82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014784be8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000014784be8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000014784be8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014784be83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000014784be83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014784be8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014784be8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000014784be8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000014784be84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000014784be8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000014784be8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000014784be8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000014784be85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000014784be85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014784be8618 .param/l "xori" 0 4 8, C4<001110>;
v0000014784b7a050_0 .var "ALUOp", 3 0;
v0000014784b7b310_0 .var "ALUSrc", 0 0;
v0000014784b7b3b0_0 .var "MemReadEn", 0 0;
v0000014784b79b50_0 .var "MemWriteEn", 0 0;
v0000014784b79510_0 .var "MemtoReg", 0 0;
v0000014784b7a9b0_0 .var "RegDst", 0 0;
v0000014784b795b0_0 .var "RegWriteEn", 0 0;
v0000014784b79d30_0 .net "funct", 5 0, L_0000014784c3c6d0;  alias, 1 drivers
v0000014784b79f10_0 .var "hlt", 0 0;
v0000014784b79650_0 .net "opcode", 5 0, L_0000014784bf2280;  alias, 1 drivers
v0000014784b79e70_0 .net "rst", 0 0, v0000014784bf1380_0;  alias, 1 drivers
E_0000014784b82910 .event anyedge, v0000014784b79e70_0, v0000014784b79650_0, v0000014784b79d30_0;
S_0000014784a36b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000014784b83250 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000014784bf3490 .functor BUFZ 32, L_0000014784c3db70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014784b79fb0_0 .net "Data_Out", 31 0, L_0000014784bf3490;  alias, 1 drivers
v0000014784b798d0 .array "InstMem", 0 1023, 31 0;
v0000014784b7a0f0_0 .net *"_ivl_0", 31 0, L_0000014784c3db70;  1 drivers
v0000014784b7a190_0 .net *"_ivl_3", 9 0, L_0000014784c3ca90;  1 drivers
v0000014784b7a370_0 .net *"_ivl_4", 11 0, L_0000014784c3c8b0;  1 drivers
L_0000014784bf4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014784b7a410_0 .net *"_ivl_7", 1 0, L_0000014784bf4260;  1 drivers
v0000014784b7a4b0_0 .net "addr", 31 0, v0000014784be8cf0_0;  alias, 1 drivers
v0000014784b7a550_0 .var/i "i", 31 0;
L_0000014784c3db70 .array/port v0000014784b798d0, L_0000014784c3c8b0;
L_0000014784c3ca90 .part v0000014784be8cf0_0, 0, 10;
L_0000014784c3c8b0 .concat [ 10 2 0 0], L_0000014784c3ca90, L_0000014784bf4260;
S_0000014784b14950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000014784bf2e00 .functor BUFZ 32, L_0000014784c3bd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014784bf3ab0 .functor BUFZ 32, L_0000014784c3c3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014784b7a870_0 .net *"_ivl_0", 31 0, L_0000014784c3bd70;  1 drivers
v0000014784b7a910_0 .net *"_ivl_10", 6 0, L_0000014784c3bff0;  1 drivers
L_0000014784bf4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014784b57f70_0 .net *"_ivl_13", 1 0, L_0000014784bf4338;  1 drivers
v0000014784b58dd0_0 .net *"_ivl_2", 6 0, L_0000014784c3beb0;  1 drivers
L_0000014784bf42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014784be8f70_0 .net *"_ivl_5", 1 0, L_0000014784bf42f0;  1 drivers
v0000014784be8bb0_0 .net *"_ivl_8", 31 0, L_0000014784c3c3b0;  1 drivers
v0000014784be9f10_0 .net "clk", 0 0, L_0000014784bf3880;  alias, 1 drivers
v0000014784bea370_0 .var/i "i", 31 0;
v0000014784be9dd0_0 .net "readData1", 31 0, L_0000014784bf2e00;  alias, 1 drivers
v0000014784bea410_0 .net "readData2", 31 0, L_0000014784bf3ab0;  alias, 1 drivers
v0000014784be9010_0 .net "readRegister1", 4 0, L_0000014784bf1e20;  alias, 1 drivers
v0000014784be9e70_0 .net "readRegister2", 4 0, L_0000014784c3cbd0;  alias, 1 drivers
v0000014784bea550 .array "registers", 31 0, 31 0;
v0000014784be9150_0 .net "rst", 0 0, v0000014784bf1380_0;  alias, 1 drivers
v0000014784bea4b0_0 .net "we", 0 0, v0000014784b795b0_0;  alias, 1 drivers
v0000014784be91f0_0 .net "writeData", 31 0, L_0000014784c4e1f0;  alias, 1 drivers
v0000014784be9790_0 .net "writeRegister", 4 0, L_0000014784c3d530;  alias, 1 drivers
E_0000014784b82950/0 .event negedge, v0000014784b79e70_0;
E_0000014784b82950/1 .event posedge, v0000014784be9f10_0;
E_0000014784b82950 .event/or E_0000014784b82950/0, E_0000014784b82950/1;
L_0000014784c3bd70 .array/port v0000014784bea550, L_0000014784c3beb0;
L_0000014784c3beb0 .concat [ 5 2 0 0], L_0000014784bf1e20, L_0000014784bf42f0;
L_0000014784c3c3b0 .array/port v0000014784bea550, L_0000014784c3bff0;
L_0000014784c3bff0 .concat [ 5 2 0 0], L_0000014784c3cbd0, L_0000014784bf4338;
S_0000014784b14ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000014784b14950;
 .timescale 0 0;
v0000014784b7a7d0_0 .var/i "i", 31 0;
S_0000014784afeda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000014784b83150 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000014784bf38f0 .functor NOT 1, v0000014784b7a9b0_0, C4<0>, C4<0>, C4<0>;
v0000014784be9fb0_0 .net *"_ivl_0", 0 0, L_0000014784bf38f0;  1 drivers
v0000014784be86b0_0 .net "in1", 4 0, L_0000014784c3cbd0;  alias, 1 drivers
v0000014784be9b50_0 .net "in2", 4 0, L_0000014784bf1880;  alias, 1 drivers
v0000014784bea050_0 .net "out", 4 0, L_0000014784c3d530;  alias, 1 drivers
v0000014784be90b0_0 .net "s", 0 0, v0000014784b7a9b0_0;  alias, 1 drivers
L_0000014784c3d530 .functor MUXZ 5, L_0000014784bf1880, L_0000014784c3cbd0, L_0000014784bf38f0, C4<>;
S_0000014784afef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014784b82b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014784bf2e70 .functor NOT 1, v0000014784b79510_0, C4<0>, C4<0>, C4<0>;
v0000014784bea0f0_0 .net *"_ivl_0", 0 0, L_0000014784bf2e70;  1 drivers
v0000014784be8750_0 .net "in1", 31 0, v0000014784be9330_0;  alias, 1 drivers
v0000014784be9c90_0 .net "in2", 31 0, v0000014784be9650_0;  alias, 1 drivers
v0000014784be93d0_0 .net "out", 31 0, L_0000014784c4e1f0;  alias, 1 drivers
v0000014784bea190_0 .net "s", 0 0, v0000014784b79510_0;  alias, 1 drivers
L_0000014784c4e1f0 .functor MUXZ 32, v0000014784be9650_0, v0000014784be9330_0, L_0000014784bf2e70, C4<>;
S_0000014784b44790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000014784b44920 .param/l "ADD" 0 9 12, C4<0000>;
P_0000014784b44958 .param/l "AND" 0 9 12, C4<0010>;
P_0000014784b44990 .param/l "NOR" 0 9 12, C4<0101>;
P_0000014784b449c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000014784b44a00 .param/l "SGT" 0 9 12, C4<0111>;
P_0000014784b44a38 .param/l "SLL" 0 9 12, C4<1000>;
P_0000014784b44a70 .param/l "SLT" 0 9 12, C4<0110>;
P_0000014784b44aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000014784b44ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000014784b44b18 .param/l "XOR" 0 9 12, C4<0100>;
P_0000014784b44b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000014784b44b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000014784bf47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014784be87f0_0 .net/2u *"_ivl_0", 31 0, L_0000014784bf47b8;  1 drivers
v0000014784be8c50_0 .net "opSel", 3 0, v0000014784b7a050_0;  alias, 1 drivers
v0000014784be9290_0 .net "operand1", 31 0, L_0000014784c4e650;  alias, 1 drivers
v0000014784be96f0_0 .net "operand2", 31 0, L_0000014784c4f9b0;  alias, 1 drivers
v0000014784be9330_0 .var "result", 31 0;
v0000014784be9470_0 .net "zero", 0 0, L_0000014784c4f0f0;  alias, 1 drivers
E_0000014784b82d90 .event anyedge, v0000014784b7a050_0, v0000014784be9290_0, v0000014784b79ab0_0;
L_0000014784c4f0f0 .cmp/eq 32, v0000014784be9330_0, L_0000014784bf47b8;
S_0000014784b2fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000014784bea670 .param/l "RType" 0 4 2, C4<000000>;
P_0000014784bea6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000014784bea6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014784bea718 .param/l "addu" 0 4 5, C4<100001>;
P_0000014784bea750 .param/l "and_" 0 4 5, C4<100100>;
P_0000014784bea788 .param/l "andi" 0 4 8, C4<001100>;
P_0000014784bea7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014784bea7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014784bea830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014784bea868 .param/l "j" 0 4 12, C4<000010>;
P_0000014784bea8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014784bea8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014784bea910 .param/l "lw" 0 4 8, C4<100011>;
P_0000014784bea948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014784bea980 .param/l "or_" 0 4 5, C4<100101>;
P_0000014784bea9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014784bea9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014784beaa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000014784beaa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000014784beaa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000014784beaad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014784beab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000014784beab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000014784beab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000014784beabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014784beabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000014784be8890_0 .var "PCsrc", 0 0;
v0000014784bea2d0_0 .net "funct", 5 0, L_0000014784c3c6d0;  alias, 1 drivers
v0000014784be89d0_0 .net "opcode", 5 0, L_0000014784bf2280;  alias, 1 drivers
v0000014784bea230_0 .net "operand1", 31 0, L_0000014784bf2e00;  alias, 1 drivers
v0000014784be8930_0 .net "operand2", 31 0, L_0000014784c4f9b0;  alias, 1 drivers
v0000014784be8a70_0 .net "rst", 0 0, v0000014784bf1380_0;  alias, 1 drivers
E_0000014784b82c10/0 .event anyedge, v0000014784b79e70_0, v0000014784b79650_0, v0000014784be9dd0_0, v0000014784b79ab0_0;
E_0000014784b82c10/1 .event anyedge, v0000014784b79d30_0;
E_0000014784b82c10 .event/or E_0000014784b82c10/0, E_0000014784b82c10/1;
S_0000014784b2ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000014784be8d90 .array "DataMem", 0 1023, 31 0;
v0000014784be9bf0_0 .net "address", 31 0, v0000014784be9330_0;  alias, 1 drivers
v0000014784be95b0_0 .net "clock", 0 0, L_0000014784bf31f0;  1 drivers
v0000014784be9830_0 .net "data", 31 0, L_0000014784bf3ab0;  alias, 1 drivers
v0000014784be9510_0 .var/i "i", 31 0;
v0000014784be9650_0 .var "q", 31 0;
v0000014784be8b10_0 .net "rden", 0 0, v0000014784b7b3b0_0;  alias, 1 drivers
v0000014784be98d0_0 .net "wren", 0 0, v0000014784b79b50_0;  alias, 1 drivers
E_0000014784b83450 .event posedge, v0000014784be95b0_0;
S_0000014784b28be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000014784b162a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000014784b82650 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000014784be8e30_0 .net "PCin", 31 0, L_0000014784c3c090;  alias, 1 drivers
v0000014784be8cf0_0 .var "PCout", 31 0;
v0000014784be9ab0_0 .net "clk", 0 0, L_0000014784bf3880;  alias, 1 drivers
v0000014784be8ed0_0 .net "rst", 0 0, v0000014784bf1380_0;  alias, 1 drivers
    .scope S_0000014784b2fe40;
T_0 ;
    %wait E_0000014784b82c10;
    %load/vec4 v0000014784be8a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014784be8890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014784be89d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000014784bea230_0;
    %load/vec4 v0000014784be8930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000014784be89d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000014784bea230_0;
    %load/vec4 v0000014784be8930_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000014784be89d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000014784be89d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000014784be89d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000014784bea2d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000014784be8890_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014784b28be0;
T_1 ;
    %wait E_0000014784b82950;
    %load/vec4 v0000014784be8ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014784be8cf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014784be8e30_0;
    %assign/vec4 v0000014784be8cf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014784a36b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014784b7a550_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014784b7a550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014784b7a550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %load/vec4 v0000014784b7a550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014784b7a550_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784b798d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000014784a369c0;
T_3 ;
    %wait E_0000014784b82910;
    %load/vec4 v0000014784b79e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000014784b79f10_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014784b79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014784b79510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014784b7b3b0_0, 0;
    %assign/vec4 v0000014784b7a9b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000014784b79f10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000014784b7a050_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000014784b7b310_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014784b795b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014784b79b50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014784b79510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014784b7b3b0_0, 0, 1;
    %store/vec4 v0000014784b7a9b0_0, 0, 1;
    %load/vec4 v0000014784b79650_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b79f10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %load/vec4 v0000014784b79d30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014784b7a9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b795b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b79510_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b79b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014784b7b310_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014784b7a050_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014784b14950;
T_4 ;
    %wait E_0000014784b82950;
    %fork t_1, S_0000014784b14ae0;
    %jmp t_0;
    .scope S_0000014784b14ae0;
t_1 ;
    %load/vec4 v0000014784be9150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014784b7a7d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014784b7a7d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014784b7a7d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784bea550, 0, 4;
    %load/vec4 v0000014784b7a7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014784b7a7d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014784bea4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000014784be91f0_0;
    %load/vec4 v0000014784be9790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784bea550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784bea550, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000014784b14950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014784b14950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014784bea370_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014784bea370_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000014784bea370_0;
    %ix/getv/s 4, v0000014784bea370_0;
    %load/vec4a v0000014784bea550, 4;
    %ix/getv/s 4, v0000014784bea370_0;
    %load/vec4a v0000014784bea550, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000014784bea370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014784bea370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000014784b44790;
T_6 ;
    %wait E_0000014784b82d90;
    %load/vec4 v0000014784be8c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %add;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %sub;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %and;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %or;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %xor;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %or;
    %inv;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000014784be9290_0;
    %load/vec4 v0000014784be96f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000014784be96f0_0;
    %load/vec4 v0000014784be9290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000014784be9290_0;
    %ix/getv 4, v0000014784be96f0_0;
    %shiftl 4;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000014784be9290_0;
    %ix/getv 4, v0000014784be96f0_0;
    %shiftr 4;
    %assign/vec4 v0000014784be9330_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014784b2ffd0;
T_7 ;
    %wait E_0000014784b83450;
    %load/vec4 v0000014784be8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014784be9bf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000014784be8d90, 4;
    %assign/vec4 v0000014784be9650_0, 0;
T_7.0 ;
    %load/vec4 v0000014784be98d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014784be9830_0;
    %ix/getv 3, v0000014784be9bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014784b2ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014784be9510_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000014784be9510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014784be9510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %load/vec4 v0000014784be9510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014784be9510_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014784be8d90, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000014784b2ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014784be9510_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000014784be9510_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000014784be9510_0;
    %load/vec4a v0000014784be8d90, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000014784be9510_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000014784be9510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014784be9510_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014784b162a0;
T_10 ;
    %wait E_0000014784b82950;
    %load/vec4 v0000014784bf2aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014784bf21e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014784bf21e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000014784bf21e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014784b743f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014784bf0e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014784bf1380_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014784b743f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000014784bf0e80_0;
    %inv;
    %assign/vec4 v0000014784bf0e80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014784b743f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014784bf1380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014784bf1380_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000014784bf14c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
