//
// Written by Synplify Pro 
// Product Version "R-2021.03LR-SP1"
// Program "Synplify Pro", Mapper "map202103lat, Build 074R"
// Tue Aug  9 11:41:23 2022
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/lucent/lifcl.v "
// file 1 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/lucent/pmi_def.v "
// file 2 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/vlog/hypermods.v "
// file 3 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/vlog/umr_capim.v "
// file 4 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/vlog/scemi_objects.v "
// file 5 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/vlog/scemi_pipes.svh "
// file 6 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_lifcl.v "
// file 7 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_addsub.v "
// file 8 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v "
// file 9 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_add.v "
// file 10 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/adder/rtl/lscc_adder.v "
// file 11 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_complex_mult.v "
// file 12 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v "
// file 13 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_counter.v "
// file 14 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/counter/rtl/lscc_cntr.v "
// file 15 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_distributed_dpram.v "
// file 16 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v "
// file 17 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_distributed_spram.v "
// file 18 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v "
// file 19 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_distributed_rom.v "
// file 20 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v "
// file 21 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_distributed_shift_reg.v "
// file 22 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v "
// file 23 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_fifo.v "
// file 24 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v "
// file 25 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_fifo_dc.v "
// file 26 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v "
// file 27 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_mac.v "
// file 28 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v "
// file 29 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_multaddsubsum.v "
// file 30 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v "
// file 31 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_multaddsub.v "
// file 32 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v "
// file 33 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_mult.v "
// file 34 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v "
// file 35 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_ram_dp.v "
// file 36 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v "
// file 37 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_ram_dp_be.v "
// file 38 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_ram_dp_true.v "
// file 39 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v "
// file 40 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_ram_dq.v "
// file 41 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v "
// file 42 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_ram_dq_be.v "
// file 43 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_rom.v "
// file 44 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/rom/rtl/lscc_rom.v "
// file 45 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/pmi_sub.v "
// file 46 "\/home/jacobb00/lscc/radiant/3.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v "
// file 47 "\/home/jacobb00/litex_try/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v "
// file 48 "\/home/jacobb00/litex_try/build/lattice_crosslink_nx_evn/gateware/lattice_crosslink_nx_evn.v "
// file 49 "\/home/jacobb00/lscc/radiant/3.1/synpbase/lib/nlconst.dat "
// file 50 "\/home/jacobb00/litex_try/build/lattice_crosslink_nx_evn/gateware/impl/syntmp/MULT18X18.v "
// file 51 "\/home/jacobb00/litex_try/build/lattice_crosslink_nx_evn/gateware/impl/syntmp/MULT18X36.v "

`timescale 100 ps/100 ps
module InstructionCache (
  dBusWishbone_DAT_MISO_regNext,
  dsp_split_kb_72_0,
  builder_count_1_2_13,
  builder_count_1_2_12,
  builder_count_1_2_11,
  builder_count_1_2_10,
  builder_count_1_2_8,
  builder_count_1_2_3,
  builder_count_1_2_0,
  lastStageRegFileWrite_payload_data,
  _zz_execute_SrcPlugin_addSub_3,
  builder_csr_bankarray_interface0_bank_bus_dat_r_6,
  main_basesoc_scratch_storage,
  decode_to_execute_INSTRUCTION_0_mod_0_fast_0,
  decode_to_execute_SRC2_CTRL_fast,
  decode_to_execute_INSTRUCTION_fast_1,
  decode_to_execute_INSTRUCTION_fast_0,
  decode_to_execute_INSTRUCTION_fast_8,
  IBusCachedPlugin_predictionJumpInterface_payload,
  decode_to_execute_INSTRUCTION_2,
  decode_to_execute_INSTRUCTION_3,
  decode_to_execute_INSTRUCTION_4,
  decode_to_execute_INSTRUCTION_6,
  decode_to_execute_INSTRUCTION_14,
  decode_to_execute_INSTRUCTION_15,
  decode_to_execute_INSTRUCTION_16,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_19,
  decode_to_execute_INSTRUCTION_20,
  decode_to_execute_INSTRUCTION_25,
  decode_to_execute_INSTRUCTION_26,
  decode_to_execute_INSTRUCTION_27,
  decode_to_execute_INSTRUCTION_28,
  decode_to_execute_INSTRUCTION_12,
  decode_to_execute_INSTRUCTION_13,
  decode_to_execute_INSTRUCTION_0,
  decode_to_execute_INSTRUCTION_29,
  decode_to_execute_INSTRUCTION_30,
  decode_to_execute_INSTRUCTION_1,
  dsp_join_kb_20_10,
  dsp_join_kb_20_18,
  dsp_join_kb_20_17,
  dsp_join_kb_20_16,
  dsp_join_kb_20_15,
  dsp_join_kb_20_14,
  dsp_join_kb_20_13,
  dsp_join_kb_20_12,
  dsp_join_kb_20_11,
  dsp_join_kb_20_3,
  dsp_join_kb_20_2,
  dsp_join_kb_20_1,
  dsp_join_kb_20_0,
  main_basesoc_timer_value_7_1,
  dsp_join_kb_25,
  un1_main_basesoc_uart_tx_fifo_level0_0,
  builder_csr_bankarray_interface3_bank_bus_dat_r,
  builder_csr_bankarray_interface2_bank_bus_dat_r,
  un1_main_basesoc_uart_rx_fifo_level0_0,
  lastStageRegFileWrite_payload_address,
  _zz_CsrPlugin_csrMapping_readDataInit,
  externalInterruptArray_regNext_0,
  dsp_join_kb_14,
  main_basesoc_tx_data_rs232phytx_next_value2,
  storage_dat1,
  builder_array_muxed1,
  main_basesoc_tx_count_rs232phytx_next_value0,
  main_basesoc_uart_pending_r,
  main_basesoc_rx_count_rs232phyrx_next_value0,
  dataCache_1_io_mem_cmd_s2mPipe_payload_address,
  dataCache_1_io_mem_cmd_rData_address,
  dataCache_1_io_mem_cmd_payload_address,
  main_basesoc_dbus_adr,
  dataCache_1_io_mem_cmd_s2mPipe_payload_mask,
  dataCache_1_io_mem_cmd_rData_mask,
  dataCache_1_io_mem_cmd_payload_mask,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_0,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_4,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_6,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_7,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_11,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_12,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_15,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_19,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_21,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_22,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_24,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_25,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_26,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_28,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_29,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_30,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_31,
  dataCache_1_io_mem_cmd_rData_data_0,
  dataCache_1_io_mem_cmd_rData_data_4,
  dataCache_1_io_mem_cmd_rData_data_6,
  dataCache_1_io_mem_cmd_rData_data_7,
  dataCache_1_io_mem_cmd_rData_data_11,
  dataCache_1_io_mem_cmd_rData_data_12,
  dataCache_1_io_mem_cmd_rData_data_15,
  dataCache_1_io_mem_cmd_rData_data_19,
  dataCache_1_io_mem_cmd_rData_data_21,
  dataCache_1_io_mem_cmd_rData_data_22,
  dataCache_1_io_mem_cmd_rData_data_24,
  dataCache_1_io_mem_cmd_rData_data_25,
  dataCache_1_io_mem_cmd_rData_data_26,
  dataCache_1_io_mem_cmd_rData_data_28,
  dataCache_1_io_mem_cmd_rData_data_29,
  dataCache_1_io_mem_cmd_rData_data_30,
  dataCache_1_io_mem_cmd_rData_data_31,
  dataCache_1_io_mem_cmd_payload_data_0,
  dataCache_1_io_mem_cmd_payload_data_4,
  dataCache_1_io_mem_cmd_payload_data_6,
  dataCache_1_io_mem_cmd_payload_data_7,
  dataCache_1_io_mem_cmd_payload_data_11,
  dataCache_1_io_mem_cmd_payload_data_12,
  dataCache_1_io_mem_cmd_payload_data_15,
  dataCache_1_io_mem_cmd_payload_data_19,
  dataCache_1_io_mem_cmd_payload_data_21,
  dataCache_1_io_mem_cmd_payload_data_22,
  dataCache_1_io_mem_cmd_payload_data_24,
  dataCache_1_io_mem_cmd_payload_data_25,
  dataCache_1_io_mem_cmd_payload_data_26,
  dataCache_1_io_mem_cmd_payload_data_28,
  dataCache_1_io_mem_cmd_payload_data_29,
  dataCache_1_io_mem_cmd_payload_data_30,
  dataCache_1_io_mem_cmd_payload_data_31,
  _zz_execute_MEMORY_STORE_DATA_RF_10,
  _zz_execute_MEMORY_STORE_DATA_RF_8,
  _zz_execute_MEMORY_STORE_DATA_RF_9,
  _zz_execute_MEMORY_STORE_DATA_RF_12,
  _zz_execute_MEMORY_STORE_DATA_RF_0,
  _zz_execute_MEMORY_STORE_DATA_RF_1,
  _zz_execute_MEMORY_STORE_DATA_RF_3,
  _zz_execute_MEMORY_STORE_DATA_RF_2,
  _zz_execute_MEMORY_STORE_DATA_RF_4,
  _zz_execute_MEMORY_STORE_DATA_RF_5,
  decode_to_execute_PC_0_0_mod_8,
  decode_to_execute_PC_0_0_mod_7,
  decode_to_execute_PC_0_0_mod_4,
  decode_to_execute_PC_0_0_mod_2,
  decode_to_execute_PC_0_0_mod_1,
  decode_to_execute_PC_0_0_mod_0,
  decode_to_execute_PC_mod,
  execute_RS2_0,
  execute_RS2_6,
  execute_RS2_10,
  execute_RS2_5,
  decode_to_execute_PC_0_mod_0_0,
  main_storage,
  main_chaser,
  main_basesoc_tx_data,
  execute_to_memory_ENV_CTRL_0,
  decode_to_execute_ENV_CTRL,
  memory_to_writeBack_INSTRUCTION_6,
  memory_to_writeBack_INSTRUCTION_5,
  memory_to_writeBack_INSTRUCTION_7,
  memory_to_writeBack_INSTRUCTION_21,
  memory_to_writeBack_INSTRUCTION_22,
  memory_to_writeBack_INSTRUCTION_3,
  memory_to_writeBack_INSTRUCTION_4,
  memory_to_writeBack_INSTRUCTION_1,
  memory_to_writeBack_INSTRUCTION_2,
  memory_to_writeBack_INSTRUCTION_0,
  HazardSimplePlugin_writeBackBuffer_payload_address,
  CsrPlugin_mtval,
  CsrPlugin_mcause_exceptionCode,
  CsrPlugin_mstatus_MPP,
  un1_main_basesoc_bus_errors_1_0,
  CsrPlugin_mepc,
  builder_csr_bankarray_interface1_bank_bus_dat_r,
  builder_csr_bankarray_interface0_bank_bus_dat_r,
  execute_to_memory_BRANCH_CALC,
  un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0,
  memory_to_writeBack_ENV_CTRL_0,
  dsp_join_kb_11,
  dsp_join_kb_12_0,
  dsp_join_kb_12_8,
  dsp_join_kb_12_4,
  dsp_join_kb_12_7,
  dsp_join_kb_12_2,
  dsp_join_kb_12_3,
  dsp_join_kb_12_1,
  dsp_split_kb_9,
  execute_MUL_HH_1,
  main_dataout1,
  main_dataout0,
  _zz_execute_SRC2_5_3,
  _zz_execute_SRC2_5_2,
  _zz_execute_SRC2_5_4,
  _zz_execute_SRC2_5_1,
  _zz_execute_SRC2_5_0,
  _zz_execute_SRC2_5_15,
  _zz_execute_SRC2_5_30,
  _zz_execute_SRC2_5_29,
  _zz_execute_SRC2_5_25,
  _zz_execute_SRC2_5_24,
  _zz_execute_SRC2_5_18,
  _zz_execute_SRC2_5_10,
  decode_to_execute_SRC2_CTRL,
  main_basesoc_tx_count,
  main_basesoc_rx_count,
  builder_array_muxed0,
  dataCache_1_io_mem_cmd_s2mPipe_rData_address,
  dataCache_1_io_mem_cmd_s2mPipe_rData_size_0,
  rom_dat0,
  memory_DivPlugin_div_result_mod_Q_4,
  memory_DivPlugin_div_result_mod_Q_3,
  memory_DivPlugin_div_result_mod_Q_27,
  memory_DivPlugin_div_result_mod_Q_5,
  memory_DivPlugin_div_result_mod_Q_26,
  memory_DivPlugin_div_result_mod_Q_30,
  memory_DivPlugin_div_result_mod_Q_31,
  memory_DivPlugin_div_result_mod_Q_29,
  memory_DivPlugin_div_result_mod_Q_1,
  memory_DivPlugin_div_result_mod_Q_28,
  memory_DivPlugin_div_result_mod_Q_0,
  memory_DivPlugin_div_result_mod_Q_2,
  execute_to_memory_SHIFT_RIGHT_31,
  execute_to_memory_SHIFT_RIGHT_4,
  execute_to_memory_SHIFT_RIGHT_3,
  execute_to_memory_SHIFT_RIGHT_27,
  execute_to_memory_SHIFT_RIGHT_5,
  execute_to_memory_SHIFT_RIGHT_26,
  execute_to_memory_SHIFT_RIGHT_30,
  execute_to_memory_SHIFT_RIGHT_29,
  execute_to_memory_SHIFT_RIGHT_1,
  execute_to_memory_SHIFT_RIGHT_28,
  execute_to_memory_SHIFT_RIGHT_0,
  execute_to_memory_SHIFT_RIGHT_2,
  decode_to_execute_SRC1_CTRL_fast,
  execute_RS1_0,
  un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0,
  execute_to_memory_REGFILE_WRITE_DATA_2,
  execute_to_memory_REGFILE_WRITE_DATA_29,
  execute_to_memory_REGFILE_WRITE_DATA_5,
  execute_to_memory_REGFILE_WRITE_DATA_4,
  execute_to_memory_REGFILE_WRITE_DATA_26,
  execute_to_memory_REGFILE_WRITE_DATA_27,
  execute_to_memory_REGFILE_WRITE_DATA_3,
  execute_to_memory_REGFILE_WRITE_DATA_28,
  execute_to_memory_REGFILE_WRITE_DATA_31,
  execute_to_memory_REGFILE_WRITE_DATA_30,
  execute_to_memory_REGFILE_WRITE_DATA_1,
  execute_to_memory_REGFILE_WRITE_DATA_0,
  dsp_join_kb_9_fast_0,
  builder_shared_dat_r,
  main_basesoc_rx_source_payload_data,
  main_basesoc_rx_data,
  dsp_join_kb_18,
  un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0,
  builder_slave_sel_r,
  _zz_decode_RS2_1_2,
  _zz_decode_RS2_1_29,
  _zz_decode_RS2_1_5,
  _zz_decode_RS2_1_4,
  _zz_decode_RS2_1_26,
  _zz_decode_RS2_1_27,
  _zz_decode_RS2_1_3,
  _zz_decode_RS2_1_28,
  _zz_decode_RS2_1_0,
  _zz_decode_RS2_1_31,
  _zz_decode_RS2_1_30,
  _zz_decode_RS2_1_1,
  execute_to_memory_REGFILE_WRITE_DATA_m_0,
  _zz_decode_RS2_1_0_iv_0_26,
  _zz_decode_RS2_1_0_iv_0_27,
  _zz_decode_RS2_1_0_iv_0_0,
  execute_to_memory_SHIFT_RIGHT_m_0,
  execute_FullBarrelShifterPlugin_reversed_21,
  execute_FullBarrelShifterPlugin_reversed_0,
  main_basesoc_timer_reload_storage,
  N_792_0,
  dsp_join_kb_2_0,
  _zz_execute_SRC1,
  CsrPlugin_csrMapping_readDataInit_8,
  CsrPlugin_csrMapping_readDataInit_1,
  CsrPlugin_csrMapping_readDataInit_0,
  builder_basesoc_adr_8,
  builder_basesoc_adr_2,
  builder_basesoc_adr_3,
  builder_basesoc_adr_4,
  builder_basesoc_adr_5,
  builder_basesoc_adr_0,
  builder_basesoc_adr_1,
  builder_slave_sel_2_0,
  builder_count_r_3,
  builder_count_r_0,
  decode_to_execute_BRANCH_CTRL_mod_Q_0,
  main_basesoc_timer_value_7,
  dsp_join_kb,
  CsrPlugin_mtvec_base,
  builder_slave_sel_r_r_0_a2_0,
  builder_csr_bankarray_dat_r,
  _zz_decode_RS2,
  execute_SrcPlugin_addSub,
  decode_to_execute_ALU_CTRL,
  memory_to_writeBack_REGFILE_WRITE_DATA,
  CsrPlugin_mepc_7,
  _zz_CsrPlugin_csrMapping_writeDataSignal,
  _zz_dBus_cmd_ready,
  memory_to_writeBack_PC,
  _zz_dBus_cmd_ready_5_1,
  CsrPlugin_mstatus_MPP_10_iv_i,
  CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3,
  CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0,
  decode_INSTRUCTION_ANTICIPATED,
  main_basesoc_ibus_adr_1,
  main_basesoc_ibus_adr_0,
  main_basesoc_ibus_adr_10,
  main_basesoc_ibus_adr_13,
  main_basesoc_ibus_adr_2,
  CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0,
  N_443_0,
  _zz_execute_SHIFT_RIGHT_1,
  main_basesoc_reset_storage,
  main_basesoc_uart_enable_storage,
  storage_1_dat1,
  builder_csr_bankarray_interface2_bank_bus_dat_r_11,
  main_basesoc_timer_value_status,
  builder_csr_bankarray_interface3_bank_bus_dat_r_11,
  _zz_execute_SRC1_0_iv_RNIB4PQ2_0,
  _zz_execute_SRC1_0_iv_RNITNA53_0,
  _zz_execute_SRC1_0_iv_RNISU3R2_0,
  _zz_execute_SRC1_0_iv_RNILDOQ2_0,
  _zz_execute_SRC1_0_iv_RNIEAQB3_0,
  _zz_execute_SRC1_0_iv_RNI93S73_0,
  IBusCachedPlugin_fetchPc_pc_6_0_0,
  dsp_split_kb_3_43,
  dsp_split_kb_3_37_0_0,
  dsp_split_kb_3_41_0,
  dsp_split_kb_3_35_0_0,
  dsp_split_kb_3_33_0_0,
  dsp_split_kb_3_31_0_0,
  dsp_split_kb_3_39_0,
  dsp_split_kb_3_29_0_0,
  dsp_split_kb_3_27_0_0,
  dsp_split_kb_0_0_14_0,
  dsp_split_kb_1_0_4_0,
  io_cpu_fetch_data_regNextWhen_0_0_mod_Q,
  dsp_join_kb_3,
  IBusCachedPlugin_cache_io_cpu_decode_data,
  dsp_join_kb_5_4,
  sys_clk_0,
  dataCache_1_io_cpu_writeBack_data_15,
  dataCache_1_io_cpu_writeBack_data_0,
  dataCache_1_io_cpu_writeBack_data_16,
  dataCache_1_io_cpu_writeBack_data_8,
  dataCache_1_io_cpu_writeBack_data_24,
  dataCache_1_io_cpu_writeBack_data_1,
  dataCache_1_io_cpu_writeBack_data_17,
  dataCache_1_io_cpu_writeBack_data_9,
  dataCache_1_io_cpu_writeBack_data_25,
  dataCache_1_io_cpu_writeBack_data_3,
  dataCache_1_io_cpu_writeBack_data_19,
  dataCache_1_io_cpu_writeBack_data_11,
  dataCache_1_io_cpu_writeBack_data_27,
  dataCache_1_io_cpu_writeBack_data_5,
  dataCache_1_io_cpu_writeBack_data_21,
  dataCache_1_io_cpu_writeBack_data_14,
  dataCache_1_io_cpu_writeBack_data_18,
  dataCache_1_io_cpu_writeBack_data_20,
  dataCache_1_io_cpu_writeBack_data_22,
  dataCache_1_io_cpu_writeBack_data_23,
  dataCache_1_io_cpu_writeBack_data_26,
  dataCache_1_io_cpu_writeBack_data_28,
  dataCache_1_io_cpu_writeBack_data_13,
  _zz_decode_RS2_2,
  decode_to_execute_SRC1_CTRL,
  decode_to_execute_ALU_BITWISE_CTRL_0,
  stageB_dataReadRsp_0_0,
  stageB_dataReadRsp_0_16,
  stageB_dataReadRsp_0_9,
  stageB_dataReadRsp_0_25,
  stageB_dataReadRsp_0_1,
  stageB_dataReadRsp_0_17,
  stageB_dataReadRsp_0_13,
  stageB_dataReadRsp_0_29,
  stageB_dataReadRsp_0_5,
  stageB_dataReadRsp_0_21,
  stageB_dataReadRsp_0_15,
  stageB_dataReadRsp_0_31,
  stageB_dataReadRsp_0_7,
  stageB_dataReadRsp_0_23,
  dsp_join_kb_9_0,
  builder_slave_sel_2_0_a2_0_8_0,
  decode_to_execute_INSTRUCTION_mod_Q,
  decode_to_execute_INSTRUCTION_0_mod_0_Q_0,
  decode_to_execute_INSTRUCTION_0_mod_1_Q,
  decode_to_execute_INSTRUCTION_0_mod_Q,
  _zz_writeBack_DBusCachedPlugin_rspShifted_0,
  _zz_writeBack_DBusCachedPlugin_rspShifted_5,
  decode_to_execute_SHIFT_CTRL,
  execute_to_memory_SHIFT_CTRL,
  loader_counter_valueNext,
  loader_counter_value,
  io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0,
  io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0,
  dsp_join_kb_6_2,
  dsp_join_kb_8,
  dsp_join_kb_7,
  dsp_join_kb_0,
  main_basesoc_dbus_dat_w,
  _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0,
  io_cpu_fetch_data_regNextWhen_RNIRT34_0,
  _zz__zz_decode_IS_RS2_SIGNED_121_0,
  dsp_join_kb_4,
  io_cpu_fetch_data_regNextWhen_0_0_mod_i_0,
  N_137_i,
  N_1219_i,
  N_120_i,
  N_121_i,
  N_1218_i,
  N_123_i,
  N_124_i,
  execute_CsrPlugin_csr_4032_2,
  execute_CsrPlugin_csr_3008_2,
  stageB_unaligned,
  un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3,
  N_3960_rep2,
  N_3960_rep1,
  N_3960_fast,
  N_1210_i_rep2,
  N_1210_i_rep1,
  N_1210_i_fast,
  builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso,
  execute_BRANCH_DO_1z,
  N_717,
  N_1007,
  IBusCachedPlugin_fetchPc_pc_cry_5_0_S0,
  N_1010,
  IBusCachedPlugin_fetchPc_pc_cry_7_0_S1,
  N_1005,
  IBusCachedPlugin_fetchPc_pc_cry_3_0_S0,
  dsp_split_kb_38,
  IBusCachedPlugin_fetchPc_pc_cry_0_0_S1,
  N_1011,
  IBusCachedPlugin_fetchPc_pc_cry_9_0_S0,
  N_1009,
  IBusCachedPlugin_fetchPc_pc_cry_7_0_S0,
  N_5210,
  IBusCachedPlugin_fetchPc_pc_cry_5_0_S1,
  N_1006,
  IBusCachedPlugin_fetchPc_pc_cry_3_0_S1,
  N_1003,
  IBusCachedPlugin_fetchPc_pc_cry_1_0_S0,
  N_5209,
  IBusCachedPlugin_fetchPc_pc_cry_1_0_S1,
  DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z,
  main_basesoc_uart_tx_fifo_syncfifo_re_1z,
  execute_CsrPlugin_csr_834_2_1z,
  builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z,
  builder_csr_bankarray_csrbank3_sel_a0_a0_3_4,
  when_Pipeline_l151_2_1z,
  builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0,
  memory_to_writeBack_REGFILE_WRITE_VALID,
  main_basesoc_rx_tick_0_1z,
  un5_main_basesoc_rx_phase_cry_31,
  main_basesoc_tx_tick_0_1z,
  un5_main_basesoc_tx_phase_cry_31,
  un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z,
  _zz_memory_DivPlugin_rs2_1z,
  decode_to_execute_IS_RS1_SIGNED,
  main_basesoc_timer_pending_re,
  main_basesoc_timer_pending_r,
  main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z,
  main_basesoc_timer_irq_1z,
  main_basesoc_timer_enable_storage,
  main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z,
  main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z,
  main_basesoc_uart_pending_re,
  dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z,
  dataCache_1_io_mem_cmd_rValid,
  dataCache_1_io_mem_cmd_rData_wr,
  builder_grant_fast,
  N_723,
  N_724,
  N_729,
  decode_to_execute_SRC2_CTRL_1_rep1,
  N_732,
  decode_to_execute_SRC2_CTRL_1_rep2,
  N_722,
  N_728,
  N_727,
  N_718,
  user_led13_c,
  user_led12_c,
  user_led11_c,
  user_led10_c,
  user_led9_c,
  user_led8_c,
  user_led7_c,
  user_led6_c,
  user_led5_c,
  user_led4_c,
  user_led3_c,
  user_led2_c,
  user_led1_c,
  user_led0_c,
  main_mode,
  N_721,
  N_719,
  main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z,
  builder_count_1,
  execute_CsrPlugin_csr_836,
  CsrPlugin_mie_MTIE,
  dsp_split_kb_28,
  CsrPlugin_pipelineLiberator_pcValids_2,
  execute_CsrPlugin_csr_834,
  main_basesoc_reset_re,
  un1__zz__zz_decode_IS_RS2_SIGNED_44_1z,
  main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z,
  serial_tx_4,
  main_basesoc_uart_irq_1z,
  _zz_when_CsrPlugin_l952_1_i_1z,
  HazardSimplePlugin_writeBackBuffer_valid,
  decode_to_execute_MEMORY_MANAGMENT,
  stageB_flusher_waitDone,
  un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z,
  execute_CsrPlugin_csr_3264,
  execute_CsrPlugin_csr_835,
  main_basesoc_tx_tick,
  main_basesoc_rx_tick,
  un1_main_basesoc_uart_rx_fifo_level0,
  un1_IBusCachedPlugin_cache_io_cpu_decode_data_21,
  N_1131,
  N_1146,
  IBusCachedPlugin_injector_nextPcCalc_valids_1,
  un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z,
  CO0_0_0,
  CO0_0,
  decode_to_execute_SRC1_CTRL_1_rep2,
  decode_to_execute_SRC1_CTRL_0_rep2,
  _zz_dBus_cmd_ready_5_0,
  when_MulDivIterativePlugin_l128_1z,
  _zz_decode_RS2_1_1_sqmuxa_1z,
  execute_CsrPlugin_csr_835_2_1z,
  execute_CsrPlugin_csr_833_2_1z,
  execute_CsrPlugin_csr_773_2_1z,
  execute_CsrPlugin_csr_772_2_1z,
  execute_CsrPlugin_csr_836_2_1z,
  execute_CsrPlugin_csr_768_2_1z,
  execute_CsrPlugin_csr_4032,
  decode_RS2_0_sqmuxa_1z,
  decode_RS1_0_sqmuxa_1z,
  decode_RS1_0_sqmuxa_3_1z,
  un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z,
  decode_RS2_0_sqmuxa_3_1z,
  un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i,
  un1_main_basesoc_uart_tx_fifo_level0,
  un10__zz__zz_decode_IS_RS2_SIGNED_10_i,
  N_66,
  decode_to_execute_SRC2_CTRL_0_rep1,
  dsp_join_kb_9_5_rep1,
  decode_to_execute_SRC1_CTRL_1_rep1,
  decode_to_execute_SRC1_CTRL_0_rep1,
  main_basesoc_uart_rx_fifo_syncfifo_re_1z,
  CsrPlugin_interrupt_valid_7_1z,
  un1_CsrPlugin_interrupt_valid21_1z,
  CsrPlugin_hadException,
  dsp_join_kb_9_5_rep2,
  decode_to_execute_SRC_USE_SUB_LESS,
  N_4148,
  un4__zz__zz_decode_IS_RS2_SIGNED_64_i,
  N_3480,
  execute_CsrPlugin_csr_3264_2,
  main_basesoc_uart_rx_fifo_wrport_we_1z,
  builder_grant_rep2,
  loader_valid_regNext,
  io_cpu_redo_0_sqmuxa_1,
  un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z,
  un11_decode_CSR_WRITE_OPCODE_i,
  un4__zz__zz_decode_IS_RS2_SIGNED_17_i,
  builder_basesoc_rs232phytx_state,
  _zz_decode_RS2_1_0_sqmuxa_1z,
  when_DBusCachedPlugin_l458_i_1z,
  when_DataCache_l980,
  N_6_mux,
  when_DBusCachedPlugin_l458_537_1z,
  N_1210_i,
  main_basesoc_bus_errors_0_sqmuxa_1z,
  when_HazardSimplePlugin_l57_2_1z,
  un4__zz__zz_decode_IS_RS2_SIGNED_77_i,
  N_4059_i,
  main_wren0,
  main_basesoc_timer_value_7_0_0,
  main_wren0_0_a2_1_0_1z,
  when_DBusCachedPlugin_l458_RNIT1AA1_1z,
  builder_done_1z,
  main_wren1,
  main_basesoc_ram_bus_ack_r_1z,
  main_basesoc_ram_bus_ack,
  N_56,
  N_52,
  IBusCachedPlugin_decodeExceptionPort_valid_1z,
  execute_CsrPlugin_csr_768,
  builder_count_1_cry_11_0_S1,
  builder_count_1_cry_15_0_S0,
  execute_arbitration_isStuck_i,
  memory_DivPlugin_rs1_0_sqmuxa,
  execute_SrcPlugin_less,
  execute_BranchPlugin_eq,
  builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z,
  main_basesoc_timer_en_storage,
  builder_basesoc_next_state_1_sqmuxa_1_1z,
  N_103,
  main_bus_ack_r_0_a2_1z,
  main_bus_ack,
  N_1212,
  builder_csr_bankarray_sel_r_r_0_a2_1z,
  iBusWishbone_STB_RNIBI961_1z,
  m71,
  N_152_i,
  builder_wait,
  N_55,
  N_48,
  CsrPlugin_mie_MSIE_0_sqmuxa_1z,
  execute_CsrPlugin_csr_772,
  _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z,
  execute_CsrPlugin_csr_3008,
  decode_to_execute_CSR_WRITE_OPCODE,
  builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z,
  IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z,
  dataCache_1_io_cpu_writeBack_unalignedAccess,
  dataCache_1_io_cpu_writeBack_accessError,
  dataCache_1_io_cpu_redo,
  main_m1_e_0_1,
  builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0,
  builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z,
  main_bus_ack_r_0_o2_RNILKOR1_1z,
  N_175,
  builder_slave_sel_r_r_0_a2_0_out,
  main_bus_ack_r_0_o2_RNIONOR1_1z,
  N_167,
  N_2590,
  N_2622,
  N_2654,
  N_2686,
  N_2718,
  N_2750,
  N_2782,
  N_2814,
  N_2846,
  N_2878,
  N_2910,
  N_2942,
  N_2974,
  N_3006,
  DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z,
  DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z,
  N_3422,
  N_3102,
  iBusWishbone_STB_RNI5OKN_1z,
  main_basesoc_ibus_cyc,
  _zz_dBus_rsp_valid_2_1z,
  main_basesoc_dbus_we,
  lastStageRegFileWrite_valid_2_1z,
  CsrPlugin_mstatus_MPIE_10,
  CsrPlugin_mstatus_MIE_10,
  CsrPlugin_mstatus_MPIE,
  dataCache_1_io_mem_cmd_s2mPipe_ready_i,
  main_basesoc_dbus_cyc,
  CsrPlugin_mepc_1_sqmuxa_i_1z,
  execute_CsrPlugin_writeEnable_1z,
  execute_CsrPlugin_csr_833,
  CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z,
  when_CsrPlugin_l1019_1z,
  N_32,
  N_59,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode,
  IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z,
  CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack,
  IBusCachedPlugin_fetchPc_pc_cry_25_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_23_0_S1,
  IBusCachedPlugin_fetchPc_pc_s_29_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_23_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_27_0_S1,
  IBusCachedPlugin_fetchPc_pc_cry_27_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_25_0_S1,
  IBusCachedPlugin_fetchPc_pc_cry_15_0_S1,
  IBusCachedPlugin_fetchPc_pc_cry_21_0_S1,
  IBusCachedPlugin_fetchPc_pc_cry_15_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_21_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_19_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_13_0_S1,
  IBusCachedPlugin_fetchPc_pc_cry_17_0_S0,
  IBusCachedPlugin_fetchPc_pc_cry_17_0_S1,
  IBusCachedPlugin_fetchPc_pc_cry_19_0_S1,
  writeBack_arbitration_isValid_5_1z,
  when_Pipeline_l151_1_1z,
  when_Pipeline_l124_2_1z,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z,
  CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i,
  dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z,
  dataCache_1_io_mem_cmd_valid,
  dataCache_1_io_mem_cmd_s2mPipe_ready_1z,
  iBusWishbone_STB_sx_RNIHJN21_1z,
  N_2537_i,
  N_5212,
  N_1018,
  N_1021,
  N_5213,
  N_1022,
  N_1027,
  N_1026,
  N_5215,
  N_1030,
  N_5214,
  N_1023,
  N_1019,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
  memory_arbitration_isValid_5_1z,
  N_1025,
  N_1017,
  N_1031,
  N_1029,
  builder_csr_bankarray_csrbank2_reload0_re_1z,
  when_Pipeline_l151_1z,
  memory_to_writeBack_MEMORY_WR,
  DBusCachedPlugin_exceptionBus_valid_1z,
  N_1015,
  IBusCachedPlugin_fetchPc_pc_cry_13_0_S0,
  execute_arbitration_isValid_5_1z,
  N_1014,
  IBusCachedPlugin_fetchPc_pc_cry_11_0_S1,
  N_1013,
  IBusCachedPlugin_fetchPc_pc_cry_11_0_S0,
  N_5211,
  IBusCachedPlugin_fetchPc_pc_cry_9_0_S1,
  builder_csr_bankarray_interface2_bank_bus_dat_r24,
  builder_csr_bankarray_interface2_bank_bus_dat_r23,
  IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i,
  N_122_0,
  dsp_split_kb_1,
  builder_csr_bankarray_interface2_bank_bus_dat_r20,
  builder_csr_bankarray_interface0_bank_bus_dat_r9,
  builder_csr_bankarray_csrbank3_ev_enable0_re_1z,
  builder_csr_bankarray_interface2_bank_bus_dat_r21_2,
  builder_csr_bankarray_interface2_bank_bus_dat_r22_1,
  builder_basesoc_we,
  when_Fetcher_l158_1z,
  IBusCachedPlugin_fetchPc_booted,
  builder_csr_bankarray_csrbank2_sel_1z,
  builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i,
  builder_csr_bankarray_interface0_bank_bus_dat_r10_1,
  builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z,
  N_121_0,
  main_storage_0_sqmuxa_1z,
  sys_rst,
  builder_csr_bankarray_csrbank1_out0_re_1z,
  when_CsrPlugin_l985_i,
  builder_csr_bankarray_interface0_bank_bus_dat_r8,
  builder_csr_bankarray_csrbank0_sel_2,
  builder_csr_bankarray_csrbank0_sel_1_1z,
  builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa,
  builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa,
  IBusCachedPlugin_fetchPc_output_fire_1_1z,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z,
  CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z,
  execute_arbitration_isStuck_1z,
  IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z,
  CsrPlugin_interrupt_valid,
  builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa,
  _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i,
  CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z,
  builder_csr_bankarray_csrbank3_sel,
  execute_BranchPlugin_eq_0_I_32_1z,
  execute_BranchPlugin_eq_0_I_56_1z,
  execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z,
  builder_csr_bankarray_interface0_bank_bus_dat_r10,
  dsp_split_kb_38_0,
  un1_sys_rst_1z,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5,
  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
  N_63,
  N_88_0,
  N_97_0,
  N_91_0,
  N_93_0,
  N_85_0,
  N_95_0,
  N_64,
  N_89_0,
  N_81_0,
  N_62,
  N_58,
  N_754,
  N_753,
  N_752,
  N_751,
  N_28,
  N_766,
  N_768,
  N_769,
  N_771,
  N_775,
  N_776,
  N_759,
  N_758,
  N_757,
  N_756,
  N_755,
  N_765,
  N_763,
  N_762,
  when_CsrPlugin_l1180,
  N_26,
  stageB_mmuRsp_isIoAccess_rep1,
  stageB_mmuRsp_isIoAccess,
  decode_to_execute_PREDICTION_HAD_BRANCHED2,
  dsp_split_kb_11,
  _zz_decode_RS2_2_sn_N_4,
  N_27,
  N_29,
  un2_execute_FullBarrelShifterPlugin_reversed,
  N_4084_1_i,
  un1_CsrPlugin_interrupt_valid21_i_1z,
  CsrPlugin_mie_MSIE,
  CsrPlugin_mip_MSIP,
  _zz_when_CsrPlugin_l952_2,
  _zz_iBus_rsp_valid,
  decodeStage_hit_error_RNIVE5V_1z,
  execute_to_memory_BRANCH_DO,
  N_862,
  N_929,
  N_863,
  N_864,
  N_931,
  N_865,
  N_932,
  N_866,
  N_933,
  N_867,
  N_868,
  N_935,
  N_869,
  N_872,
  N_939,
  N_873,
  N_940,
  N_875,
  N_942,
  N_876,
  N_943,
  N_877,
  N_944,
  N_879,
  N_946,
  N_880,
  N_947,
  N_882,
  N_949,
  N_883,
  N_950,
  N_884,
  N_951,
  N_885,
  N_952,
  DBusCachedPlugin_exceptionBus_valid_5_1z,
  when_MulPlugin_l147_1z,
  _zz_7,
  N_936,
  N_934,
  N_930,
  _zz_decode_RS2_2_sn_N_2,
  dataCache_1_io_cpu_writeBack_isValid_1z,
  N_856,
  N_855,
  N_857,
  N_858,
  N_859,
  N_860,
  memory_to_writeBack_IS_MUL,
  N_861,
  _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2,
  memory_DivPlugin_accumulator_2_sqmuxa_i,
  builder_m2_0_a2_2,
  memory_arbitration_isStuck_i,
  when_DBusCachedPlugin_l458_RNIASQQ_1z,
  memory_DivPlugin_div_done,
  when_DBusCachedPlugin_l458_1z,
  decode_to_execute_INSTRUCTION_13_rep1,
  decode_to_execute_MEMORY_WR,
  N_894,
  N_893,
  N_892,
  N_4151_mux,
  N_890,
  N_889,
  N_888,
  memory_to_writeBack_MEMORY_ENABLE,
  writeBack_arbitration_isValid,
  decode_RS1_0_sqmuxa_1_1z,
  when_HazardSimplePlugin_l48_1_NE,
  decode_RS2_0_sqmuxa_1_1z,
  execute_to_memory_REGFILE_WRITE_VALID,
  execute_to_memory_BYPASSABLE_MEMORY_STAGE,
  when_HazardSimplePlugin_l51_1_NE,
  decode_RS1_0_sqmuxa_2_1z,
  when_HazardSimplePlugin_l48_2_NE,
  decode_RS2_0_sqmuxa_2_1z,
  decode_to_execute_REGFILE_WRITE_VALID,
  decode_to_execute_BYPASSABLE_EXECUTE_STAGE,
  when_HazardSimplePlugin_l51_2_NE,
  N_1209_i,
  un4__zz__zz_decode_IS_RS2_SIGNED_7_i,
  _zz_decode_RS2_1_2_sqmuxa_1z,
  execute_to_memory_IS_DIV,
  memory_arbitration_isValid,
  BranchPlugin_branchExceptionPort_valid_1z,
  main_cs06,
  builder_grant_rep1,
  CsrPlugin_interrupt_code_0_sqmuxa_1z,
  CsrPlugin_mie_MEIE,
  CsrPlugin_mip_MEIP,
  CsrPlugin_mstatus_MIE,
  N_3957,
  _zz_decode_RS2_sn_N_5,
  N_20,
  main_basesoc_uart_rx_trigger_d,
  main_basesoc_uart_rx_pending,
  N_92,
  main_basesoc_uart_rx_fifo_readable,
  N_136,
  main_basesoc_timer_zero_trigger_1z,
  main_basesoc_timer_zero_trigger_d,
  main_basesoc_timer_zero_pending,
  N_100,
  main_basesoc_uart_tx_trigger_d,
  un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z,
  main_basesoc_uart_tx_pending,
  builder_csr_bankarray_sel_r,
  N_148,
  main_basesoc_uart_tx_fifo_readable,
  _zz_decode_RS2_sn_N_4,
  decode_to_execute_IS_CSR,
  execute_arbitration_isValid,
  decode_to_execute_INSTRUCTION_12_rep1,
  _zz_dBus_rsp_valid,
  dataCache_1_io_cpu_execute_refilling,
  builder_basesoc_state,
  IBusCachedPlugin_injector_nextPcCalc_valids_0,
  N_110,
  builder_regs1,
  main_basesoc_rx_rx_d,
  builder_basesoc_rs232phyrx_state,
  main_basesoc_dbus_ack_i_a2_RNIJJQI_1z,
  N_1221,
  builder_grant,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid,
  N_3958_fast,
  N_3958_rep1,
  N_3958_rep2,
  N_3959_fast,
  N_3959_rep1,
  N_3959_rep2
)
;
input [31:0] dBusWishbone_DAT_MISO_regNext ;
input [18:0] dsp_split_kb_72_0 ;
input builder_count_1_2_13 ;
input builder_count_1_2_12 ;
input builder_count_1_2_11 ;
input builder_count_1_2_10 ;
input builder_count_1_2_8 ;
input builder_count_1_2_3 ;
input builder_count_1_2_0 ;
output [31:0] lastStageRegFileWrite_payload_data ;
output [30:0] _zz_execute_SrcPlugin_addSub_3 ;
output [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r_6 ;
input [31:0] main_basesoc_scratch_storage ;
input decode_to_execute_INSTRUCTION_0_mod_0_fast_0 ;
input [1:0] decode_to_execute_SRC2_CTRL_fast ;
input decode_to_execute_INSTRUCTION_fast_1 ;
input decode_to_execute_INSTRUCTION_fast_0 ;
input decode_to_execute_INSTRUCTION_fast_8 ;
input [31:2] IBusCachedPlugin_predictionJumpInterface_payload ;
input decode_to_execute_INSTRUCTION_2 ;
input decode_to_execute_INSTRUCTION_3 ;
input decode_to_execute_INSTRUCTION_4 ;
input decode_to_execute_INSTRUCTION_6 ;
input decode_to_execute_INSTRUCTION_14 ;
input decode_to_execute_INSTRUCTION_15 ;
input decode_to_execute_INSTRUCTION_16 ;
input decode_to_execute_INSTRUCTION_17 ;
input decode_to_execute_INSTRUCTION_18 ;
input decode_to_execute_INSTRUCTION_19 ;
input decode_to_execute_INSTRUCTION_20 ;
input decode_to_execute_INSTRUCTION_25 ;
input decode_to_execute_INSTRUCTION_26 ;
input decode_to_execute_INSTRUCTION_27 ;
input decode_to_execute_INSTRUCTION_28 ;
input decode_to_execute_INSTRUCTION_12 ;
input decode_to_execute_INSTRUCTION_13 ;
input decode_to_execute_INSTRUCTION_0 ;
input decode_to_execute_INSTRUCTION_29 ;
input decode_to_execute_INSTRUCTION_30 ;
input decode_to_execute_INSTRUCTION_1 ;
output dsp_join_kb_20_10 ;
output dsp_join_kb_20_18 ;
output dsp_join_kb_20_17 ;
output dsp_join_kb_20_16 ;
output dsp_join_kb_20_15 ;
output dsp_join_kb_20_14 ;
output dsp_join_kb_20_13 ;
output dsp_join_kb_20_12 ;
output dsp_join_kb_20_11 ;
output dsp_join_kb_20_3 ;
output dsp_join_kb_20_2 ;
output dsp_join_kb_20_1 ;
output dsp_join_kb_20_0 ;
input [31:1] main_basesoc_timer_value_7_1 ;
input [19:1] dsp_join_kb_25 ;
input [4:1] un1_main_basesoc_uart_tx_fifo_level0_0 ;
input [7:0] builder_csr_bankarray_interface3_bank_bus_dat_r ;
input [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r ;
input [4:1] un1_main_basesoc_uart_rx_fifo_level0_0 ;
output [4:1] lastStageRegFileWrite_payload_address ;
input [30:1] _zz_CsrPlugin_csrMapping_readDataInit ;
input externalInterruptArray_regNext_0 ;
input [15:0] dsp_join_kb_14 ;
output [7:0] main_basesoc_tx_data_rs232phytx_next_value2 ;
input [7:0] storage_dat1 ;
output [31:0] builder_array_muxed1 ;
output [3:1] main_basesoc_tx_count_rs232phytx_next_value0 ;
input [1:0] main_basesoc_uart_pending_r ;
output [3:1] main_basesoc_rx_count_rs232phyrx_next_value0 ;
output [11:6] dataCache_1_io_mem_cmd_s2mPipe_payload_address ;
input [11:6] dataCache_1_io_mem_cmd_rData_address ;
input [11:6] dataCache_1_io_mem_cmd_payload_address ;
inout [29:0] main_basesoc_dbus_adr /* synthesis syn_tristate = 1 */ ;
output [3:0] dataCache_1_io_mem_cmd_s2mPipe_payload_mask ;
input [3:0] dataCache_1_io_mem_cmd_rData_mask ;
input [3:0] dataCache_1_io_mem_cmd_payload_mask ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_0 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_4 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_6 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_7 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_11 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_12 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_15 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_19 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_21 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_22 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_24 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_25 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_26 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_28 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_29 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_30 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_31 ;
input dataCache_1_io_mem_cmd_rData_data_0 ;
input dataCache_1_io_mem_cmd_rData_data_4 ;
input dataCache_1_io_mem_cmd_rData_data_6 ;
input dataCache_1_io_mem_cmd_rData_data_7 ;
input dataCache_1_io_mem_cmd_rData_data_11 ;
input dataCache_1_io_mem_cmd_rData_data_12 ;
input dataCache_1_io_mem_cmd_rData_data_15 ;
input dataCache_1_io_mem_cmd_rData_data_19 ;
input dataCache_1_io_mem_cmd_rData_data_21 ;
input dataCache_1_io_mem_cmd_rData_data_22 ;
input dataCache_1_io_mem_cmd_rData_data_24 ;
input dataCache_1_io_mem_cmd_rData_data_25 ;
input dataCache_1_io_mem_cmd_rData_data_26 ;
input dataCache_1_io_mem_cmd_rData_data_28 ;
input dataCache_1_io_mem_cmd_rData_data_29 ;
input dataCache_1_io_mem_cmd_rData_data_30 ;
input dataCache_1_io_mem_cmd_rData_data_31 ;
input dataCache_1_io_mem_cmd_payload_data_0 ;
input dataCache_1_io_mem_cmd_payload_data_4 ;
input dataCache_1_io_mem_cmd_payload_data_6 ;
input dataCache_1_io_mem_cmd_payload_data_7 ;
input dataCache_1_io_mem_cmd_payload_data_11 ;
input dataCache_1_io_mem_cmd_payload_data_12 ;
input dataCache_1_io_mem_cmd_payload_data_15 ;
input dataCache_1_io_mem_cmd_payload_data_19 ;
input dataCache_1_io_mem_cmd_payload_data_21 ;
input dataCache_1_io_mem_cmd_payload_data_22 ;
input dataCache_1_io_mem_cmd_payload_data_24 ;
input dataCache_1_io_mem_cmd_payload_data_25 ;
input dataCache_1_io_mem_cmd_payload_data_26 ;
input dataCache_1_io_mem_cmd_payload_data_28 ;
input dataCache_1_io_mem_cmd_payload_data_29 ;
input dataCache_1_io_mem_cmd_payload_data_30 ;
input dataCache_1_io_mem_cmd_payload_data_31 ;
output _zz_execute_MEMORY_STORE_DATA_RF_10 ;
output _zz_execute_MEMORY_STORE_DATA_RF_8 ;
output _zz_execute_MEMORY_STORE_DATA_RF_9 ;
output _zz_execute_MEMORY_STORE_DATA_RF_12 ;
output _zz_execute_MEMORY_STORE_DATA_RF_0 ;
output _zz_execute_MEMORY_STORE_DATA_RF_1 ;
output _zz_execute_MEMORY_STORE_DATA_RF_3 ;
output _zz_execute_MEMORY_STORE_DATA_RF_2 ;
output _zz_execute_MEMORY_STORE_DATA_RF_4 ;
output _zz_execute_MEMORY_STORE_DATA_RF_5 ;
input decode_to_execute_PC_0_0_mod_8 ;
input decode_to_execute_PC_0_0_mod_7 ;
input decode_to_execute_PC_0_0_mod_4 ;
input decode_to_execute_PC_0_0_mod_2 ;
input decode_to_execute_PC_0_0_mod_1 ;
input decode_to_execute_PC_0_0_mod_0 ;
input [19:0] decode_to_execute_PC_mod ;
input execute_RS2_0 ;
input execute_RS2_6 ;
input execute_RS2_10 ;
input execute_RS2_5 ;
input decode_to_execute_PC_0_mod_0_0 ;
input [13:0] main_storage ;
input [13:0] main_chaser ;
input [7:0] main_basesoc_tx_data ;
input execute_to_memory_ENV_CTRL_0 ;
input [1:0] decode_to_execute_ENV_CTRL ;
input memory_to_writeBack_INSTRUCTION_6 ;
input memory_to_writeBack_INSTRUCTION_5 ;
input memory_to_writeBack_INSTRUCTION_7 ;
input memory_to_writeBack_INSTRUCTION_21 ;
input memory_to_writeBack_INSTRUCTION_22 ;
input memory_to_writeBack_INSTRUCTION_3 ;
input memory_to_writeBack_INSTRUCTION_4 ;
input memory_to_writeBack_INSTRUCTION_1 ;
input memory_to_writeBack_INSTRUCTION_2 ;
input memory_to_writeBack_INSTRUCTION_0 ;
input [4:0] HazardSimplePlugin_writeBackBuffer_payload_address ;
input [30:1] CsrPlugin_mtval ;
input [3:1] CsrPlugin_mcause_exceptionCode ;
input [1:0] CsrPlugin_mstatus_MPP ;
input [31:0] un1_main_basesoc_bus_errors_1_0 ;
input [31:1] CsrPlugin_mepc ;
input [13:0] builder_csr_bankarray_interface1_bank_bus_dat_r ;
input [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r ;
input [31:1] execute_to_memory_BRANCH_CALC ;
output un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0 ;
input memory_to_writeBack_ENV_CTRL_0 ;
input [19:0] dsp_join_kb_11 ;
input dsp_join_kb_12_0 ;
input dsp_join_kb_12_8 ;
input dsp_join_kb_12_4 ;
input dsp_join_kb_12_7 ;
input dsp_join_kb_12_2 ;
input dsp_join_kb_12_3 ;
input dsp_join_kb_12_1 ;
input [31:0] dsp_split_kb_9 ;
input [31:0] execute_MUL_HH_1 ;
input [31:0] main_dataout1 ;
input [31:0] main_dataout0 ;
output _zz_execute_SRC2_5_3 ;
output _zz_execute_SRC2_5_2 ;
output _zz_execute_SRC2_5_4 ;
output _zz_execute_SRC2_5_1 ;
output _zz_execute_SRC2_5_0 ;
output _zz_execute_SRC2_5_15 ;
output _zz_execute_SRC2_5_30 ;
output _zz_execute_SRC2_5_29 ;
output _zz_execute_SRC2_5_25 ;
output _zz_execute_SRC2_5_24 ;
input _zz_execute_SRC2_5_18 ;
output _zz_execute_SRC2_5_10 ;
input [1:0] decode_to_execute_SRC2_CTRL ;
input [3:1] main_basesoc_tx_count ;
input [3:1] main_basesoc_rx_count ;
inout [13:0] builder_array_muxed0 /* synthesis syn_tristate = 1 */ ;
input [4:2] dataCache_1_io_mem_cmd_s2mPipe_rData_address ;
input dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 ;
input [31:0] rom_dat0 ;
input memory_DivPlugin_div_result_mod_Q_4 ;
input memory_DivPlugin_div_result_mod_Q_3 ;
input memory_DivPlugin_div_result_mod_Q_27 ;
input memory_DivPlugin_div_result_mod_Q_5 ;
input memory_DivPlugin_div_result_mod_Q_26 ;
input memory_DivPlugin_div_result_mod_Q_30 ;
input memory_DivPlugin_div_result_mod_Q_31 ;
input memory_DivPlugin_div_result_mod_Q_29 ;
input memory_DivPlugin_div_result_mod_Q_1 ;
input memory_DivPlugin_div_result_mod_Q_28 ;
input memory_DivPlugin_div_result_mod_Q_0 ;
input memory_DivPlugin_div_result_mod_Q_2 ;
input execute_to_memory_SHIFT_RIGHT_31 ;
input execute_to_memory_SHIFT_RIGHT_4 ;
input execute_to_memory_SHIFT_RIGHT_3 ;
input execute_to_memory_SHIFT_RIGHT_27 ;
input execute_to_memory_SHIFT_RIGHT_5 ;
input execute_to_memory_SHIFT_RIGHT_26 ;
input execute_to_memory_SHIFT_RIGHT_30 ;
input execute_to_memory_SHIFT_RIGHT_29 ;
input execute_to_memory_SHIFT_RIGHT_1 ;
input execute_to_memory_SHIFT_RIGHT_28 ;
input execute_to_memory_SHIFT_RIGHT_0 ;
input execute_to_memory_SHIFT_RIGHT_2 ;
input [1:0] decode_to_execute_SRC1_CTRL_fast ;
input execute_RS1_0 ;
output un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0 ;
input execute_to_memory_REGFILE_WRITE_DATA_2 ;
input execute_to_memory_REGFILE_WRITE_DATA_29 ;
input execute_to_memory_REGFILE_WRITE_DATA_5 ;
input execute_to_memory_REGFILE_WRITE_DATA_4 ;
input execute_to_memory_REGFILE_WRITE_DATA_26 ;
input execute_to_memory_REGFILE_WRITE_DATA_27 ;
input execute_to_memory_REGFILE_WRITE_DATA_3 ;
input execute_to_memory_REGFILE_WRITE_DATA_28 ;
input execute_to_memory_REGFILE_WRITE_DATA_31 ;
input execute_to_memory_REGFILE_WRITE_DATA_30 ;
input execute_to_memory_REGFILE_WRITE_DATA_1 ;
input execute_to_memory_REGFILE_WRITE_DATA_0 ;
input dsp_join_kb_9_fast_0 ;
output [31:0] builder_shared_dat_r ;
output [7:0] main_basesoc_rx_source_payload_data ;
input [7:0] main_basesoc_rx_data ;
output [18:0] dsp_join_kb_18 ;
output un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 ;
input [2:0] builder_slave_sel_r ;
output _zz_decode_RS2_1_2 ;
output _zz_decode_RS2_1_29 ;
output _zz_decode_RS2_1_5 ;
output _zz_decode_RS2_1_4 ;
output _zz_decode_RS2_1_26 ;
output _zz_decode_RS2_1_27 ;
output _zz_decode_RS2_1_3 ;
output _zz_decode_RS2_1_28 ;
output _zz_decode_RS2_1_0 ;
output _zz_decode_RS2_1_31 ;
output _zz_decode_RS2_1_30 ;
output _zz_decode_RS2_1_1 ;
output execute_to_memory_REGFILE_WRITE_DATA_m_0 ;
output _zz_decode_RS2_1_0_iv_0_26 ;
output _zz_decode_RS2_1_0_iv_0_27 ;
output _zz_decode_RS2_1_0_iv_0_0 ;
output [5:4] execute_to_memory_SHIFT_RIGHT_m_0 ;
input execute_FullBarrelShifterPlugin_reversed_21 ;
input execute_FullBarrelShifterPlugin_reversed_0 ;
input [31:0] main_basesoc_timer_reload_storage ;
output N_792_0 ;
output dsp_join_kb_2_0 ;
inout [31:0] _zz_execute_SRC1 /* synthesis syn_tristate = 1 */ ;
input CsrPlugin_csrMapping_readDataInit_8 ;
output CsrPlugin_csrMapping_readDataInit_1 ;
input CsrPlugin_csrMapping_readDataInit_0 ;
output builder_basesoc_adr_8 ;
output builder_basesoc_adr_2 ;
output builder_basesoc_adr_3 ;
output builder_basesoc_adr_4 ;
output builder_basesoc_adr_5 ;
output builder_basesoc_adr_0 ;
output builder_basesoc_adr_1 ;
output builder_slave_sel_2_0 ;
output builder_count_r_3 ;
output builder_count_r_0 ;
input decode_to_execute_BRANCH_CTRL_mod_Q_0 ;
output [31:1] main_basesoc_timer_value_7 ;
input [30:1] dsp_join_kb ;
input [29:0] CsrPlugin_mtvec_base ;
output builder_slave_sel_r_r_0_a2_0 ;
input [7:1] builder_csr_bankarray_dat_r ;
output [30:1] _zz_decode_RS2 ;
input [30:1] execute_SrcPlugin_addSub ;
input [1:0] decode_to_execute_ALU_CTRL ;
input [31:0] memory_to_writeBack_REGFILE_WRITE_DATA ;
output [31:1] CsrPlugin_mepc_7 ;
inout [31:1] _zz_CsrPlugin_csrMapping_writeDataSignal /* synthesis syn_tristate = 1 */ ;
input [2:0] _zz_dBus_cmd_ready ;
input [31:2] memory_to_writeBack_PC ;
output [2:0] _zz_dBus_cmd_ready_5_1 ;
output [1:0] CsrPlugin_mstatus_MPP_10_iv_i ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3 ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0 ;
output [24:15] decode_INSTRUCTION_ANTICIPATED ;
input main_basesoc_ibus_adr_1 ;
input main_basesoc_ibus_adr_0 ;
output main_basesoc_ibus_adr_10 ;
output main_basesoc_ibus_adr_13 ;
input main_basesoc_ibus_adr_2 ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0 ;
output N_443_0 ;
inout [32:0] _zz_execute_SHIFT_RIGHT_1 /* synthesis syn_tristate = 1 */ ;
input [1:0] main_basesoc_reset_storage ;
input [1:0] main_basesoc_uart_enable_storage ;
input [1:0] storage_1_dat1 ;
output [31:1] builder_csr_bankarray_interface2_bank_bus_dat_r_11 ;
input [31:1] main_basesoc_timer_value_status ;
output [1:0] builder_csr_bankarray_interface3_bank_bus_dat_r_11 ;
output _zz_execute_SRC1_0_iv_RNIB4PQ2_0 ;
output _zz_execute_SRC1_0_iv_RNITNA53_0 ;
output _zz_execute_SRC1_0_iv_RNISU3R2_0 ;
output _zz_execute_SRC1_0_iv_RNILDOQ2_0 ;
output _zz_execute_SRC1_0_iv_RNIEAQB3_0 ;
output _zz_execute_SRC1_0_iv_RNI93S73_0 ;
input IBusCachedPlugin_fetchPc_pc_6_0_0 ;
input [28:24] dsp_split_kb_3_43 ;
input dsp_split_kb_3_37_0_0 ;
input [22:19] dsp_split_kb_3_41_0 ;
input dsp_split_kb_3_35_0_0 ;
input dsp_split_kb_3_33_0_0 ;
input dsp_split_kb_3_31_0_0 ;
input [15:13] dsp_split_kb_3_39_0 ;
input dsp_split_kb_3_29_0_0 ;
input dsp_split_kb_3_27_0_0 ;
input [10:7] dsp_split_kb_0_0_14_0 ;
input [6:1] dsp_split_kb_1_0_4_0 ;
output [11:3] io_cpu_fetch_data_regNextWhen_0_0_mod_Q ;
output [1:0] dsp_join_kb_3 ;
output [6:0] IBusCachedPlugin_cache_io_cpu_decode_data ;
output [2:0] dsp_join_kb_5_4 ;
input sys_clk_0 ;
input dataCache_1_io_cpu_writeBack_data_15 ;
input dataCache_1_io_cpu_writeBack_data_0 ;
input dataCache_1_io_cpu_writeBack_data_16 ;
input dataCache_1_io_cpu_writeBack_data_8 ;
input dataCache_1_io_cpu_writeBack_data_24 ;
input dataCache_1_io_cpu_writeBack_data_1 ;
input dataCache_1_io_cpu_writeBack_data_17 ;
input dataCache_1_io_cpu_writeBack_data_9 ;
input dataCache_1_io_cpu_writeBack_data_25 ;
input dataCache_1_io_cpu_writeBack_data_3 ;
input dataCache_1_io_cpu_writeBack_data_19 ;
input dataCache_1_io_cpu_writeBack_data_11 ;
input dataCache_1_io_cpu_writeBack_data_27 ;
input dataCache_1_io_cpu_writeBack_data_5 ;
input dataCache_1_io_cpu_writeBack_data_21 ;
input dataCache_1_io_cpu_writeBack_data_14 ;
input dataCache_1_io_cpu_writeBack_data_18 ;
input dataCache_1_io_cpu_writeBack_data_20 ;
input dataCache_1_io_cpu_writeBack_data_22 ;
input dataCache_1_io_cpu_writeBack_data_23 ;
input dataCache_1_io_cpu_writeBack_data_26 ;
input dataCache_1_io_cpu_writeBack_data_28 ;
input dataCache_1_io_cpu_writeBack_data_13 ;
output [31:0] _zz_decode_RS2_2 ;
input [1:0] decode_to_execute_SRC1_CTRL ;
input decode_to_execute_ALU_BITWISE_CTRL_0 ;
input stageB_dataReadRsp_0_0 ;
input stageB_dataReadRsp_0_16 ;
input stageB_dataReadRsp_0_9 ;
input stageB_dataReadRsp_0_25 ;
input stageB_dataReadRsp_0_1 ;
input stageB_dataReadRsp_0_17 ;
input stageB_dataReadRsp_0_13 ;
input stageB_dataReadRsp_0_29 ;
input stageB_dataReadRsp_0_5 ;
input stageB_dataReadRsp_0_21 ;
input stageB_dataReadRsp_0_15 ;
input stageB_dataReadRsp_0_31 ;
input stageB_dataReadRsp_0_7 ;
input stageB_dataReadRsp_0_23 ;
input dsp_join_kb_9_0 ;
output builder_slave_sel_2_0_a2_0_8_0 ;
input [2:0] decode_to_execute_INSTRUCTION_mod_Q ;
input decode_to_execute_INSTRUCTION_0_mod_0_Q_0 ;
input [2:0] decode_to_execute_INSTRUCTION_0_mod_1_Q ;
input [1:0] decode_to_execute_INSTRUCTION_0_mod_Q ;
input _zz_writeBack_DBusCachedPlugin_rspShifted_0 ;
output _zz_writeBack_DBusCachedPlugin_rspShifted_5 ;
input [1:0] decode_to_execute_SHIFT_CTRL ;
input [1:0] execute_to_memory_SHIFT_CTRL ;
output [1:0] loader_counter_valueNext ;
input [1:0] loader_counter_value ;
output io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0 ;
output io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0 ;
output [2:0] dsp_join_kb_6_2 ;
output [9:0] dsp_join_kb_8 ;
output [19:0] dsp_join_kb_7 ;
output [30:0] dsp_join_kb_0 ;
input [31:0] main_basesoc_dbus_dat_w ;
output _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0 ;
output io_cpu_fetch_data_regNextWhen_RNIRT34_0 ;
output _zz__zz_decode_IS_RS2_SIGNED_121_0 ;
output [1:0] dsp_join_kb_4 ;
output io_cpu_fetch_data_regNextWhen_0_0_mod_i_0 ;
output N_137_i ;
output N_1219_i ;
output N_120_i ;
output N_121_i ;
output N_1218_i ;
output N_123_i ;
output N_124_i ;
output execute_CsrPlugin_csr_4032_2 ;
output execute_CsrPlugin_csr_3008_2 ;
input stageB_unaligned ;
output un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 ;
output N_3960_rep2 ;
output N_3960_rep1 ;
output N_3960_fast ;
output N_1210_i_rep2 ;
output N_1210_i_rep1 ;
output N_1210_i_fast ;
output builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ;
output execute_BRANCH_DO_1z ;
input N_717 ;
output N_1007 ;
input IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 ;
output N_1010 ;
input IBusCachedPlugin_fetchPc_pc_cry_7_0_S1 ;
output N_1005 ;
input IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 ;
output dsp_split_kb_38 ;
input IBusCachedPlugin_fetchPc_pc_cry_0_0_S1 ;
output N_1011 ;
input IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 ;
output N_1009 ;
input IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 ;
output N_5210 ;
input IBusCachedPlugin_fetchPc_pc_cry_5_0_S1 ;
output N_1006 ;
input IBusCachedPlugin_fetchPc_pc_cry_3_0_S1 ;
output N_1003 ;
input IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 ;
output N_5209 ;
input IBusCachedPlugin_fetchPc_pc_cry_1_0_S1 ;
output DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z ;
output main_basesoc_uart_tx_fifo_syncfifo_re_1z ;
output execute_CsrPlugin_csr_834_2_1z ;
output builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z ;
input builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 ;
output when_Pipeline_l151_2_1z ;
input builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 ;
input memory_to_writeBack_REGFILE_WRITE_VALID ;
output main_basesoc_rx_tick_0_1z ;
input un5_main_basesoc_rx_phase_cry_31 ;
output main_basesoc_tx_tick_0_1z ;
input un5_main_basesoc_tx_phase_cry_31 ;
output un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z ;
output _zz_memory_DivPlugin_rs2_1z ;
input decode_to_execute_IS_RS1_SIGNED ;
input main_basesoc_timer_pending_re ;
input main_basesoc_timer_pending_r ;
output main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z ;
output main_basesoc_timer_irq_1z ;
input main_basesoc_timer_enable_storage ;
output main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z ;
output main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z ;
input main_basesoc_uart_pending_re ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z ;
input dataCache_1_io_mem_cmd_rValid ;
input dataCache_1_io_mem_cmd_rData_wr ;
input builder_grant_fast ;
input N_723 ;
input N_724 ;
input N_729 ;
input decode_to_execute_SRC2_CTRL_1_rep1 ;
input N_732 ;
input decode_to_execute_SRC2_CTRL_1_rep2 ;
input N_722 ;
input N_728 ;
input N_727 ;
input N_718 ;
output user_led13_c ;
output user_led12_c ;
output user_led11_c ;
output user_led10_c ;
output user_led9_c ;
output user_led8_c ;
output user_led7_c ;
output user_led6_c ;
output user_led5_c ;
output user_led4_c ;
output user_led3_c ;
output user_led2_c ;
output user_led1_c ;
output user_led0_c ;
input main_mode ;
input N_721 ;
input N_719 ;
output main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z ;
input builder_count_1 ;
input execute_CsrPlugin_csr_836 ;
input CsrPlugin_mie_MTIE ;
input dsp_split_kb_28 ;
input CsrPlugin_pipelineLiberator_pcValids_2 ;
input execute_CsrPlugin_csr_834 ;
input main_basesoc_reset_re ;
output un1__zz__zz_decode_IS_RS2_SIGNED_44_1z ;
output main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z ;
output serial_tx_4 ;
output main_basesoc_uart_irq_1z ;
output _zz_when_CsrPlugin_l952_1_i_1z ;
input HazardSimplePlugin_writeBackBuffer_valid ;
input decode_to_execute_MEMORY_MANAGMENT ;
input stageB_flusher_waitDone ;
output un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z ;
input execute_CsrPlugin_csr_3264 ;
input execute_CsrPlugin_csr_835 ;
input main_basesoc_tx_tick ;
input main_basesoc_rx_tick ;
input un1_main_basesoc_uart_rx_fifo_level0 ;
output un1_IBusCachedPlugin_cache_io_cpu_decode_data_21 ;
output N_1131 ;
output N_1146 ;
input IBusCachedPlugin_injector_nextPcCalc_valids_1 ;
output un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z ;
input CO0_0_0 ;
input CO0_0 ;
input decode_to_execute_SRC1_CTRL_1_rep2 ;
input decode_to_execute_SRC1_CTRL_0_rep2 ;
input _zz_dBus_cmd_ready_5_0 ;
output when_MulDivIterativePlugin_l128_1z ;
output _zz_decode_RS2_1_1_sqmuxa_1z ;
output execute_CsrPlugin_csr_835_2_1z ;
output execute_CsrPlugin_csr_833_2_1z ;
output execute_CsrPlugin_csr_773_2_1z ;
output execute_CsrPlugin_csr_772_2_1z ;
output execute_CsrPlugin_csr_836_2_1z ;
output execute_CsrPlugin_csr_768_2_1z ;
input execute_CsrPlugin_csr_4032 ;
output decode_RS2_0_sqmuxa_1z ;
output decode_RS1_0_sqmuxa_1z ;
output decode_RS1_0_sqmuxa_3_1z ;
output un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z ;
output decode_RS2_0_sqmuxa_3_1z ;
output un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i ;
input un1_main_basesoc_uart_tx_fifo_level0 ;
output un10__zz__zz_decode_IS_RS2_SIGNED_10_i ;
output N_66 ;
input decode_to_execute_SRC2_CTRL_0_rep1 ;
input dsp_join_kb_9_5_rep1 ;
input decode_to_execute_SRC1_CTRL_1_rep1 ;
input decode_to_execute_SRC1_CTRL_0_rep1 ;
output main_basesoc_uart_rx_fifo_syncfifo_re_1z ;
output CsrPlugin_interrupt_valid_7_1z ;
output un1_CsrPlugin_interrupt_valid21_1z ;
input CsrPlugin_hadException ;
input dsp_join_kb_9_5_rep2 ;
input decode_to_execute_SRC_USE_SUB_LESS ;
output N_4148 ;
output un4__zz__zz_decode_IS_RS2_SIGNED_64_i ;
output N_3480 ;
output execute_CsrPlugin_csr_3264_2 ;
output main_basesoc_uart_rx_fifo_wrport_we_1z ;
input builder_grant_rep2 ;
input loader_valid_regNext ;
input io_cpu_redo_0_sqmuxa_1 ;
output un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z ;
output un11_decode_CSR_WRITE_OPCODE_i ;
output un4__zz__zz_decode_IS_RS2_SIGNED_17_i ;
input builder_basesoc_rs232phytx_state ;
output _zz_decode_RS2_1_0_sqmuxa_1z ;
output when_DBusCachedPlugin_l458_i_1z ;
input when_DataCache_l980 ;
input N_6_mux ;
output when_DBusCachedPlugin_l458_537_1z ;
output N_1210_i ;
output main_basesoc_bus_errors_0_sqmuxa_1z ;
output when_HazardSimplePlugin_l57_2_1z ;
output un4__zz__zz_decode_IS_RS2_SIGNED_77_i ;
output N_4059_i ;
output main_wren0 ;
input main_basesoc_timer_value_7_0_0 ;
output main_wren0_0_a2_1_0_1z ;
output when_DBusCachedPlugin_l458_RNIT1AA1_1z ;
output builder_done_1z ;
output main_wren1 ;
output main_basesoc_ram_bus_ack_r_1z ;
input main_basesoc_ram_bus_ack ;
output N_56 ;
output N_52 ;
output IBusCachedPlugin_decodeExceptionPort_valid_1z ;
input execute_CsrPlugin_csr_768 ;
input builder_count_1_cry_11_0_S1 ;
input builder_count_1_cry_15_0_S0 ;
output execute_arbitration_isStuck_i ;
input memory_DivPlugin_rs1_0_sqmuxa ;
input execute_SrcPlugin_less ;
input execute_BranchPlugin_eq ;
output builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z ;
input main_basesoc_timer_en_storage ;
output builder_basesoc_next_state_1_sqmuxa_1_1z ;
output N_103 ;
output main_bus_ack_r_0_a2_1z ;
input main_bus_ack ;
output N_1212 ;
output builder_csr_bankarray_sel_r_r_0_a2_1z ;
output iBusWishbone_STB_RNIBI961_1z ;
input m71 ;
output N_152_i ;
output builder_wait ;
output N_55 ;
output N_48 ;
output CsrPlugin_mie_MSIE_0_sqmuxa_1z ;
input execute_CsrPlugin_csr_772 ;
output _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z ;
input execute_CsrPlugin_csr_3008 ;
input decode_to_execute_CSR_WRITE_OPCODE ;
output builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z ;
output IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z ;
input dataCache_1_io_cpu_writeBack_unalignedAccess ;
input dataCache_1_io_cpu_writeBack_accessError ;
input dataCache_1_io_cpu_redo ;
input main_m1_e_0_1 ;
input builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 ;
output builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z ;
output main_bus_ack_r_0_o2_RNILKOR1_1z ;
output N_175 ;
output builder_slave_sel_r_r_0_a2_0_out ;
output main_bus_ack_r_0_o2_RNIONOR1_1z ;
output N_167 ;
output N_2590 ;
output N_2622 ;
output N_2654 ;
output N_2686 ;
output N_2718 ;
output N_2750 ;
output N_2782 ;
output N_2814 ;
output N_2846 ;
output N_2878 ;
output N_2910 ;
output N_2942 ;
output N_2974 ;
output N_3006 ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z ;
output DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z ;
output N_3422 ;
output N_3102 ;
output iBusWishbone_STB_RNI5OKN_1z ;
output main_basesoc_ibus_cyc ;
output _zz_dBus_rsp_valid_2_1z ;
input main_basesoc_dbus_we ;
output lastStageRegFileWrite_valid_2_1z ;
output CsrPlugin_mstatus_MPIE_10 ;
output CsrPlugin_mstatus_MIE_10 ;
input CsrPlugin_mstatus_MPIE ;
output dataCache_1_io_mem_cmd_s2mPipe_ready_i ;
input main_basesoc_dbus_cyc ;
output CsrPlugin_mepc_1_sqmuxa_i_1z ;
output execute_CsrPlugin_writeEnable_1z ;
input execute_CsrPlugin_csr_833 ;
output CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z ;
output when_CsrPlugin_l1019_1z ;
input N_32 ;
input N_59 ;
input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode ;
output IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z ;
output CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack ;
input IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_23_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_s_29_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_27_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_25_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_cry_15_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_cry_21_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_13_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 ;
input IBusCachedPlugin_fetchPc_pc_cry_17_0_S1 ;
input IBusCachedPlugin_fetchPc_pc_cry_19_0_S1 ;
output writeBack_arbitration_isValid_5_1z ;
output when_Pipeline_l151_1_1z ;
output when_Pipeline_l124_2_1z ;
input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack ;
output CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i ;
output dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z ;
input dataCache_1_io_mem_cmd_valid ;
output dataCache_1_io_mem_cmd_s2mPipe_ready_1z ;
output iBusWishbone_STB_sx_RNIHJN21_1z ;
output N_2537_i ;
output N_5212 ;
output N_1018 ;
output N_1021 ;
output N_5213 ;
output N_1022 ;
output N_1027 ;
output N_1026 ;
output N_5215 ;
output N_1030 ;
output N_5214 ;
output N_1023 ;
output N_1019 ;
input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute ;
output memory_arbitration_isValid_5_1z ;
output N_1025 ;
output N_1017 ;
output N_1031 ;
output N_1029 ;
output builder_csr_bankarray_csrbank2_reload0_re_1z ;
output when_Pipeline_l151_1z ;
input memory_to_writeBack_MEMORY_WR ;
output DBusCachedPlugin_exceptionBus_valid_1z ;
output N_1015 ;
input IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 ;
output execute_arbitration_isValid_5_1z ;
output N_1014 ;
input IBusCachedPlugin_fetchPc_pc_cry_11_0_S1 ;
output N_1013 ;
input IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 ;
output N_5211 ;
input IBusCachedPlugin_fetchPc_pc_cry_9_0_S1 ;
input builder_csr_bankarray_interface2_bank_bus_dat_r24 ;
input builder_csr_bankarray_interface2_bank_bus_dat_r23 ;
output IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i ;
input N_122_0 ;
input dsp_split_kb_1 ;
input builder_csr_bankarray_interface2_bank_bus_dat_r20 ;
input builder_csr_bankarray_interface0_bank_bus_dat_r9 ;
output builder_csr_bankarray_csrbank3_ev_enable0_re_1z ;
input builder_csr_bankarray_interface2_bank_bus_dat_r21_2 ;
input builder_csr_bankarray_interface2_bank_bus_dat_r22_1 ;
input builder_basesoc_we ;
output when_Fetcher_l158_1z ;
input IBusCachedPlugin_fetchPc_booted ;
output builder_csr_bankarray_csrbank2_sel_1z ;
output builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i ;
input builder_csr_bankarray_interface0_bank_bus_dat_r10_1 ;
input builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 ;
output CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z ;
input N_121_0 ;
output main_storage_0_sqmuxa_1z ;
input sys_rst ;
output builder_csr_bankarray_csrbank1_out0_re_1z ;
output when_CsrPlugin_l985_i ;
input builder_csr_bankarray_interface0_bank_bus_dat_r8 ;
input builder_csr_bankarray_csrbank0_sel_2 ;
output builder_csr_bankarray_csrbank0_sel_1_1z ;
input builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa ;
input builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa ;
output IBusCachedPlugin_fetchPc_output_fire_1_1z ;
output _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z ;
output CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z ;
output CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z ;
output execute_arbitration_isStuck_1z ;
output IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z ;
input CsrPlugin_interrupt_valid ;
input builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa ;
output _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i ;
output CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z ;
input builder_csr_bankarray_csrbank3_sel ;
output execute_BranchPlugin_eq_0_I_32_1z ;
output execute_BranchPlugin_eq_0_I_56_1z ;
output execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z ;
input builder_csr_bankarray_interface0_bank_bus_dat_r10 ;
input dsp_split_kb_38_0 ;
output un1_sys_rst_1z ;
output CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5 ;
input CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory ;
output N_63 ;
input N_88_0 ;
input N_97_0 ;
input N_91_0 ;
input N_93_0 ;
input N_85_0 ;
input N_95_0 ;
input N_64 ;
input N_89_0 ;
input N_81_0 ;
input N_62 ;
output N_58 ;
output N_754 ;
output N_753 ;
output N_752 ;
output N_751 ;
output N_28 ;
output N_766 ;
output N_768 ;
output N_769 ;
output N_771 ;
output N_775 ;
output N_776 ;
output N_759 ;
output N_758 ;
output N_757 ;
output N_756 ;
output N_755 ;
output N_765 ;
output N_763 ;
output N_762 ;
input when_CsrPlugin_l1180 ;
output N_26 ;
input stageB_mmuRsp_isIoAccess_rep1 ;
input stageB_mmuRsp_isIoAccess ;
input decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
input dsp_split_kb_11 ;
input _zz_decode_RS2_2_sn_N_4 ;
output N_27 ;
output N_29 ;
input un2_execute_FullBarrelShifterPlugin_reversed ;
output N_4084_1_i ;
output un1_CsrPlugin_interrupt_valid21_i_1z ;
input CsrPlugin_mie_MSIE ;
input CsrPlugin_mip_MSIP ;
input _zz_when_CsrPlugin_l952_2 ;
input _zz_iBus_rsp_valid ;
output decodeStage_hit_error_RNIVE5V_1z ;
input execute_to_memory_BRANCH_DO ;
output N_862 ;
output N_929 ;
output N_863 ;
output N_864 ;
input N_931 ;
output N_865 ;
output N_932 ;
output N_866 ;
output N_933 ;
output N_867 ;
output N_868 ;
output N_935 ;
output N_869 ;
output N_872 ;
output N_939 ;
output N_873 ;
output N_940 ;
output N_875 ;
output N_942 ;
output N_876 ;
output N_943 ;
output N_877 ;
output N_944 ;
output N_879 ;
output N_946 ;
output N_880 ;
output N_947 ;
output N_882 ;
output N_949 ;
output N_883 ;
output N_950 ;
output N_884 ;
output N_951 ;
output N_885 ;
output N_952 ;
output DBusCachedPlugin_exceptionBus_valid_5_1z ;
output when_MulPlugin_l147_1z ;
input _zz_7 ;
output N_936 ;
output N_934 ;
output N_930 ;
output _zz_decode_RS2_2_sn_N_2 ;
output dataCache_1_io_cpu_writeBack_isValid_1z ;
output N_856 ;
output N_855 ;
output N_857 ;
output N_858 ;
output N_859 ;
output N_860 ;
input memory_to_writeBack_IS_MUL ;
output N_861 ;
input _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 ;
output memory_DivPlugin_accumulator_2_sqmuxa_i ;
output builder_m2_0_a2_2 ;
output memory_arbitration_isStuck_i ;
output when_DBusCachedPlugin_l458_RNIASQQ_1z ;
input memory_DivPlugin_div_done ;
output when_DBusCachedPlugin_l458_1z ;
input decode_to_execute_INSTRUCTION_13_rep1 ;
input decode_to_execute_MEMORY_WR ;
output N_894 ;
output N_893 ;
output N_892 ;
output N_4151_mux ;
output N_890 ;
output N_889 ;
output N_888 ;
input memory_to_writeBack_MEMORY_ENABLE ;
input writeBack_arbitration_isValid ;
output decode_RS1_0_sqmuxa_1_1z ;
input when_HazardSimplePlugin_l48_1_NE ;
output decode_RS2_0_sqmuxa_1_1z ;
input execute_to_memory_REGFILE_WRITE_VALID ;
input execute_to_memory_BYPASSABLE_MEMORY_STAGE ;
input when_HazardSimplePlugin_l51_1_NE ;
output decode_RS1_0_sqmuxa_2_1z ;
input when_HazardSimplePlugin_l48_2_NE ;
output decode_RS2_0_sqmuxa_2_1z ;
input decode_to_execute_REGFILE_WRITE_VALID ;
input decode_to_execute_BYPASSABLE_EXECUTE_STAGE ;
input when_HazardSimplePlugin_l51_2_NE ;
output N_1209_i ;
output un4__zz__zz_decode_IS_RS2_SIGNED_7_i ;
output _zz_decode_RS2_1_2_sqmuxa_1z ;
input execute_to_memory_IS_DIV ;
input memory_arbitration_isValid ;
output BranchPlugin_branchExceptionPort_valid_1z ;
output main_cs06 ;
input builder_grant_rep1 ;
output CsrPlugin_interrupt_code_0_sqmuxa_1z ;
input CsrPlugin_mie_MEIE ;
input CsrPlugin_mip_MEIP ;
input CsrPlugin_mstatus_MIE ;
output N_3957 ;
output _zz_decode_RS2_sn_N_5 ;
output N_20 ;
input main_basesoc_uart_rx_trigger_d ;
input main_basesoc_uart_rx_pending ;
output N_92 ;
input main_basesoc_uart_rx_fifo_readable ;
output N_136 ;
output main_basesoc_timer_zero_trigger_1z ;
input main_basesoc_timer_zero_trigger_d ;
input main_basesoc_timer_zero_pending ;
output N_100 ;
input main_basesoc_uart_tx_trigger_d ;
output un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z ;
input main_basesoc_uart_tx_pending ;
input builder_csr_bankarray_sel_r ;
output N_148 ;
input main_basesoc_uart_tx_fifo_readable ;
output _zz_decode_RS2_sn_N_4 ;
input decode_to_execute_IS_CSR ;
input execute_arbitration_isValid ;
input decode_to_execute_INSTRUCTION_12_rep1 ;
input _zz_dBus_rsp_valid ;
input dataCache_1_io_cpu_execute_refilling ;
input builder_basesoc_state ;
input IBusCachedPlugin_injector_nextPcCalc_valids_0 ;
output N_110 ;
input builder_regs1 ;
input main_basesoc_rx_rx_d ;
input builder_basesoc_rs232phyrx_state ;
output main_basesoc_dbus_ack_i_a2_RNIJJQI_1z ;
output N_1221 ;
input builder_grant ;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid ;
output N_3958_fast ;
output N_3958_rep1 ;
output N_3958_rep2 ;
output N_3959_fast ;
output N_3959_rep1 ;
output N_3959_rep2 ;
wire builder_count_1_2_13 ;
wire builder_count_1_2_12 ;
wire builder_count_1_2_11 ;
wire builder_count_1_2_10 ;
wire builder_count_1_2_8 ;
wire builder_count_1_2_3 ;
wire builder_count_1_2_0 ;
wire decode_to_execute_INSTRUCTION_0_mod_0_fast_0 ;
wire decode_to_execute_INSTRUCTION_fast_1 ;
wire decode_to_execute_INSTRUCTION_fast_0 ;
wire decode_to_execute_INSTRUCTION_fast_8 ;
wire decode_to_execute_INSTRUCTION_2 ;
wire decode_to_execute_INSTRUCTION_3 ;
wire decode_to_execute_INSTRUCTION_4 ;
wire decode_to_execute_INSTRUCTION_6 ;
wire decode_to_execute_INSTRUCTION_14 ;
wire decode_to_execute_INSTRUCTION_15 ;
wire decode_to_execute_INSTRUCTION_16 ;
wire decode_to_execute_INSTRUCTION_17 ;
wire decode_to_execute_INSTRUCTION_18 ;
wire decode_to_execute_INSTRUCTION_19 ;
wire decode_to_execute_INSTRUCTION_20 ;
wire decode_to_execute_INSTRUCTION_25 ;
wire decode_to_execute_INSTRUCTION_26 ;
wire decode_to_execute_INSTRUCTION_27 ;
wire decode_to_execute_INSTRUCTION_28 ;
wire decode_to_execute_INSTRUCTION_12 ;
wire decode_to_execute_INSTRUCTION_13 ;
wire decode_to_execute_INSTRUCTION_0 ;
wire decode_to_execute_INSTRUCTION_29 ;
wire decode_to_execute_INSTRUCTION_30 ;
wire decode_to_execute_INSTRUCTION_1 ;
wire dsp_join_kb_20_10 ;
wire dsp_join_kb_20_18 ;
wire dsp_join_kb_20_17 ;
wire dsp_join_kb_20_16 ;
wire dsp_join_kb_20_15 ;
wire dsp_join_kb_20_14 ;
wire dsp_join_kb_20_13 ;
wire dsp_join_kb_20_12 ;
wire dsp_join_kb_20_11 ;
wire dsp_join_kb_20_3 ;
wire dsp_join_kb_20_2 ;
wire dsp_join_kb_20_1 ;
wire dsp_join_kb_20_0 ;
wire externalInterruptArray_regNext_0 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_0 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_4 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_6 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_7 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_11 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_12 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_15 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_19 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_21 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_22 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_24 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_25 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_26 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_28 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_29 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_30 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_31 ;
wire dataCache_1_io_mem_cmd_rData_data_0 ;
wire dataCache_1_io_mem_cmd_rData_data_4 ;
wire dataCache_1_io_mem_cmd_rData_data_6 ;
wire dataCache_1_io_mem_cmd_rData_data_7 ;
wire dataCache_1_io_mem_cmd_rData_data_11 ;
wire dataCache_1_io_mem_cmd_rData_data_12 ;
wire dataCache_1_io_mem_cmd_rData_data_15 ;
wire dataCache_1_io_mem_cmd_rData_data_19 ;
wire dataCache_1_io_mem_cmd_rData_data_21 ;
wire dataCache_1_io_mem_cmd_rData_data_22 ;
wire dataCache_1_io_mem_cmd_rData_data_24 ;
wire dataCache_1_io_mem_cmd_rData_data_25 ;
wire dataCache_1_io_mem_cmd_rData_data_26 ;
wire dataCache_1_io_mem_cmd_rData_data_28 ;
wire dataCache_1_io_mem_cmd_rData_data_29 ;
wire dataCache_1_io_mem_cmd_rData_data_30 ;
wire dataCache_1_io_mem_cmd_rData_data_31 ;
wire dataCache_1_io_mem_cmd_payload_data_0 ;
wire dataCache_1_io_mem_cmd_payload_data_4 ;
wire dataCache_1_io_mem_cmd_payload_data_6 ;
wire dataCache_1_io_mem_cmd_payload_data_7 ;
wire dataCache_1_io_mem_cmd_payload_data_11 ;
wire dataCache_1_io_mem_cmd_payload_data_12 ;
wire dataCache_1_io_mem_cmd_payload_data_15 ;
wire dataCache_1_io_mem_cmd_payload_data_19 ;
wire dataCache_1_io_mem_cmd_payload_data_21 ;
wire dataCache_1_io_mem_cmd_payload_data_22 ;
wire dataCache_1_io_mem_cmd_payload_data_24 ;
wire dataCache_1_io_mem_cmd_payload_data_25 ;
wire dataCache_1_io_mem_cmd_payload_data_26 ;
wire dataCache_1_io_mem_cmd_payload_data_28 ;
wire dataCache_1_io_mem_cmd_payload_data_29 ;
wire dataCache_1_io_mem_cmd_payload_data_30 ;
wire dataCache_1_io_mem_cmd_payload_data_31 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_10 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_8 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_9 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_12 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_0 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_1 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_3 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_2 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_4 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_5 ;
wire decode_to_execute_PC_0_0_mod_8 ;
wire decode_to_execute_PC_0_0_mod_7 ;
wire decode_to_execute_PC_0_0_mod_4 ;
wire decode_to_execute_PC_0_0_mod_2 ;
wire decode_to_execute_PC_0_0_mod_1 ;
wire decode_to_execute_PC_0_0_mod_0 ;
wire execute_RS2_0 ;
wire execute_RS2_6 ;
wire execute_RS2_10 ;
wire execute_RS2_5 ;
wire decode_to_execute_PC_0_mod_0_0 ;
wire execute_to_memory_ENV_CTRL_0 ;
wire memory_to_writeBack_INSTRUCTION_6 ;
wire memory_to_writeBack_INSTRUCTION_5 ;
wire memory_to_writeBack_INSTRUCTION_7 ;
wire memory_to_writeBack_INSTRUCTION_21 ;
wire memory_to_writeBack_INSTRUCTION_22 ;
wire memory_to_writeBack_INSTRUCTION_3 ;
wire memory_to_writeBack_INSTRUCTION_4 ;
wire memory_to_writeBack_INSTRUCTION_1 ;
wire memory_to_writeBack_INSTRUCTION_2 ;
wire memory_to_writeBack_INSTRUCTION_0 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0 ;
wire memory_to_writeBack_ENV_CTRL_0 ;
wire dsp_join_kb_12_0 ;
wire dsp_join_kb_12_8 ;
wire dsp_join_kb_12_4 ;
wire dsp_join_kb_12_7 ;
wire dsp_join_kb_12_2 ;
wire dsp_join_kb_12_3 ;
wire dsp_join_kb_12_1 ;
wire _zz_execute_SRC2_5_3 ;
wire _zz_execute_SRC2_5_2 ;
wire _zz_execute_SRC2_5_4 ;
wire _zz_execute_SRC2_5_1 ;
wire _zz_execute_SRC2_5_0 ;
wire _zz_execute_SRC2_5_15 ;
wire _zz_execute_SRC2_5_30 ;
wire _zz_execute_SRC2_5_29 ;
wire _zz_execute_SRC2_5_25 ;
wire _zz_execute_SRC2_5_24 ;
wire _zz_execute_SRC2_5_18 ;
wire _zz_execute_SRC2_5_10 ;
wire dataCache_1_io_mem_cmd_s2mPipe_rData_size_0 ;
wire memory_DivPlugin_div_result_mod_Q_4 ;
wire memory_DivPlugin_div_result_mod_Q_3 ;
wire memory_DivPlugin_div_result_mod_Q_27 ;
wire memory_DivPlugin_div_result_mod_Q_5 ;
wire memory_DivPlugin_div_result_mod_Q_26 ;
wire memory_DivPlugin_div_result_mod_Q_30 ;
wire memory_DivPlugin_div_result_mod_Q_31 ;
wire memory_DivPlugin_div_result_mod_Q_29 ;
wire memory_DivPlugin_div_result_mod_Q_1 ;
wire memory_DivPlugin_div_result_mod_Q_28 ;
wire memory_DivPlugin_div_result_mod_Q_0 ;
wire memory_DivPlugin_div_result_mod_Q_2 ;
wire execute_to_memory_SHIFT_RIGHT_31 ;
wire execute_to_memory_SHIFT_RIGHT_4 ;
wire execute_to_memory_SHIFT_RIGHT_3 ;
wire execute_to_memory_SHIFT_RIGHT_27 ;
wire execute_to_memory_SHIFT_RIGHT_5 ;
wire execute_to_memory_SHIFT_RIGHT_26 ;
wire execute_to_memory_SHIFT_RIGHT_30 ;
wire execute_to_memory_SHIFT_RIGHT_29 ;
wire execute_to_memory_SHIFT_RIGHT_1 ;
wire execute_to_memory_SHIFT_RIGHT_28 ;
wire execute_to_memory_SHIFT_RIGHT_0 ;
wire execute_to_memory_SHIFT_RIGHT_2 ;
wire execute_RS1_0 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0 ;
wire execute_to_memory_REGFILE_WRITE_DATA_2 ;
wire execute_to_memory_REGFILE_WRITE_DATA_29 ;
wire execute_to_memory_REGFILE_WRITE_DATA_5 ;
wire execute_to_memory_REGFILE_WRITE_DATA_4 ;
wire execute_to_memory_REGFILE_WRITE_DATA_26 ;
wire execute_to_memory_REGFILE_WRITE_DATA_27 ;
wire execute_to_memory_REGFILE_WRITE_DATA_3 ;
wire execute_to_memory_REGFILE_WRITE_DATA_28 ;
wire execute_to_memory_REGFILE_WRITE_DATA_31 ;
wire execute_to_memory_REGFILE_WRITE_DATA_30 ;
wire execute_to_memory_REGFILE_WRITE_DATA_1 ;
wire execute_to_memory_REGFILE_WRITE_DATA_0 ;
wire dsp_join_kb_9_fast_0 ;
wire un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 ;
wire _zz_decode_RS2_1_2 ;
wire _zz_decode_RS2_1_29 ;
wire _zz_decode_RS2_1_5 ;
wire _zz_decode_RS2_1_4 ;
wire _zz_decode_RS2_1_26 ;
wire _zz_decode_RS2_1_27 ;
wire _zz_decode_RS2_1_3 ;
wire _zz_decode_RS2_1_28 ;
wire _zz_decode_RS2_1_0 ;
wire _zz_decode_RS2_1_31 ;
wire _zz_decode_RS2_1_30 ;
wire _zz_decode_RS2_1_1 ;
wire execute_to_memory_REGFILE_WRITE_DATA_m_0 ;
wire _zz_decode_RS2_1_0_iv_0_26 ;
wire _zz_decode_RS2_1_0_iv_0_27 ;
wire _zz_decode_RS2_1_0_iv_0_0 ;
wire execute_FullBarrelShifterPlugin_reversed_21 ;
wire execute_FullBarrelShifterPlugin_reversed_0 ;
wire N_792_0 ;
wire dsp_join_kb_2_0 ;
wire CsrPlugin_csrMapping_readDataInit_8 ;
wire CsrPlugin_csrMapping_readDataInit_1 ;
wire CsrPlugin_csrMapping_readDataInit_0 ;
wire builder_basesoc_adr_8 ;
wire builder_basesoc_adr_2 ;
wire builder_basesoc_adr_3 ;
wire builder_basesoc_adr_4 ;
wire builder_basesoc_adr_5 ;
wire builder_basesoc_adr_0 ;
wire builder_basesoc_adr_1 ;
wire builder_slave_sel_2_0 ;
wire builder_count_r_3 ;
wire builder_count_r_0 ;
wire decode_to_execute_BRANCH_CTRL_mod_Q_0 ;
wire builder_slave_sel_r_r_0_a2_0 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0 ;
wire main_basesoc_ibus_adr_1 ;
wire main_basesoc_ibus_adr_0 ;
wire main_basesoc_ibus_adr_10 ;
wire main_basesoc_ibus_adr_13 ;
wire main_basesoc_ibus_adr_2 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0 ;
wire N_443_0 ;
wire _zz_execute_SRC1_0_iv_RNIB4PQ2_0 ;
wire _zz_execute_SRC1_0_iv_RNITNA53_0 ;
wire _zz_execute_SRC1_0_iv_RNISU3R2_0 ;
wire _zz_execute_SRC1_0_iv_RNILDOQ2_0 ;
wire _zz_execute_SRC1_0_iv_RNIEAQB3_0 ;
wire _zz_execute_SRC1_0_iv_RNI93S73_0 ;
wire IBusCachedPlugin_fetchPc_pc_6_0_0 ;
wire dsp_split_kb_3_37_0_0 ;
wire dsp_split_kb_3_35_0_0 ;
wire dsp_split_kb_3_33_0_0 ;
wire dsp_split_kb_3_31_0_0 ;
wire dsp_split_kb_3_29_0_0 ;
wire dsp_split_kb_3_27_0_0 ;
wire sys_clk_0 ;
wire dataCache_1_io_cpu_writeBack_data_15 ;
wire dataCache_1_io_cpu_writeBack_data_0 ;
wire dataCache_1_io_cpu_writeBack_data_16 ;
wire dataCache_1_io_cpu_writeBack_data_8 ;
wire dataCache_1_io_cpu_writeBack_data_24 ;
wire dataCache_1_io_cpu_writeBack_data_1 ;
wire dataCache_1_io_cpu_writeBack_data_17 ;
wire dataCache_1_io_cpu_writeBack_data_9 ;
wire dataCache_1_io_cpu_writeBack_data_25 ;
wire dataCache_1_io_cpu_writeBack_data_3 ;
wire dataCache_1_io_cpu_writeBack_data_19 ;
wire dataCache_1_io_cpu_writeBack_data_11 ;
wire dataCache_1_io_cpu_writeBack_data_27 ;
wire dataCache_1_io_cpu_writeBack_data_5 ;
wire dataCache_1_io_cpu_writeBack_data_21 ;
wire dataCache_1_io_cpu_writeBack_data_14 ;
wire dataCache_1_io_cpu_writeBack_data_18 ;
wire dataCache_1_io_cpu_writeBack_data_20 ;
wire dataCache_1_io_cpu_writeBack_data_22 ;
wire dataCache_1_io_cpu_writeBack_data_23 ;
wire dataCache_1_io_cpu_writeBack_data_26 ;
wire dataCache_1_io_cpu_writeBack_data_28 ;
wire dataCache_1_io_cpu_writeBack_data_13 ;
wire decode_to_execute_ALU_BITWISE_CTRL_0 ;
wire stageB_dataReadRsp_0_0 ;
wire stageB_dataReadRsp_0_16 ;
wire stageB_dataReadRsp_0_9 ;
wire stageB_dataReadRsp_0_25 ;
wire stageB_dataReadRsp_0_1 ;
wire stageB_dataReadRsp_0_17 ;
wire stageB_dataReadRsp_0_13 ;
wire stageB_dataReadRsp_0_29 ;
wire stageB_dataReadRsp_0_5 ;
wire stageB_dataReadRsp_0_21 ;
wire stageB_dataReadRsp_0_15 ;
wire stageB_dataReadRsp_0_31 ;
wire stageB_dataReadRsp_0_7 ;
wire stageB_dataReadRsp_0_23 ;
wire dsp_join_kb_9_0 ;
wire builder_slave_sel_2_0_a2_0_8_0 ;
wire decode_to_execute_INSTRUCTION_0_mod_0_Q_0 ;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_0 ;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_5 ;
wire io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0 ;
wire io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0 ;
wire _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0 ;
wire io_cpu_fetch_data_regNextWhen_RNIRT34_0 ;
wire _zz__zz_decode_IS_RS2_SIGNED_121_0 ;
wire io_cpu_fetch_data_regNextWhen_0_0_mod_i_0 ;
wire N_137_i ;
wire N_1219_i ;
wire N_120_i ;
wire N_121_i ;
wire N_1218_i ;
wire N_123_i ;
wire N_124_i ;
wire execute_CsrPlugin_csr_4032_2 ;
wire execute_CsrPlugin_csr_3008_2 ;
wire stageB_unaligned ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 ;
wire N_3960_rep2 ;
wire N_3960_rep1 ;
wire N_3960_fast ;
wire N_1210_i_rep2 ;
wire N_1210_i_rep1 ;
wire N_1210_i_fast ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ;
wire execute_BRANCH_DO_1z ;
wire N_717 ;
wire N_1007 ;
wire IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 ;
wire N_1010 ;
wire IBusCachedPlugin_fetchPc_pc_cry_7_0_S1 ;
wire N_1005 ;
wire IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 ;
wire dsp_split_kb_38 ;
wire IBusCachedPlugin_fetchPc_pc_cry_0_0_S1 ;
wire N_1011 ;
wire IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 ;
wire N_1009 ;
wire IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 ;
wire N_5210 ;
wire IBusCachedPlugin_fetchPc_pc_cry_5_0_S1 ;
wire N_1006 ;
wire IBusCachedPlugin_fetchPc_pc_cry_3_0_S1 ;
wire N_1003 ;
wire IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 ;
wire N_5209 ;
wire IBusCachedPlugin_fetchPc_pc_cry_1_0_S1 ;
wire DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z ;
wire main_basesoc_uart_tx_fifo_syncfifo_re_1z ;
wire execute_CsrPlugin_csr_834_2_1z ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z ;
wire builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 ;
wire when_Pipeline_l151_2_1z ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 ;
wire memory_to_writeBack_REGFILE_WRITE_VALID ;
wire main_basesoc_rx_tick_0_1z ;
wire un5_main_basesoc_rx_phase_cry_31 ;
wire main_basesoc_tx_tick_0_1z ;
wire un5_main_basesoc_tx_phase_cry_31 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z ;
wire _zz_memory_DivPlugin_rs2_1z ;
wire decode_to_execute_IS_RS1_SIGNED ;
wire main_basesoc_timer_pending_re ;
wire main_basesoc_timer_pending_r ;
wire main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z ;
wire main_basesoc_timer_irq_1z ;
wire main_basesoc_timer_enable_storage ;
wire main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z ;
wire main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z ;
wire main_basesoc_uart_pending_re ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z ;
wire dataCache_1_io_mem_cmd_rValid ;
wire dataCache_1_io_mem_cmd_rData_wr ;
wire builder_grant_fast ;
wire N_723 ;
wire N_724 ;
wire N_729 ;
wire decode_to_execute_SRC2_CTRL_1_rep1 ;
wire N_732 ;
wire decode_to_execute_SRC2_CTRL_1_rep2 ;
wire N_722 ;
wire N_728 ;
wire N_727 ;
wire N_718 ;
wire user_led13_c ;
wire user_led12_c ;
wire user_led11_c ;
wire user_led10_c ;
wire user_led9_c ;
wire user_led8_c ;
wire user_led7_c ;
wire user_led6_c ;
wire user_led5_c ;
wire user_led4_c ;
wire user_led3_c ;
wire user_led2_c ;
wire user_led1_c ;
wire user_led0_c ;
wire main_mode ;
wire N_721 ;
wire N_719 ;
wire main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z ;
wire builder_count_1 ;
wire execute_CsrPlugin_csr_836 ;
wire CsrPlugin_mie_MTIE ;
wire dsp_split_kb_28 ;
wire CsrPlugin_pipelineLiberator_pcValids_2 ;
wire execute_CsrPlugin_csr_834 ;
wire main_basesoc_reset_re ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_44_1z ;
wire main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z ;
wire serial_tx_4 ;
wire main_basesoc_uart_irq_1z ;
wire _zz_when_CsrPlugin_l952_1_i_1z ;
wire HazardSimplePlugin_writeBackBuffer_valid ;
wire decode_to_execute_MEMORY_MANAGMENT ;
wire stageB_flusher_waitDone ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z ;
wire execute_CsrPlugin_csr_3264 ;
wire execute_CsrPlugin_csr_835 ;
wire main_basesoc_tx_tick ;
wire main_basesoc_rx_tick ;
wire un1_main_basesoc_uart_rx_fifo_level0 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_21 ;
wire N_1131 ;
wire N_1146 ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1 ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z ;
wire CO0_0_0 ;
wire CO0_0 ;
wire decode_to_execute_SRC1_CTRL_1_rep2 ;
wire decode_to_execute_SRC1_CTRL_0_rep2 ;
wire _zz_dBus_cmd_ready_5_0 ;
wire when_MulDivIterativePlugin_l128_1z ;
wire _zz_decode_RS2_1_1_sqmuxa_1z ;
wire execute_CsrPlugin_csr_835_2_1z ;
wire execute_CsrPlugin_csr_833_2_1z ;
wire execute_CsrPlugin_csr_773_2_1z ;
wire execute_CsrPlugin_csr_772_2_1z ;
wire execute_CsrPlugin_csr_836_2_1z ;
wire execute_CsrPlugin_csr_768_2_1z ;
wire execute_CsrPlugin_csr_4032 ;
wire decode_RS2_0_sqmuxa_1z ;
wire decode_RS1_0_sqmuxa_1z ;
wire decode_RS1_0_sqmuxa_3_1z ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z ;
wire decode_RS2_0_sqmuxa_3_1z ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i ;
wire un1_main_basesoc_uart_tx_fifo_level0 ;
wire un10__zz__zz_decode_IS_RS2_SIGNED_10_i ;
wire N_66 ;
wire decode_to_execute_SRC2_CTRL_0_rep1 ;
wire dsp_join_kb_9_5_rep1 ;
wire decode_to_execute_SRC1_CTRL_1_rep1 ;
wire decode_to_execute_SRC1_CTRL_0_rep1 ;
wire main_basesoc_uart_rx_fifo_syncfifo_re_1z ;
wire CsrPlugin_interrupt_valid_7_1z ;
wire un1_CsrPlugin_interrupt_valid21_1z ;
wire CsrPlugin_hadException ;
wire dsp_join_kb_9_5_rep2 ;
wire decode_to_execute_SRC_USE_SUB_LESS ;
wire N_4148 ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_64_i ;
wire N_3480 ;
wire execute_CsrPlugin_csr_3264_2 ;
wire main_basesoc_uart_rx_fifo_wrport_we_1z ;
wire builder_grant_rep2 ;
wire loader_valid_regNext ;
wire io_cpu_redo_0_sqmuxa_1 ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z ;
wire un11_decode_CSR_WRITE_OPCODE_i ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_17_i ;
wire builder_basesoc_rs232phytx_state ;
wire _zz_decode_RS2_1_0_sqmuxa_1z ;
wire when_DBusCachedPlugin_l458_i_1z ;
wire when_DataCache_l980 ;
wire N_6_mux ;
wire when_DBusCachedPlugin_l458_537_1z ;
wire N_1210_i ;
wire main_basesoc_bus_errors_0_sqmuxa_1z ;
wire when_HazardSimplePlugin_l57_2_1z ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_77_i ;
wire N_4059_i ;
wire main_wren0 ;
wire main_basesoc_timer_value_7_0_0 ;
wire main_wren0_0_a2_1_0_1z ;
wire when_DBusCachedPlugin_l458_RNIT1AA1_1z ;
wire builder_done_1z ;
wire main_wren1 ;
wire main_basesoc_ram_bus_ack_r_1z ;
wire main_basesoc_ram_bus_ack ;
wire N_56 ;
wire N_52 ;
wire IBusCachedPlugin_decodeExceptionPort_valid_1z ;
wire execute_CsrPlugin_csr_768 ;
wire builder_count_1_cry_11_0_S1 ;
wire builder_count_1_cry_15_0_S0 ;
wire execute_arbitration_isStuck_i ;
wire memory_DivPlugin_rs1_0_sqmuxa ;
wire execute_SrcPlugin_less ;
wire execute_BranchPlugin_eq ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z ;
wire main_basesoc_timer_en_storage ;
wire builder_basesoc_next_state_1_sqmuxa_1_1z ;
wire N_103 ;
wire main_bus_ack_r_0_a2_1z ;
wire main_bus_ack ;
wire N_1212 ;
wire builder_csr_bankarray_sel_r_r_0_a2_1z ;
wire iBusWishbone_STB_RNIBI961_1z ;
wire m71 ;
wire N_152_i ;
wire builder_wait ;
wire N_55 ;
wire N_48 ;
wire CsrPlugin_mie_MSIE_0_sqmuxa_1z ;
wire execute_CsrPlugin_csr_772 ;
wire _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z ;
wire execute_CsrPlugin_csr_3008 ;
wire decode_to_execute_CSR_WRITE_OPCODE ;
wire builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z ;
wire dataCache_1_io_cpu_writeBack_unalignedAccess ;
wire dataCache_1_io_cpu_writeBack_accessError ;
wire dataCache_1_io_cpu_redo ;
wire main_m1_e_0_1 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z ;
wire main_bus_ack_r_0_o2_RNILKOR1_1z ;
wire N_175 ;
wire builder_slave_sel_r_r_0_a2_0_out ;
wire main_bus_ack_r_0_o2_RNIONOR1_1z ;
wire N_167 ;
wire N_2590 ;
wire N_2622 ;
wire N_2654 ;
wire N_2686 ;
wire N_2718 ;
wire N_2750 ;
wire N_2782 ;
wire N_2814 ;
wire N_2846 ;
wire N_2878 ;
wire N_2910 ;
wire N_2942 ;
wire N_2974 ;
wire N_3006 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z ;
wire N_3422 ;
wire N_3102 ;
wire iBusWishbone_STB_RNI5OKN_1z ;
wire main_basesoc_ibus_cyc ;
wire _zz_dBus_rsp_valid_2_1z ;
wire main_basesoc_dbus_we ;
wire lastStageRegFileWrite_valid_2_1z ;
wire CsrPlugin_mstatus_MPIE_10 ;
wire CsrPlugin_mstatus_MIE_10 ;
wire CsrPlugin_mstatus_MPIE ;
wire dataCache_1_io_mem_cmd_s2mPipe_ready_i ;
wire main_basesoc_dbus_cyc ;
wire CsrPlugin_mepc_1_sqmuxa_i_1z ;
wire execute_CsrPlugin_writeEnable_1z ;
wire execute_CsrPlugin_csr_833 ;
wire CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z ;
wire when_CsrPlugin_l1019_1z ;
wire N_32 ;
wire N_59 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode ;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack ;
wire IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_23_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_s_29_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_27_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_25_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_15_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_21_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_13_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_17_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_19_0_S1 ;
wire writeBack_arbitration_isValid_5_1z ;
wire when_Pipeline_l151_1_1z ;
wire when_Pipeline_l124_2_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i ;
wire dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z ;
wire dataCache_1_io_mem_cmd_valid ;
wire dataCache_1_io_mem_cmd_s2mPipe_ready_1z ;
wire iBusWishbone_STB_sx_RNIHJN21_1z ;
wire N_2537_i ;
wire N_5212 ;
wire N_1018 ;
wire N_1021 ;
wire N_5213 ;
wire N_1022 ;
wire N_1027 ;
wire N_1026 ;
wire N_5215 ;
wire N_1030 ;
wire N_5214 ;
wire N_1023 ;
wire N_1019 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute ;
wire memory_arbitration_isValid_5_1z ;
wire N_1025 ;
wire N_1017 ;
wire N_1031 ;
wire N_1029 ;
wire builder_csr_bankarray_csrbank2_reload0_re_1z ;
wire when_Pipeline_l151_1z ;
wire memory_to_writeBack_MEMORY_WR ;
wire DBusCachedPlugin_exceptionBus_valid_1z ;
wire N_1015 ;
wire IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 ;
wire execute_arbitration_isValid_5_1z ;
wire N_1014 ;
wire IBusCachedPlugin_fetchPc_pc_cry_11_0_S1 ;
wire N_1013 ;
wire IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 ;
wire N_5211 ;
wire IBusCachedPlugin_fetchPc_pc_cry_9_0_S1 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r24 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r23 ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i ;
wire N_122_0 ;
wire dsp_split_kb_1 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r20 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r9 ;
wire builder_csr_bankarray_csrbank3_ev_enable0_re_1z ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r21_2 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r22_1 ;
wire builder_basesoc_we ;
wire when_Fetcher_l158_1z ;
wire IBusCachedPlugin_fetchPc_booted ;
wire builder_csr_bankarray_csrbank2_sel_1z ;
wire builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_1 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z ;
wire N_121_0 ;
wire main_storage_0_sqmuxa_1z ;
wire sys_rst ;
wire builder_csr_bankarray_csrbank1_out0_re_1z ;
wire when_CsrPlugin_l985_i ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8 ;
wire builder_csr_bankarray_csrbank0_sel_2 ;
wire builder_csr_bankarray_csrbank0_sel_1_1z ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa ;
wire IBusCachedPlugin_fetchPc_output_fire_1_1z ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z ;
wire CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z ;
wire execute_arbitration_isStuck_1z ;
wire IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z ;
wire CsrPlugin_interrupt_valid ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z ;
wire builder_csr_bankarray_csrbank3_sel ;
wire execute_BranchPlugin_eq_0_I_32_1z ;
wire execute_BranchPlugin_eq_0_I_56_1z ;
wire execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10 ;
wire dsp_split_kb_38_0 ;
wire un1_sys_rst_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory ;
wire N_63 ;
wire N_88_0 ;
wire N_97_0 ;
wire N_91_0 ;
wire N_93_0 ;
wire N_85_0 ;
wire N_95_0 ;
wire N_64 ;
wire N_89_0 ;
wire N_81_0 ;
wire N_62 ;
wire N_58 ;
wire N_754 ;
wire N_753 ;
wire N_752 ;
wire N_751 ;
wire N_28 ;
wire N_766 ;
wire N_768 ;
wire N_769 ;
wire N_771 ;
wire N_775 ;
wire N_776 ;
wire N_759 ;
wire N_758 ;
wire N_757 ;
wire N_756 ;
wire N_755 ;
wire N_765 ;
wire N_763 ;
wire N_762 ;
wire when_CsrPlugin_l1180 ;
wire N_26 ;
wire stageB_mmuRsp_isIoAccess_rep1 ;
wire stageB_mmuRsp_isIoAccess ;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
wire dsp_split_kb_11 ;
wire _zz_decode_RS2_2_sn_N_4 ;
wire N_27 ;
wire N_29 ;
wire un2_execute_FullBarrelShifterPlugin_reversed ;
wire N_4084_1_i ;
wire un1_CsrPlugin_interrupt_valid21_i_1z ;
wire CsrPlugin_mie_MSIE ;
wire CsrPlugin_mip_MSIP ;
wire _zz_when_CsrPlugin_l952_2 ;
wire _zz_iBus_rsp_valid ;
wire decodeStage_hit_error_RNIVE5V_1z ;
wire execute_to_memory_BRANCH_DO ;
wire N_862 ;
wire N_929 ;
wire N_863 ;
wire N_864 ;
wire N_931 ;
wire N_865 ;
wire N_932 ;
wire N_866 ;
wire N_933 ;
wire N_867 ;
wire N_868 ;
wire N_935 ;
wire N_869 ;
wire N_872 ;
wire N_939 ;
wire N_873 ;
wire N_940 ;
wire N_875 ;
wire N_942 ;
wire N_876 ;
wire N_943 ;
wire N_877 ;
wire N_944 ;
wire N_879 ;
wire N_946 ;
wire N_880 ;
wire N_947 ;
wire N_882 ;
wire N_949 ;
wire N_883 ;
wire N_950 ;
wire N_884 ;
wire N_951 ;
wire N_885 ;
wire N_952 ;
wire DBusCachedPlugin_exceptionBus_valid_5_1z ;
wire when_MulPlugin_l147_1z ;
wire _zz_7 ;
wire N_936 ;
wire N_934 ;
wire N_930 ;
wire _zz_decode_RS2_2_sn_N_2 ;
wire dataCache_1_io_cpu_writeBack_isValid_1z ;
wire N_856 ;
wire N_855 ;
wire N_857 ;
wire N_858 ;
wire N_859 ;
wire N_860 ;
wire memory_to_writeBack_IS_MUL ;
wire N_861 ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 ;
wire memory_DivPlugin_accumulator_2_sqmuxa_i ;
wire builder_m2_0_a2_2 ;
wire memory_arbitration_isStuck_i ;
wire when_DBusCachedPlugin_l458_RNIASQQ_1z ;
wire memory_DivPlugin_div_done ;
wire when_DBusCachedPlugin_l458_1z ;
wire decode_to_execute_INSTRUCTION_13_rep1 ;
wire decode_to_execute_MEMORY_WR ;
wire N_894 ;
wire N_893 ;
wire N_892 ;
wire N_4151_mux ;
wire N_890 ;
wire N_889 ;
wire N_888 ;
wire memory_to_writeBack_MEMORY_ENABLE ;
wire writeBack_arbitration_isValid ;
wire decode_RS1_0_sqmuxa_1_1z ;
wire when_HazardSimplePlugin_l48_1_NE ;
wire decode_RS2_0_sqmuxa_1_1z ;
wire execute_to_memory_REGFILE_WRITE_VALID ;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE ;
wire when_HazardSimplePlugin_l51_1_NE ;
wire decode_RS1_0_sqmuxa_2_1z ;
wire when_HazardSimplePlugin_l48_2_NE ;
wire decode_RS2_0_sqmuxa_2_1z ;
wire decode_to_execute_REGFILE_WRITE_VALID ;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE ;
wire when_HazardSimplePlugin_l51_2_NE ;
wire N_1209_i ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_7_i ;
wire _zz_decode_RS2_1_2_sqmuxa_1z ;
wire execute_to_memory_IS_DIV ;
wire memory_arbitration_isValid ;
wire BranchPlugin_branchExceptionPort_valid_1z ;
wire main_cs06 ;
wire builder_grant_rep1 ;
wire CsrPlugin_interrupt_code_0_sqmuxa_1z ;
wire CsrPlugin_mie_MEIE ;
wire CsrPlugin_mip_MEIP ;
wire CsrPlugin_mstatus_MIE ;
wire N_3957 ;
wire _zz_decode_RS2_sn_N_5 ;
wire N_20 ;
wire main_basesoc_uart_rx_trigger_d ;
wire main_basesoc_uart_rx_pending ;
wire N_92 ;
wire main_basesoc_uart_rx_fifo_readable ;
wire N_136 ;
wire main_basesoc_timer_zero_trigger_1z ;
wire main_basesoc_timer_zero_trigger_d ;
wire main_basesoc_timer_zero_pending ;
wire N_100 ;
wire main_basesoc_uart_tx_trigger_d ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z ;
wire main_basesoc_uart_tx_pending ;
wire builder_csr_bankarray_sel_r ;
wire N_148 ;
wire main_basesoc_uart_tx_fifo_readable ;
wire _zz_decode_RS2_sn_N_4 ;
wire decode_to_execute_IS_CSR ;
wire execute_arbitration_isValid ;
wire decode_to_execute_INSTRUCTION_12_rep1 ;
wire _zz_dBus_rsp_valid ;
wire dataCache_1_io_cpu_execute_refilling ;
wire builder_basesoc_state ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_0 ;
wire N_110 ;
wire builder_regs1 ;
wire main_basesoc_rx_rx_d ;
wire builder_basesoc_rs232phyrx_state ;
wire main_basesoc_dbus_ack_i_a2_RNIJJQI_1z ;
wire N_1221 ;
wire builder_grant ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid ;
wire N_3958_fast ;
wire N_3958_rep1 ;
wire N_3958_rep2 ;
wire N_3959_fast ;
wire N_3959_rep1 ;
wire N_3959_rep2 ;
wire [31:31] main_basesoc_timer_value_7_1_i;
wire [31:12] un12_builder_shared_dat_r;
wire [4:0] lineLoader_address_4;
wire [31:0] lineLoader_address_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_88;
wire [29:3] main_basesoc_ibus_adr;
wire [29:14] builder_array_muxed0_Z;
wire [23:3] execute_FullBarrelShifterPlugin_reversed;
wire [6:1] _zz_writeBack_DBusCachedPlugin_rspShifted;
wire [0:0] builder_slave_sel_2_0_a2_0_7;
wire [7:0] _zz_writeBack_DBusCachedPlugin_rspShifted_2;
wire [2:0] lineLoader_wordIndex_5;
wire [19:19] decode_to_execute_INSTRUCTION_m_0;
wire [4:4] execute_RS1_m;
wire [30:1] CsrPlugin_csrMapping_readDataInit;
wire [27:5] _zz_execute_SRC2_5;
wire [2:0] lineLoader_wordIndex_RNO;
wire [2:0] lineLoader_wordIndex_QN;
wire [7:0] un1_lineLoader_flushCounter_1;
wire [6:0] un1_lineLoader_flushCounter_1_0;
wire [7:0] lineLoader_flushCounter_0_mod_QN;
wire [31:0] lineLoader_address_QN;
wire [4:0] dsp_join_kb_5;
wire [4:0] io_cpu_fetch_data_regNextWhen_mod_QN;
wire [11:0] dsp_join_kb_6;
wire [11:0] io_cpu_fetch_data_regNextWhen_0_0_mod_QN;
wire [30:0] _zz_banks_0_port1;
wire [30:0] io_cpu_fetch_data_regNextWhen_QN;
wire [21:21] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire [31:2] decodeStage_mmuRsp_physicalAddress_QN;
wire [21:0] _zz_ways_0_tags_port1;
wire [1:1] un1_main_basesoc_bus_errors_1_0f;
wire [1:1] main_basesoc_scratch_storagef;
wire [5:5] execute_IntAluPlugin_bitwise_4;
wire [0:0] builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz;
wire [0:0] builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1;
wire [0:0] builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2;
wire [1:1] builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0;
wire [1:0] main_basesoc_uart_enable_storage_m;
wire [31:1] main_basesoc_timer_load_storage_m;
wire [31:1] main_basesoc_timer_reload_storage_m;
wire [31:12] IBusCachedPlugin_fetchPc_pc_6_iv_4;
wire [31:2] IBusCachedPlugin_fetchPc_pc_6_iv_2;
wire [3:2] _zz_IBusCachedPlugin_jump_pcLoad_payload_1;
wire [15:12] IBusCachedPlugin_predictionJumpInterface_payload_m;
wire [29:0] CsrPlugin_mtvec_base_m;
wire [31:2] IBusCachedPlugin_fetchPc_pc_6_iv_0;
wire [6:0] builder_shared_dat_r_0_0_0;
wire [31:1] N_792;
wire [2:2] builder_slave_sel_r_r_0_a2_0_s_0;
wire [2:2] builder_slave_sel_r_r_0_a2_0_s_1;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_85;
wire [31:2] _zz_decode_RS2_1_0_iv_0;
wire [29:26] execute_to_memory_SHIFT_RIGHT_m;
wire [3:0] execute_to_memory_SHIFT_RIGHT_m_0_Z;
wire [30:1] _zz_decode_RS2_1_0_iv_0_0_Z;
wire [6:0] builder_csr_interconnect_dat_r_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_23_2;
wire [31:12] un8_builder_shared_dat_r;
wire [7:7] builder_shared_dat_r_0_0;
wire [0:0] builder_slave_sel_2_0_a2_0_8_0_Z;
wire [0:0] builder_slave_sel_2_0_a2_0_8_1;
wire [0:0] builder_slave_sel_2_0_a2_0_8_2;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_69;
wire [30:1] CsrPlugin_csrMapping_readDataInit_0_Z;
wire [25:1] CsrPlugin_csrMapping_readDataInit_1_Z;
wire [11:3] CsrPlugin_csrMapping_readDataInit_2;
wire [3:2] _zz_CsrPlugin_csrMapping_readDataInit_9;
wire [1:1] _zz_CsrPlugin_csrMapping_readDataInit_1;
wire [0:0] builder_slave_sel_2_0_a2_1_0;
wire [3:3] builder_csr_interconnect_dat_r_3_0;
wire [3:0] dsp_join_kb_9;
wire [6:0] lineLoader_write_tag_0_payload_address;
wire [11:2] IBusCachedPlugin_fetchPc_pc_6_iv_1;
wire [1:0] _zz_execute_SRC2_5_3_0_1;
wire [0:0] builder_csr_bankarray_interface0_bank_bus_dat_r_6_1;
wire [6:0] _zz_execute_SrcPlugin_addSub_3_1;
wire [2:2] builder_slave_sel_r_r_0_a2_0_s_1_sx;
wire [0:0] builder_slave_sel_2_0_a2_0_7_x;
wire [6:6] _zz_execute_SrcPlugin_addSub_3_x0;
wire [2:2] builder_slave_sel_r_r_0_a2_0_s_0_x;
wire [2:2] builder_slave_sel_r_r_0_a2_0_s_0_sx;
wire [8:0] un2_fetchStage_hit_hits_0_0_data_tmp;
wire [35:14] banks_0_banks_0_0_1_DO;
wire [35:18] banks_0_banks_0_0_0_DO;
wire [35:22] ways_0_tags_ways_0_tags_0_0_DO;
wire dsp_split_kb_29 ;
wire dsp_split_kb_29_i ;
wire N_4071 ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_77_1 ;
wire un6_IBusCachedPlugin_jump_pcLoad_valid_1 ;
wire decodeStage_hit_valid ;
wire GND_0 ;
wire IBusCachedPlugin_fetchPc_pc_0_sqmuxa ;
wire builder_basesoc_rs232phyrx_next_state_0_sqmuxa ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1_6_0 ;
wire execute_CsrPlugin_csr_836_2_1 ;
wire execute_CsrPlugin_csr_833_2_9 ;
wire execute_CsrPlugin_csr_833_2_7 ;
wire N_4084 ;
wire execute_CsrPlugin_csr_768_2_9 ;
wire builder_basesoc_rs232phytx_next_state_0_sqmuxa_1 ;
wire main_basesoc_uart_tx_fifo_syncfifo_re_1 ;
wire N_1443 ;
wire N_139 ;
wire N_1439 ;
wire N_132 ;
wire N_129 ;
wire N_1434 ;
wire N_1432 ;
wire N_1429 ;
wire N_117 ;
wire N_114 ;
wire N_111 ;
wire N_1422 ;
wire N_105 ;
wire N_1405 ;
wire N_81 ;
wire N_1400 ;
wire main_basesoc_uart_tx_clear6 ;
wire main_basesoc_timer_zero_clear6 ;
wire main_basesoc_uart_rx_clear6 ;
wire un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0 ;
wire un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1 ;
wire _zz_decode_RS2_2_1_s_31_0_RNO ;
wire N_141 ;
wire N_4013 ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_1 ;
wire lineLoader_fire ;
wire lineLoader_valid_RNO ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1 ;
wire execute_CsrPlugin_csr_768_2_8 ;
wire execute_CsrPlugin_csr_772_2_8 ;
wire N_4072 ;
wire IBusCachedPlugin_cache_io_cpu_decode_error ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0 ;
wire N_4099 ;
wire un4__zz_when_7_0_0_a4_3_2 ;
wire execute_CsrPlugin_csr_3264_2_0_a2_0_2 ;
wire N_3969_i ;
wire N_4109 ;
wire N_2584 ;
wire N_2586 ;
wire N_2616 ;
wire N_2618 ;
wire N_2648 ;
wire N_2650 ;
wire N_2680 ;
wire N_2682 ;
wire N_2712 ;
wire N_2714 ;
wire N_2744 ;
wire N_2746 ;
wire N_2776 ;
wire N_2778 ;
wire N_2808 ;
wire N_2810 ;
wire N_2840 ;
wire N_2842 ;
wire N_2872 ;
wire N_2874 ;
wire N_2904 ;
wire N_2906 ;
wire N_2936 ;
wire N_2938 ;
wire N_2968 ;
wire N_2970 ;
wire N_3000 ;
wire N_3002 ;
wire N_3032 ;
wire N_3034 ;
wire N_3064 ;
wire N_3066 ;
wire N_3096 ;
wire N_3098 ;
wire N_3128 ;
wire N_3130 ;
wire N_3160 ;
wire N_3162 ;
wire N_3192 ;
wire N_3194 ;
wire N_3224 ;
wire N_3226 ;
wire N_3256 ;
wire N_3258 ;
wire N_3288 ;
wire N_3290 ;
wire N_3320 ;
wire N_3322 ;
wire N_3352 ;
wire N_3354 ;
wire N_3384 ;
wire N_3386 ;
wire N_3416 ;
wire N_3418 ;
wire IBusCachedPlugin_cache_io_flush ;
wire lineLoader_valid ;
wire lineLoader_flushPending ;
wire lineLoader_flushPending_1_sqmuxa_i ;
wire N_896 ;
wire N_900 ;
wire N_902 ;
wire iBusWishbone_STB_sx ;
wire _zz_iBusWishbone_ADR_0_sqmuxa ;
wire CO1 ;
wire writeBack_arbitration_flushNext ;
wire N_948 ;
wire N_881 ;
wire N_945 ;
wire N_878 ;
wire N_941 ;
wire N_874 ;
wire N_938 ;
wire N_871 ;
wire N_937 ;
wire N_870 ;
wire un4__zz_when_7 ;
wire un4__zz_when_2 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_0 ;
wire decode_arbitration_isStuckByOthers ;
wire decode_arbitration_flushNext ;
wire IBusCachedPlugin_iBusRsp_flush_0 ;
wire when_InstructionCache_l351_i ;
wire lineLoader_fire_i ;
wire N_82_0 ;
wire N_90_0 ;
wire N_65 ;
wire N_4 ;
wire N_6 ;
wire N_8 ;
wire N_10 ;
wire N_70_0 ;
wire N_25 ;
wire execute_BranchPlugin_branch_src2_sn_m3_i_m2 ;
wire N_1073 ;
wire N_1074 ;
wire N_1078 ;
wire N_1080 ;
wire N_24 ;
wire N_780 ;
wire N_779 ;
wire N_777 ;
wire N_774 ;
wire N_773 ;
wire N_772 ;
wire N_770 ;
wire N_767 ;
wire N_30 ;
wire N_3 ;
wire N_2_0 ;
wire N_1 ;
wire N_20_0 ;
wire N_22 ;
wire N_86_0 ;
wire N_12 ;
wire N_14 ;
wire N_74_0 ;
wire N_54 ;
wire N_120_0 ;
wire N_79_0 ;
wire N_87_0 ;
wire N_77_0 ;
wire N_75_0 ;
wire N_83_0 ;
wire N_73_0 ;
wire N_67 ;
wire N_94_0 ;
wire N_84_0 ;
wire N_92_0 ;
wire N_80_0 ;
wire N_78_0 ;
wire N_76_0 ;
wire N_68 ;
wire ANB2 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1 ;
wire execute_arbitration_isStuck_2 ;
wire VCC ;
wire when_IBusCachedPlugin_l250 ;
wire lineLoader_valid_QN ;
wire lineLoader_flushPending_QN ;
wire when_InstructionCache_l351 ;
wire lineLoader_cmdSent_1_sqmuxa_i ;
wire lineLoader_cmdSent ;
wire lineLoader_cmdSent_QN ;
wire fetchStage_hit_hits_0 ;
wire decodeStage_hit_valid_QN ;
wire decodeStage_hit_error_QN ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10f ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_4_QN ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_3_QN ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_2_QN ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_muxf ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_1_QN ;
wire N_455 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_pipe ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_QN ;
wire _zz_when_InstructionCache_l342 ;
wire _zz_when_InstructionCache_l342_QN ;
wire un2_fetchStage_hit_hits_0_0_I_39_RNO_0 ;
wire un2_fetchStage_hit_hits_0_0_I_51_0_RNO ;
wire un2_fetchStage_hit_hits_0_0_I_51_RNO_0 ;
wire un2_fetchStage_hit_hits_0_0_I_39_0_RNO ;
wire un2_fetchStage_hit_hits_0_0_I_15_RNO_0 ;
wire un2_fetchStage_hit_hits_0_0_I_27_0_RNO ;
wire un2_fetchStage_hit_hits_0_0_I_27_RNO_0 ;
wire un2_fetchStage_hit_hits_0_0_I_15_0_RNO ;
wire un2_fetchStage_hit_hits_0_0_I_9_0_RNO ;
wire un2_fetchStage_hit_hits_0_0_I_1_0_RNO ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_execute ;
wire IBusCachedPlugin_fetchPc_output_fire_1_6 ;
wire IBusCachedPlugin_fetchPc_output_fire_1_7 ;
wire main_basesoc_uart_tx_fifo_syncfifo_writable_m ;
wire builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1 ;
wire N_105_0 ;
wire N_107_0 ;
wire N_123_0 ;
wire N_96_0 ;
wire N_98_0 ;
wire main_basesoc_uart_rx_fifo_readable_m ;
wire builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0 ;
wire builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1 ;
wire CO0_1 ;
wire _zz_dBus_cmd_ready_0_sqmuxa ;
wire IBusCachedPlugin_fetchPc_pc_1_sqmuxa ;
wire N_102_0 ;
wire N_118_0 ;
wire N_104_0 ;
wire N_116_0 ;
wire un3_main_basesoc_uart_rx_fifo_syncfifo_writable ;
wire builder_N_7_mux ;
wire builder_m4_e_1 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_m ;
wire when_CsrPlugin_l1144 ;
wire memory_arbitration_isValid_5_0 ;
wire N_2541 ;
wire IBusCachedPlugin_fetchPc_output_fire_1_4 ;
wire CO0 ;
wire N_69_0 ;
wire N_71_0 ;
wire DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa ;
wire CsrPlugin_jumpInterface_payload_0_sqmuxa ;
wire CsrPlugin_mstatus_MIE_0_sqmuxa ;
wire IBusCachedPlugin_cache_io_mem_cmd_valid ;
wire N_173 ;
wire N_61 ;
wire un1_dBus_cmd_ready ;
wire N_72_0 ;
wire when_HazardSimplePlugin_l57 ;
wire _zz_dBus_cmd_ready_4 ;
wire N_3101 ;
wire N_3421 ;
wire N_3037 ;
wire N_3133 ;
wire N_3197 ;
wire N_3229 ;
wire N_3261 ;
wire N_3293 ;
wire N_3357 ;
wire N_34 ;
wire N_38 ;
wire N_35 ;
wire N_39 ;
wire N_36 ;
wire N_40 ;
wire N_42 ;
wire N_3069 ;
wire N_3165 ;
wire N_3325 ;
wire N_3389 ;
wire N_3005 ;
wire N_2973 ;
wire N_2941 ;
wire N_2909 ;
wire N_2877 ;
wire N_2845 ;
wire N_2813 ;
wire N_2781 ;
wire N_2749 ;
wire N_2717 ;
wire N_2685 ;
wire N_2653 ;
wire N_2621 ;
wire N_2589 ;
wire decode_arbitration_isStuckByOthers_4 ;
wire un1_when_HazardSimplePlugin_l113 ;
wire un3_m2_0_a2_1 ;
wire un1_N_7_mux_i_a0_0 ;
wire builder_csr_bankarray_csrbank0_sel_0 ;
wire N_43 ;
wire N_44 ;
wire N_46 ;
wire N_47 ;
wire N_45 ;
wire N_49 ;
wire N_50 ;
wire N_51 ;
wire N_53 ;
wire N_1377 ;
wire N_1374 ;
wire N_1396 ;
wire N_1392 ;
wire N_1388 ;
wire N_1380 ;
wire un4__zz_when_7_0_0_3 ;
wire un4__zz_when_7_0_0_a4_3_5 ;
wire N_4061 ;
wire N_4074 ;
wire un4__zz_when_1 ;
wire un4__zz_when_5_0_2 ;
wire N_3995 ;
wire N_5 ;
wire N_7 ;
wire builder_csr_bankarray_sel_r_r_0_a2_1 ;
wire N_1384 ;
wire builder_csr_bankarray_csrbank2_sel_0 ;
wire CsrPlugin_jumpInterface_payload_1_sqmuxa ;
wire builder_basesoc_next_state_0_sqmuxa_0_a2_1 ;
wire HazardSimplePlugin_src0Hazard_f1 ;
wire HazardSimplePlugin_src1Hazard_f1 ;
wire HazardSimplePlugin_src1Hazard_f0_0 ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_129 ;
wire _zz_execute_BRANCH_COND_RESULT_1_u_am ;
wire _zz_execute_BRANCH_COND_RESULT_1_u_bm ;
wire un4__zz_when_2_0_3 ;
wire N_1277 ;
wire N_181 ;
wire N_9 ;
wire N_11 ;
wire N_13 ;
wire N_15 ;
wire N_16 ;
wire N_17 ;
wire N_18 ;
wire N_19 ;
wire N_21 ;
wire N_23 ;
wire main_wren1_0_a2_0 ;
wire when_CsrPlugin_l1064 ;
wire un4__zz_when_7_0_0_1 ;
wire un4__zz_when_7_0_0_a4_1_0 ;
wire N_4063 ;
wire un10__zz__zz_decode_IS_RS2_SIGNED_10 ;
wire main_basesoc_timer_value_7_0_0_cry_1_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_1_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_3_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_3_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_5_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_5_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_7_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_7_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_9_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_9_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_11_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_11_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_13_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_13_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_15_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_15_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_17_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_17_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_19_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_19_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_21_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_21_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_23_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_23_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_25_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_25_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_27_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_27_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_29_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_29_0_S1 ;
wire main_basesoc_timer_value_7_0_0_s_31_0_S0 ;
wire main_wren0_0_a2_0_0 ;
wire decode_REGFILE_WRITE_VALID_i_0 ;
wire N_4010 ;
wire N_4008 ;
wire N_4067 ;
wire HazardSimplePlugin_src0Hazard_0_sqmuxa ;
wire HazardSimplePlugin_src1Hazard_0_sqmuxa ;
wire un1_main_basesoc_bus_errors_28 ;
wire un1_main_basesoc_bus_errors_29 ;
wire un4__zz_when_5_0_a2_0 ;
wire N_3947 ;
wire N_3943 ;
wire un4__zz_when_7_0_0_a4_3_1 ;
wire N_4098 ;
wire N_4105 ;
wire un4__zz_when_2_0_1 ;
wire un4__zz_when_2_0_a2_2_1 ;
wire N_4029 ;
wire N_140 ;
wire un4__zz_when_5_0_1 ;
wire un4__zz_when_5_0_a2_0_1 ;
wire decode_arbitration_isStuckByOthers_2 ;
wire builder_basesoc_rs232phytx_next_state_0_sqmuxa ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1 ;
wire N_4092_1 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_2 ;
wire N_4064 ;
wire N_3961 ;
wire N_4087_1 ;
wire N_4080 ;
wire N_1440 ;
wire N_1442 ;
wire N_1401 ;
wire N_1403 ;
wire N_1406 ;
wire N_1408 ;
wire N_1409 ;
wire N_1410 ;
wire N_1411 ;
wire N_93 ;
wire N_1413 ;
wire N_96 ;
wire N_1414 ;
wire N_1416 ;
wire N_1417 ;
wire N_1499 ;
wire N_1420 ;
wire N_1423 ;
wire N_1425 ;
wire N_1426 ;
wire N_1428 ;
wire N_1430 ;
wire N_1433 ;
wire N_127 ;
wire N_1436 ;
wire N_1437 ;
wire main_basesoc_timer_zero_trigger_20 ;
wire main_basesoc_timer_zero_trigger_21 ;
wire main_basesoc_timer_zero_trigger_27 ;
wire main_basesoc_timer_zero_trigger_28 ;
wire builder_done_10 ;
wire builder_done_11 ;
wire builder_done_14 ;
wire builder_done_16 ;
wire IBusCachedPlugin_cache_io_flush_1 ;
wire un4__zz_when_7_0_0_a4_4_1 ;
wire N_4060 ;
wire N_4073 ;
wire N_4076 ;
wire un4__zz_when_5_0_0 ;
wire N_3970 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_11 ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1 ;
wire N_1126 ;
wire N_1151 ;
wire CsrPlugin_interruptJump_3 ;
wire N_1134 ;
wire N_1150 ;
wire N_1148 ;
wire N_1147 ;
wire N_1145 ;
wire N_1144 ;
wire N_1143 ;
wire N_1142 ;
wire N_1141 ;
wire N_1140 ;
wire N_1138 ;
wire N_1137 ;
wire N_1136 ;
wire N_1133 ;
wire N_1130 ;
wire N_1129 ;
wire N_1128 ;
wire N_1125 ;
wire N_1157 ;
wire N_1124 ;
wire N_1156 ;
wire N_1123 ;
wire N_1155 ;
wire N_1252 ;
wire _zz_execute_BranchPlugin_missAlignedTarget_6 ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1 ;
wire execute_arbitration_isStuck_2_1 ;
wire un4__zz_when_7_0_0_a4_0 ;
wire HazardSimplePlugin_addr1Match_0 ;
wire decode_RS2_0_sqmuxa_3_3 ;
wire NN_1 ;
wire HazardSimplePlugin_addr0Match_3 ;
wire decode_RS1_0_sqmuxa_3_3 ;
wire decode_RS1_0_sqmuxa_0 ;
wire decode_RS1_0_sqmuxa_1_0 ;
wire when_HazardSimplePlugin_l48_3 ;
wire decode_RS2_0_sqmuxa_0 ;
wire decode_RS2_0_sqmuxa_1_0 ;
wire when_HazardSimplePlugin_l51_0 ;
wire N_3978_i ;
wire N_4068 ;
wire execute_CsrPlugin_csr_772_2_0 ;
wire N_4001_2 ;
wire execute_CsrPlugin_csr_833_2_0 ;
wire execute_CsrPlugin_csr_835_2_0 ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_117_1 ;
wire un1_main_basesoc_bus_errors_16 ;
wire un1_main_basesoc_bus_errors_17 ;
wire un1_main_basesoc_bus_errors_18 ;
wire un1_main_basesoc_bus_errors_19 ;
wire un1_main_basesoc_bus_errors_20 ;
wire un1_main_basesoc_bus_errors_21 ;
wire un1_main_basesoc_bus_errors_22 ;
wire un1_main_basesoc_bus_errors_23 ;
wire main_basesoc_timer_zero_trigger_16 ;
wire main_basesoc_timer_zero_trigger_17 ;
wire main_basesoc_timer_zero_trigger_18 ;
wire main_basesoc_timer_zero_trigger_19 ;
wire N_1635 ;
wire N_3980 ;
wire N_1375 ;
wire decode_arbitration_isStuckByOthers_0 ;
wire N_1290_2 ;
wire un4__zz_dBus_cmd_ready_4_0 ;
wire lineLoader_write_tag_0_valid ;
wire N_1127 ;
wire N_463 ;
wire N_1058 ;
wire N_1056 ;
wire N_1057 ;
wire N_1060 ;
wire N_4095 ;
wire N_4102 ;
wire un4__zz_when_7_0_0_a4_2_1 ;
wire decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1 ;
wire builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1 ;
wire builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0 ;
wire decode_REGFILE_WRITE_VALID_i_a2_1 ;
wire execute_arbitration_isStuck_2_0 ;
wire decode_RS1_0_sqmuxa_3_1 ;
wire decode_RS2_0_sqmuxa_3_1 ;
wire builder_done_5 ;
wire builder_done_13 ;
wire main_basesoc_timer_zero_trigger_13 ;
wire main_basesoc_timer_zero_trigger_23 ;
wire N_4014 ;
wire _zz_decode_RS2_2_1_cry_0_0_RNO ;
wire _zz_decode_RS2_2_1_cry_1_0_RNO ;
wire _zz_decode_RS2_2_1_cry_1_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_3_0_RNO ;
wire _zz_decode_RS2_2_1_cry_3_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_5_0_RNO ;
wire _zz_decode_RS2_2_1_cry_5_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_7_0_RNO ;
wire _zz_decode_RS2_2_1_cry_7_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_9_0_RNO ;
wire _zz_decode_RS2_2_1_cry_9_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_11_0_RNO ;
wire _zz_decode_RS2_2_1_cry_11_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_13_0_RNO ;
wire _zz_decode_RS2_2_1_cry_13_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_15_0_RNO ;
wire _zz_decode_RS2_2_1_cry_15_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_17_0_RNO ;
wire _zz_decode_RS2_2_1_cry_17_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_19_0_RNO ;
wire _zz_decode_RS2_2_1_cry_19_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_21_0_RNO ;
wire _zz_decode_RS2_2_1_cry_21_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_23_0_RNO ;
wire _zz_decode_RS2_2_1_cry_23_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_25_0_RNO ;
wire _zz_decode_RS2_2_1_cry_25_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_27_0_RNO ;
wire _zz_decode_RS2_2_1_cry_27_RNO_0 ;
wire _zz_decode_RS2_2_1_cry_29_0_RNO ;
wire _zz_decode_RS2_2_1_cry_29_RNO_0 ;
wire _zz_execute_BRANCH_COND_RESULT_1_u_s ;
wire un2_fetchStage_hit_hits_0_0_I_9_0_S1 ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable_m_0 ;
wire un1_N_7_mux_i_a0_1 ;
wire execute_CsrPlugin_csr_834_2_1 ;
wire IBusCachedPlugin_fetchPc_output_fire_1_4_1 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_29_157_1 ;
wire execute_BRANCH_DO_1 ;
wire main_bus_ack_r_0_o2_1 ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1 ;
wire builder_basesoc_next_state_0_sqmuxa_0_a2dup_x ;
wire _zz_execute_SrcPlugin_addSub_3_N_2L1 ;
wire _zz_execute_SrcPlugin_addSub_3_N_2L1_0 ;
wire un2_fetchStage_hit_hits_0_0_I_9_0_COUT ;
wire un2_fetchStage_hit_hits_0_0_I_9_0_S0 ;
wire un2_fetchStage_hit_hits_0_0_I_27_0_S0 ;
wire un2_fetchStage_hit_hits_0_0_I_27_0_S1 ;
wire un2_fetchStage_hit_hits_0_0_I_15_0_S0 ;
wire un2_fetchStage_hit_hits_0_0_I_15_0_S1 ;
wire un2_fetchStage_hit_hits_0_0_I_51_0_S0 ;
wire un2_fetchStage_hit_hits_0_0_I_51_0_S1 ;
wire un2_fetchStage_hit_hits_0_0_I_39_0_S0 ;
wire un2_fetchStage_hit_hits_0_0_I_39_0_S1 ;
wire un2_fetchStage_hit_hits_0_0_I_1_0_S0 ;
wire un2_fetchStage_hit_hits_0_0_I_1_0_S1 ;
wire un1_lineLoader_flushCounter_1_cry_6 ;
wire un1_lineLoader_flushCounter_1_s_7_0_COUT ;
wire un1_lineLoader_flushCounter_1_s_7_0_S1 ;
wire un1_lineLoader_flushCounter_1_cry_4 ;
wire un1_lineLoader_flushCounter_1_cry_2 ;
wire un1_lineLoader_flushCounter_1_cry_0 ;
wire un1_lineLoader_flushCounter_1_cry_0_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_30 ;
wire main_basesoc_timer_value_7_0_0_s_31_0_COUT ;
wire main_basesoc_timer_value_7_0_0_s_31_0_S1 ;
wire main_basesoc_timer_value_7_0_0_cry_28 ;
wire main_basesoc_timer_value_7_0_0_cry_26 ;
wire main_basesoc_timer_value_7_0_0_cry_24 ;
wire main_basesoc_timer_value_7_0_0_cry_22 ;
wire main_basesoc_timer_value_7_0_0_cry_20 ;
wire main_basesoc_timer_value_7_0_0_cry_18 ;
wire main_basesoc_timer_value_7_0_0_cry_16 ;
wire main_basesoc_timer_value_7_0_0_cry_14 ;
wire main_basesoc_timer_value_7_0_0_cry_12 ;
wire main_basesoc_timer_value_7_0_0_cry_10 ;
wire main_basesoc_timer_value_7_0_0_cry_8 ;
wire main_basesoc_timer_value_7_0_0_cry_6 ;
wire main_basesoc_timer_value_7_0_0_cry_4 ;
wire main_basesoc_timer_value_7_0_0_cry_2 ;
wire main_basesoc_timer_value_7_0_0_cry_0 ;
wire main_basesoc_timer_value_7_0_0_cry_0_0_S0 ;
wire main_basesoc_timer_value_7_0_0_cry_0_0_S1 ;
wire _zz_decode_RS2_2_1_cry_30 ;
wire _zz_decode_RS2_2_1_s_31_0_COUT ;
wire _zz_decode_RS2_2_1_s_31_0_S1 ;
wire _zz_decode_RS2_2_1_cry_28 ;
wire _zz_decode_RS2_2_1_cry_26 ;
wire _zz_decode_RS2_2_1_cry_24 ;
wire _zz_decode_RS2_2_1_cry_22 ;
wire _zz_decode_RS2_2_1_cry_20 ;
wire _zz_decode_RS2_2_1_cry_18 ;
wire _zz_decode_RS2_2_1_cry_16 ;
wire _zz_decode_RS2_2_1_cry_14 ;
wire _zz_decode_RS2_2_1_cry_12 ;
wire _zz_decode_RS2_2_1_cry_10 ;
wire _zz_decode_RS2_2_1_cry_8 ;
wire _zz_decode_RS2_2_1_cry_6 ;
wire _zz_decode_RS2_2_1_cry_4 ;
wire _zz_decode_RS2_2_1_cry_2 ;
wire _zz_decode_RS2_2_1_cry_0 ;
wire _zz_decode_RS2_2_1_cry_0_0_S0 ;
wire _zz_decode_RS2_2_1_cry_0_0_S1 ;
wire N_13423 ;
wire N_13421 ;
wire N_13420 ;
wire N_13419 ;
wire N_13418 ;
wire N_13417 ;
wire N_13416 ;
wire N_13415 ;
wire N_13414 ;
wire N_13413 ;
wire N_13412 ;
wire N_13411 ;
wire N_13410 ;
wire N_13409 ;
wire N_13408 ;
wire N_13407 ;
wire N_13406 ;
wire N_13405 ;
wire N_13404 ;
wire N_13403 ;
wire N_13402 ;
wire N_13401 ;
wire N_13400 ;
wire N_13399 ;
wire N_13398 ;
wire N_13373 ;
wire N_13372 ;
wire N_13371 ;
wire N_13370 ;
wire N_13369 ;
wire N_13368 ;
wire N_13367 ;
wire N_13366 ;
wire N_13365 ;
wire N_13364 ;
wire N_13363 ;
wire N_13362 ;
wire N_13361 ;
wire N_13360 ;
wire N_13359 ;
wire N_13358 ;
wire N_13357 ;
wire N_13356 ;
wire N_13355 ;
wire N_13335 ;
wire N_13334 ;
wire N_13333 ;
wire N_13332 ;
wire N_13331 ;
wire N_13330 ;
wire N_13329 ;
wire N_13321 ;
wire N_13320 ;
wire N_13319 ;
wire N_13318 ;
wire N_13317 ;
wire N_13316 ;
wire N_13315 ;
wire N_13314 ;
wire N_13313 ;
wire N_13312 ;
wire N_13311 ;
wire N_13310 ;
wire N_13309 ;
wire N_13295 ;
wire N_13294 ;
wire N_13293 ;
wire N_13292 ;
wire N_13291 ;
wire N_13290 ;
wire N_13289 ;
wire N_13288 ;
wire N_13287 ;
wire N_13286 ;
wire N_13285 ;
wire N_13284 ;
wire N_13283 ;
wire N_13282 ;
wire N_13281 ;
wire N_13280 ;
wire N_13279 ;
wire N_13278 ;
wire N_13277 ;
wire N_13276 ;
wire N_13275 ;
wire N_13274 ;
wire N_13273 ;
wire N_13249 ;
wire N_13248 ;
wire N_13247 ;
wire N_13246 ;
wire N_13245 ;
wire N_13244 ;
wire N_13243 ;
wire N_13242 ;
wire N_13241 ;
wire N_13240 ;
wire N_13239 ;
wire N_13238 ;
wire N_13237 ;
wire N_13236 ;
wire N_13235 ;
wire N_13234 ;
wire N_13233 ;
wire N_13232 ;
wire N_13213 ;
wire N_13212 ;
wire N_13211 ;
wire N_13210 ;
wire N_13209 ;
wire N_13208 ;
wire N_13207 ;
wire N_13206 ;
wire N_13205 ;
wire N_13204 ;
wire N_13203 ;
wire N_13202 ;
wire N_13201 ;
wire N_13200 ;
wire N_13199 ;
wire N_13198 ;
wire N_13197 ;
wire N_13179 ;
wire N_13178 ;
wire N_13177 ;
wire N_13176 ;
wire N_13175 ;
wire N_13174 ;
wire N_13173 ;
wire N_13172 ;
wire N_13171 ;
wire N_13170 ;
wire N_13169 ;
wire N_13168 ;
wire N_13167 ;
wire N_13166 ;
wire N_13165 ;
wire N_13164 ;
wire N_13147 ;
wire N_13146 ;
wire N_13145 ;
wire N_13144 ;
wire N_13143 ;
wire N_13142 ;
wire N_13141 ;
wire N_13140 ;
wire N_13139 ;
wire N_13138 ;
wire N_13137 ;
wire N_13136 ;
wire N_13123 ;
wire N_13122 ;
wire N_13121 ;
wire N_13120 ;
wire N_13119 ;
wire N_13118 ;
wire N_13117 ;
wire N_13116 ;
wire N_13115 ;
wire N_13114 ;
wire N_13113 ;
wire N_13094 ;
wire N_13093 ;
wire N_13092 ;
wire N_13091 ;
wire N_13090 ;
wire N_13089 ;
wire N_13088 ;
wire N_13077 ;
wire N_13076 ;
wire N_13075 ;
wire N_13074 ;
wire N_13073 ;
wire N_13072 ;
wire N_13071 ;
wire N_13070 ;
wire N_13069 ;
wire N_13068 ;
wire N_13067 ;
wire N_13066 ;
wire N_13065 ;
wire N_13064 ;
wire N_13063 ;
wire N_13062 ;
wire N_13061 ;
wire N_13060 ;
wire N_13059 ;
wire N_13058 ;
wire N_13057 ;
wire N_13056 ;
wire N_13055 ;
wire N_13054 ;
wire N_13053 ;
wire N_13052 ;
wire N_13051 ;
wire N_13050 ;
wire N_13049 ;
wire N_13010 ;
wire N_13009 ;
wire N_13008 ;
wire N_13007 ;
wire N_13006 ;
wire N_13005 ;
wire N_13004 ;
wire N_13003 ;
wire N_13002 ;
wire N_12992 ;
wire N_12991 ;
wire N_12990 ;
wire N_12989 ;
wire N_12988 ;
wire N_12987 ;
wire N_12986 ;
wire N_12985 ;
wire N_12984 ;
wire N_12981 ;
wire N_12980 ;
wire N_12977 ;
wire N_12976 ;
wire N_12975 ;
wire N_12974 ;
wire N_12973 ;
wire N_12972 ;
wire N_12971 ;
wire N_12970 ;
wire N_12969 ;
wire N_12968 ;
wire N_1378 ;
wire N_1377_0 ;
wire N_1376 ;
wire banks_0_banks_0_0_1_ONEBITERR ;
wire banks_0_banks_0_0_1_TWOBITERR ;
wire banks_0_banks_0_0_0_ONEBITERR ;
wire banks_0_banks_0_0_0_TWOBITERR ;
wire ways_0_tags_ways_0_tags_0_0_ONEBITERR ;
wire ways_0_tags_ways_0_tags_0_0_TWOBITERR ;
wire N_6_0 ;
// @47:6286
  INV \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIRLO5[4]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.Z(io_cpu_fetch_data_regNextWhen_0_0_mod_i_0)
);
// @47:6286
  INV main_basesoc_timer_value_7_0_0_s_31_0_RNO (
	.A(main_basesoc_timer_value_7_1[31]),
	.Z(main_basesoc_timer_value_7_1_i[31])
);
// @47:6286
  INV un1_lineLoader_flushCounter_1_cry_0_0_RNO (
	.A(dsp_split_kb_29),
	.Z(dsp_split_kb_29_i)
);
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_1[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(N_3959_rep2)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_1[6] .INIT="0xE444";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_3[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(N_3959_rep1)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_3[6] .INIT="0xE444";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_5[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(N_3959_fast)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_5[6] .INIT="0xE444";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_2[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(N_3958_rep2)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_2[6] .INIT="0xE444";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_4[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(N_3958_rep1)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_4[6] .INIT="0xE444";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_6[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(N_3958_fast)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_6[6] .INIT="0xE444";
// @47:6286
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIU41M[0]  (
	.A(N_4071),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_77_1)
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIU41M[0] .INIT="0xF8FF";
// @47:6286
  LUT4 un6_IBusCachedPlugin_jump_pcLoad_valid_1_RNIU41S (
	.A(un6_IBusCachedPlugin_jump_pcLoad_valid_1),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(decodeStage_hit_valid),
	.D(GND_0),
	.Z(IBusCachedPlugin_fetchPc_pc_0_sqmuxa)
);
defparam un6_IBusCachedPlugin_jump_pcLoad_valid_1_RNIU41S.INIT="0x0808";
// @47:6286
  LUT4 main_basesoc_dbus_ack_i_a2_RNIJJQI (
	.A(main_basesoc_ibus_adr_1),
	.B(main_basesoc_ibus_adr_0),
	.C(builder_grant),
	.D(N_1221),
	.Z(main_basesoc_dbus_ack_i_a2_RNIJJQI_1z)
);
defparam main_basesoc_dbus_ack_i_a2_RNIJJQI.INIT="0xAAA6";
// @47:6286
  LUT4 builder_basesoc_rs232phyrx_next_state_0_sqmuxa_RNI7FCU (
	.A(builder_basesoc_rs232phyrx_state),
	.B(main_basesoc_rx_rx_d),
	.C(builder_regs1),
	.D(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.Z(N_110)
);
defparam builder_basesoc_rs232phyrx_next_state_0_sqmuxa_RNI7FCU.INIT="0x04AE";
// @47:6286
  LUT4 IBusCachedPlugin_injector_nextPcCalc_valids_1_6_RNO (
	.A(IBusCachedPlugin_injector_nextPcCalc_valids_0),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(decodeStage_hit_valid),
	.D(GND_0),
	.Z(IBusCachedPlugin_injector_nextPcCalc_valids_1_6_0)
);
defparam IBusCachedPlugin_injector_nextPcCalc_valids_1_6_RNO.INIT="0xA2A2";
// @47:6286
  LUT4 execute_CsrPlugin_csr_836_2_RNO (
	.A(dsp_join_kb_18[5]),
	.B(dsp_join_kb_6_2[0]),
	.C(dsp_join_kb_4[0]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.Z(execute_CsrPlugin_csr_836_2_1)
);
defparam execute_CsrPlugin_csr_836_2_RNO.INIT="0x0008";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNIEDPK1[27]  (
	.A(dsp_join_kb_18[6]),
	.B(dsp_join_kb_18[4]),
	.C(dsp_join_kb_18[9]),
	.D(dsp_join_kb_4[1]),
	.Z(execute_CsrPlugin_csr_833_2_9)
);
defparam \io_cpu_fetch_data_regNextWhen_RNIEDPK1[27] .INIT="0x0001";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNILKFD1[26]  (
	.A(dsp_join_kb_18[5]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.C(dsp_join_kb_18[8]),
	.D(dsp_join_kb_18[7]),
	.Z(execute_CsrPlugin_csr_833_2_7)
);
defparam \io_cpu_fetch_data_regNextWhen_RNILKFD1[26] .INIT="0x8000";
// @47:6286
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_143_i_RNO (
	.A(dsp_join_kb_18[9]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.Z(N_4084)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_143_i_RNO.INIT="0x0080";
// @47:6286
  LUT4 \builder_shared_dat_r_RNO[31]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[31]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(un12_builder_shared_dat_r[31])
);
defparam \builder_shared_dat_r_RNO[31] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_RNO[25]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[25]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(un12_builder_shared_dat_r[25])
);
defparam \builder_shared_dat_r_RNO[25] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_RNO[19]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[19]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(un12_builder_shared_dat_r[19])
);
defparam \builder_shared_dat_r_RNO[19] .INIT="0xE000";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINJG8[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.D(GND_0),
	.Z(_zz__zz_decode_IS_RS2_SIGNED_121_0)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINJG8[6] .INIT="0x2020";
// @47:6286
  LUT4 \lineLoader_address_RNO[1]  (
	.A(lineLoader_address_4[1]),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(decodeStage_hit_valid),
	.D(GND_0),
	.Z(lineLoader_address_3[1])
);
defparam \lineLoader_address_RNO[1] .INIT="0xA2A2";
// @47:6286
  LUT4 \lineLoader_address_RNO[0]  (
	.A(lineLoader_address_4[0]),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(decodeStage_hit_valid),
	.D(GND_0),
	.Z(lineLoader_address_3[0])
);
defparam \lineLoader_address_RNO[0] .INIT="0xA2A2";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNIRT34[3]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.D(GND_0),
	.Z(io_cpu_fetch_data_regNextWhen_RNIRT34_0)
);
defparam \io_cpu_fetch_data_regNextWhen_RNIRT34[3] .INIT="0x0101";
// @47:6286
  LUT4 SUM0_1 (
	.A(loader_counter_value[0]),
	.B(dataCache_1_io_cpu_execute_refilling),
	.C(_zz_dBus_rsp_valid),
	.D(GND_0),
	.Z(loader_counter_valueNext[0])
);
defparam SUM0_1.INIT="0x6A6A";
// @47:6286
  LUT4 _zz_decode_RS2_sn_m3 (
	.A(decode_to_execute_INSTRUCTION_12_rep1),
	.B(execute_arbitration_isValid),
	.C(decode_to_execute_IS_CSR),
	.D(GND_0),
	.Z(_zz_decode_RS2_sn_N_4)
);
defparam _zz_decode_RS2_sn_m3.INIT="0x1515";
// @47:6286
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK[0]  (
	.A(N_4071),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.D(GND_0),
	.Z(_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0)
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK[0] .INIT="0x0101";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNIFEPK1[27]  (
	.A(dsp_join_kb_18[6]),
	.B(dsp_join_kb_18[5]),
	.C(dsp_join_kb_18[9]),
	.D(dsp_join_kb_4[1]),
	.Z(execute_CsrPlugin_csr_768_2_9)
);
defparam \io_cpu_fetch_data_regNextWhen_RNIFEPK1[27] .INIT="0x0001";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNI7V4Q[25]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.C(dsp_join_kb_18[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.Z(_zz__zz_decode_IS_RS2_SIGNED_88[0])
);
defparam \io_cpu_fetch_data_regNextWhen_RNI7V4Q[25] .INIT="0x0002";
// @47:6286
  LUT4 \builder_basesoc_dat_w[15]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[15]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[15])
);
defparam \builder_basesoc_dat_w[15] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[20]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[20]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[20])
);
defparam \builder_basesoc_dat_w[20] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[31]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[31]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[30])
);
defparam \builder_basesoc_dat_w[31] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[3]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[3]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[3])
);
defparam \builder_basesoc_dat_w[3] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[30]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[30]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[29])
);
defparam \builder_basesoc_dat_w[30] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[18]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[18]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[18])
);
defparam \builder_basesoc_dat_w[18] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[4]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[4]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[4])
);
defparam \builder_basesoc_dat_w[4] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[6]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[6]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[6])
);
defparam \builder_basesoc_dat_w[6] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[8]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[8]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[8])
);
defparam \builder_basesoc_dat_w[8] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[17]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[17]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[17])
);
defparam \builder_basesoc_dat_w[17] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[22]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[22]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[22])
);
defparam \builder_basesoc_dat_w[22] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[21]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[21]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[21])
);
defparam \builder_basesoc_dat_w[21] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[27]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[27]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[26])
);
defparam \builder_basesoc_dat_w[27] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[29]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[29]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[28])
);
defparam \builder_basesoc_dat_w[29] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[25]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[25]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[25])
);
defparam \builder_basesoc_dat_w[25] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[19]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[19]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[19])
);
defparam \builder_basesoc_dat_w[19] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[10]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[10]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[10])
);
defparam \builder_basesoc_dat_w[10] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[11]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[11]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[11])
);
defparam \builder_basesoc_dat_w[11] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[23]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[23]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[23])
);
defparam \builder_basesoc_dat_w[23] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[12]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[12]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[12])
);
defparam \builder_basesoc_dat_w[12] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[14]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[14]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[14])
);
defparam \builder_basesoc_dat_w[14] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[16]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[16]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[16])
);
defparam \builder_basesoc_dat_w[16] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[7]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[7]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[7])
);
defparam \builder_basesoc_dat_w[7] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[9]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[9]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[9])
);
defparam \builder_basesoc_dat_w[9] .INIT="0x4040";
// @47:6286
  LUT4 builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_RNIS7GE (
	.A(main_basesoc_uart_tx_fifo_readable),
	.B(builder_basesoc_rs232phytx_next_state_0_sqmuxa_1),
	.C(un1_main_basesoc_uart_tx_fifo_level0_0[4]),
	.D(main_basesoc_uart_tx_fifo_syncfifo_re_1),
	.Z(N_148)
);
defparam builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_RNIS7GE.INIT="0xF2FF";
// @47:6286
  LUT4 \builder_basesoc_dat_w[24]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[24]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[24])
);
defparam \builder_basesoc_dat_w[24] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[28]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[28]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[27])
);
defparam \builder_basesoc_dat_w[28] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[0]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[0]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[0])
);
defparam \builder_basesoc_dat_w[0] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[1]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[1]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[1])
);
defparam \builder_basesoc_dat_w[1] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[13]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[13]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[13])
);
defparam \builder_basesoc_dat_w[13] .INIT="0x4040";
// @47:6286
  LUT4 \builder_basesoc_dat_w[2]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[2]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[2])
);
defparam \builder_basesoc_dat_w[2] .INIT="0x4040";
// @47:6286
  LUT4 \builder_shared_dat_r_0_0_a2_1[3]  (
	.A(builder_csr_bankarray_sel_r),
	.B(builder_slave_sel_r[2]),
	.C(builder_basesoc_state),
	.D(GND_0),
	.Z(N_1443)
);
defparam \builder_shared_dat_r_0_0_a2_1[3] .INIT="0x8080";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[17]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[17]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_139)
);
defparam \builder_shared_dat_r_0_RNO[17] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[18]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[18]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1439)
);
defparam \builder_shared_dat_r_0_RNO[18] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[20]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[20]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_132)
);
defparam \builder_shared_dat_r_0_RNO[20] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[21]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[21]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_129)
);
defparam \builder_shared_dat_r_0_RNO[21] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[22]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[22]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1434)
);
defparam \builder_shared_dat_r_0_RNO[22] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[23]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[23]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1432)
);
defparam \builder_shared_dat_r_0_RNO[23] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[24]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[24]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1429)
);
defparam \builder_shared_dat_r_0_RNO[24] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[26]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[26]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_117)
);
defparam \builder_shared_dat_r_0_RNO[26] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[27]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[27]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_114)
);
defparam \builder_shared_dat_r_0_RNO[27] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[28]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[28]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_111)
);
defparam \builder_shared_dat_r_0_RNO[28] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[29]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[29]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1422)
);
defparam \builder_shared_dat_r_0_RNO[29] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[30]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[30]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_105)
);
defparam \builder_shared_dat_r_0_RNO[30] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[14]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[14]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1405)
);
defparam \builder_shared_dat_r_0_RNO[14] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[15]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[15]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_81)
);
defparam \builder_shared_dat_r_0_RNO[15] .INIT="0xE000";
// @47:6286
  LUT4 \builder_shared_dat_r_0_RNO[16]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[16]),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
	.C(builder_slave_sel_r[2]),
	.D(builder_basesoc_state),
	.Z(N_1400)
);
defparam \builder_shared_dat_r_0_RNO[16] .INIT="0xE000";
// @47:6286
  LUT4 main_basesoc_uart_tx_clear6_RNIL59V (
	.A(main_basesoc_uart_tx_pending),
	.B(main_basesoc_uart_tx_clear6),
	.C(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z),
	.D(main_basesoc_uart_tx_trigger_d),
	.Z(N_100)
);
defparam main_basesoc_uart_tx_clear6_RNIL59V.INIT="0x222F";
// @47:6286
  LUT4 \builder_basesoc_dat_w[5]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[5]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_join_kb_0[5])
);
defparam \builder_basesoc_dat_w[5] .INIT="0x4040";
// @47:6286
  LUT4 main_basesoc_timer_zero_clear6_RNIR1M91 (
	.A(main_basesoc_timer_zero_pending),
	.B(main_basesoc_timer_zero_clear6),
	.C(main_basesoc_timer_zero_trigger_d),
	.D(main_basesoc_timer_zero_trigger_1z),
	.Z(N_136)
);
defparam main_basesoc_timer_zero_clear6_RNIR1M91.INIT="0x2F22";
// @47:6286
  LUT4 un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0_RNIKB9V (
	.A(main_basesoc_uart_rx_fifo_readable),
	.B(main_basesoc_uart_rx_clear6),
	.C(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0),
	.D(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1),
	.Z(N_92)
);
defparam un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0_RNIKB9V.INIT="0x2FFF";
// @47:6286
  LUT4 main_basesoc_uart_rx_clear6_RNIB7AT (
	.A(main_basesoc_uart_rx_pending),
	.B(main_basesoc_uart_rx_clear6),
	.C(main_basesoc_uart_rx_trigger_d),
	.D(main_basesoc_uart_rx_fifo_readable),
	.Z(N_20)
);
defparam main_basesoc_uart_rx_clear6_RNIB7AT.INIT="0x2F22";
// @47:6286
  LUT4 _zz_decode_RS2_sn_m4 (
	.A(decode_to_execute_ALU_CTRL[1]),
	.B(execute_arbitration_isValid),
	.C(decode_to_execute_IS_CSR),
	.D(GND_0),
	.Z(_zz_decode_RS2_sn_N_5)
);
defparam _zz_decode_RS2_sn_m4.INIT="0x1515";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNII3MI[5]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.Z(N_3957)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNII3MI[5] .INIT="0x4F44";
// @47:6286
  LUT4 CsrPlugin_interrupt_code_0_sqmuxa (
	.A(CsrPlugin_mstatus_MIE),
	.B(CsrPlugin_mip_MEIP),
	.C(CsrPlugin_mie_MEIE),
	.D(GND_0),
	.Z(CsrPlugin_interrupt_code_0_sqmuxa_1z)
);
defparam CsrPlugin_interrupt_code_0_sqmuxa.INIT="0x8080";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_s_31_0_RNO_cZ (
	.A(dsp_split_kb_9[31]),
	.B(execute_MUL_HH_1[31]),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(memory_to_writeBack_INSTRUCTION_5),
	.Z(_zz_decode_RS2_2_1_s_31_0_RNO)
);
defparam _zz_decode_RS2_2_1_s_31_0_RNO_cZ.INIT="0xCCCA";
// @47:6286
  LUT4 \lineLoader_address_4_RNIEON41[17]  (
	.A(builder_slave_sel_r[1]),
	.B(main_basesoc_ibus_adr[15]),
	.C(main_basesoc_dbus_adr[15]),
	.D(builder_grant_rep1),
	.Z(N_141)
);
defparam \lineLoader_address_4_RNIEON41[17] .INIT="0x0A22";
// @47:6286
  LUT4 \lineLoader_address_RNO[2]  (
	.A(dsp_join_kb_8[0]),
	.B(lineLoader_address_4[2]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[2])
);
defparam \lineLoader_address_RNO[2] .INIT="0xCCAC";
// @47:6286
  LUT4 \lineLoader_address_RNO[3]  (
	.A(dsp_join_kb_7[0]),
	.B(lineLoader_address_4[3]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[3])
);
defparam \lineLoader_address_RNO[3] .INIT="0xCCAC";
// @47:6286
  LUT4 \lineLoader_address_RNO[4]  (
	.A(dsp_join_kb_7[1]),
	.B(lineLoader_address_4[4]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[4])
);
defparam \lineLoader_address_RNO[4] .INIT="0xCCAC";
// @47:6286
  LUT4 \lineLoader_address_RNO[5]  (
	.A(main_basesoc_ibus_adr[3]),
	.B(dsp_join_kb_7[2]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[5])
);
defparam \lineLoader_address_RNO[5] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[6]  (
	.A(main_basesoc_ibus_adr[4]),
	.B(dsp_join_kb_7[3]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[6])
);
defparam \lineLoader_address_RNO[6] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[7]  (
	.A(main_basesoc_ibus_adr[5]),
	.B(dsp_join_kb_7[4]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[7])
);
defparam \lineLoader_address_RNO[7] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[8]  (
	.A(main_basesoc_ibus_adr[6]),
	.B(dsp_join_kb_7[5]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[8])
);
defparam \lineLoader_address_RNO[8] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[9]  (
	.A(main_basesoc_ibus_adr[7]),
	.B(dsp_join_kb_8[1]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[9])
);
defparam \lineLoader_address_RNO[9] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[10]  (
	.A(main_basesoc_ibus_adr[8]),
	.B(dsp_join_kb_8[2]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[10])
);
defparam \lineLoader_address_RNO[10] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[11]  (
	.A(main_basesoc_ibus_adr[9]),
	.B(dsp_join_kb_8[3]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[11])
);
defparam \lineLoader_address_RNO[11] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[12]  (
	.A(main_basesoc_ibus_adr_10),
	.B(dsp_join_kb_8[4]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[12])
);
defparam \lineLoader_address_RNO[12] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[13]  (
	.A(main_basesoc_ibus_adr[11]),
	.B(dsp_join_kb_7[6]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[13])
);
defparam \lineLoader_address_RNO[13] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[14]  (
	.A(main_basesoc_ibus_adr[12]),
	.B(dsp_join_kb_8[5]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[14])
);
defparam \lineLoader_address_RNO[14] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[15]  (
	.A(main_basesoc_ibus_adr_13),
	.B(dsp_join_kb_7[7]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[15])
);
defparam \lineLoader_address_RNO[15] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[16]  (
	.A(main_basesoc_ibus_adr[14]),
	.B(dsp_join_kb_7[8]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[16])
);
defparam \lineLoader_address_RNO[16] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[17]  (
	.A(main_basesoc_ibus_adr[15]),
	.B(dsp_join_kb_7[9]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[17])
);
defparam \lineLoader_address_RNO[17] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[18]  (
	.A(main_basesoc_ibus_adr[16]),
	.B(dsp_join_kb_8[6]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[18])
);
defparam \lineLoader_address_RNO[18] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[19]  (
	.A(main_basesoc_ibus_adr[17]),
	.B(dsp_join_kb_7[10]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[19])
);
defparam \lineLoader_address_RNO[19] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[20]  (
	.A(main_basesoc_ibus_adr[18]),
	.B(dsp_join_kb_8[7]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[20])
);
defparam \lineLoader_address_RNO[20] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[21]  (
	.A(main_basesoc_ibus_adr[19]),
	.B(dsp_join_kb_7[11]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[21])
);
defparam \lineLoader_address_RNO[21] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[22]  (
	.A(main_basesoc_ibus_adr[20]),
	.B(dsp_join_kb_7[12]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[22])
);
defparam \lineLoader_address_RNO[22] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[23]  (
	.A(main_basesoc_ibus_adr[21]),
	.B(dsp_join_kb_7[13]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[23])
);
defparam \lineLoader_address_RNO[23] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[24]  (
	.A(main_basesoc_ibus_adr[22]),
	.B(dsp_join_kb_7[14]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[24])
);
defparam \lineLoader_address_RNO[24] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[25]  (
	.A(main_basesoc_ibus_adr[23]),
	.B(dsp_join_kb_8[8]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[25])
);
defparam \lineLoader_address_RNO[25] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[26]  (
	.A(main_basesoc_ibus_adr[24]),
	.B(dsp_join_kb_7[15]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[26])
);
defparam \lineLoader_address_RNO[26] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[27]  (
	.A(main_basesoc_ibus_adr[25]),
	.B(dsp_join_kb_7[16]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[27])
);
defparam \lineLoader_address_RNO[27] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[28]  (
	.A(main_basesoc_ibus_adr[26]),
	.B(dsp_join_kb_7[17]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[28])
);
defparam \lineLoader_address_RNO[28] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[29]  (
	.A(main_basesoc_ibus_adr[27]),
	.B(dsp_join_kb_7[18]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[29])
);
defparam \lineLoader_address_RNO[29] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[30]  (
	.A(main_basesoc_ibus_adr[28]),
	.B(dsp_join_kb_7[19]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[30])
);
defparam \lineLoader_address_RNO[30] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_RNO[31]  (
	.A(main_basesoc_ibus_adr[29]),
	.B(dsp_join_kb_8[9]),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(lineLoader_address_3[31])
);
defparam \lineLoader_address_RNO[31] .INIT="0xAACA";
// @47:6286
  LUT4 \lineLoader_address_4_RNIKRAJ1_0[17]  (
	.A(builder_array_muxed0_Z[14]),
	.B(main_basesoc_ibus_adr[15]),
	.C(main_basesoc_dbus_adr[15]),
	.D(builder_grant_rep1),
	.Z(main_cs06)
);
defparam \lineLoader_address_4_RNIKRAJ1_0[17] .INIT="0x0511";
// @47:6286
  LUT4 un4__zz__zz_decode_IS_RS2_SIGNED_20_i_RNO (
	.A(dsp_join_kb_18[9]),
	.B(N_4013),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_1)
);
defparam un4__zz__zz_decode_IS_RS2_SIGNED_20_i_RNO.INIT="0x00E0";
// @47:6286
  LUT4 lineLoader_valid_RNO_cZ (
	.A(lineLoader_fire),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(decodeStage_hit_valid),
	.D(GND_0),
	.Z(lineLoader_valid_RNO)
);
defparam lineLoader_valid_RNO_cZ.INIT="0xAEAE";
// @47:6286
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIPVF9 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(execute_arbitration_isValid),
	.C(decode_to_execute_ENV_CTRL[1]),
	.D(GND_0),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIPVF9.INIT="0x1515";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIPAHU[1]  (
	.A(dsp_join_kb_18[4]),
	.B(dsp_join_kb_6_2[0]),
	.C(dsp_join_kb_6_2[2]),
	.D(dsp_join_kb_6_2[1]),
	.Z(execute_CsrPlugin_csr_768_2_8)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIPAHU[1] .INIT="0x0001";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIF7061[1]  (
	.A(dsp_join_kb_18[4]),
	.B(dsp_join_kb_4[0]),
	.C(dsp_join_kb_6_2[2]),
	.D(dsp_join_kb_6_2[1]),
	.Z(execute_CsrPlugin_csr_772_2_8)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIF7061[1] .INIT="0x0001";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0[6] .INIT="0xE444";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.Z(io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9[6] .INIT="0xE444";
// @47:6286
  LUT4 SUM1_2 (
	.A(loader_counter_value[1]),
	.B(loader_counter_value[0]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(loader_counter_valueNext[1])
);
defparam SUM1_2.INIT="0x6AAA";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNILC9E_0[5]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.Z(N_4072)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNILC9E_0[5] .INIT="0x333B";
// @47:6286
  LUT4 _zz_decode_RS2_1_2_sqmuxa (
	.A(memory_arbitration_isValid),
	.B(execute_to_memory_SHIFT_CTRL[1]),
	.C(execute_to_memory_SHIFT_CTRL[0]),
	.D(execute_to_memory_IS_DIV),
	.Z(_zz_decode_RS2_1_2_sqmuxa_1z)
);
defparam _zz_decode_RS2_1_2_sqmuxa.INIT="0x5557";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNILC9E[5]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_7_i)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNILC9E[5] .INIT="0x8880";
// @47:6286
  LUT4 \lineLoader_address_4_RNIKRAJ1[17]  (
	.A(builder_array_muxed0_Z[14]),
	.B(main_basesoc_ibus_adr[15]),
	.C(main_basesoc_dbus_adr[15]),
	.D(builder_grant_rep1),
	.Z(N_1209_i)
);
defparam \lineLoader_address_4_RNIKRAJ1[17] .INIT="0x0A22";
// @47:6286
  LUT4 decodeStage_hit_error_RNIUNPT (
	.A(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.B(IBusCachedPlugin_cache_io_cpu_decode_error),
	.C(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1),
	.D(decodeStage_hit_valid),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0)
);
defparam decodeStage_hit_error_RNIUNPT.INIT="0x8000";
// @47:6286
  LUT4 un4__zz_when_7_0_0_a4_3_5_RNO (
	.A(dsp_join_kb_18[4]),
	.B(N_4099),
	.C(dsp_join_kb_6_2[2]),
	.D(dsp_join_kb_6_2[1]),
	.Z(un4__zz_when_7_0_0_a4_3_2)
);
defparam un4__zz_when_7_0_0_a4_3_5_RNO.INIT="0x0004";
// @47:6286
  LUT4 execute_CsrPlugin_csr_3264_2_0_a4_RNO (
	.A(execute_CsrPlugin_csr_3264_2_0_a2_0_2),
	.B(dsp_join_kb_18[4]),
	.C(dsp_join_kb_6_2[0]),
	.D(N_3969_i),
	.Z(N_4109)
);
defparam execute_CsrPlugin_csr_3264_2_0_a4_RNO.INIT="0x0200";
// @47:6286
  LUT4 _zz_execute_SHIFT_RIGHT_1_23_RNO (
	.A(_zz_execute_SRC1[23]),
	.B(_zz_execute_SRC1[8]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[23])
);
defparam _zz_execute_SHIFT_RIGHT_1_23_RNO.INIT="0xACAA";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNIFO3O_0[17]  (
	.A(_zz_execute_SRC1[17]),
	.B(_zz_execute_SRC1[14]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[17])
);
defparam \_zz_execute_SRC1_0_iv_RNIFO3O_0[17] .INIT="0xACAA";
// @47:6286
  LUT4 _zz_execute_SHIFT_RIGHT_1_17_RNO (
	.A(_zz_execute_SRC1[16]),
	.B(_zz_execute_SRC1[15]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[16])
);
defparam _zz_execute_SHIFT_RIGHT_1_17_RNO.INIT="0xACAA";
// @47:6286
  LUT4 _zz_execute_SHIFT_RIGHT_1_15_RNO (
	.A(_zz_execute_SRC1[16]),
	.B(_zz_execute_SRC1[15]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[15])
);
defparam _zz_execute_SHIFT_RIGHT_1_15_RNO.INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNIFO3O[17]  (
	.A(_zz_execute_SRC1[17]),
	.B(_zz_execute_SRC1[14]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[14])
);
defparam \_zz_execute_SRC1_0_iv_RNIFO3O[17] .INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNIFO3O[13]  (
	.A(_zz_execute_SRC1[18]),
	.B(_zz_execute_SRC1[13]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[13])
);
defparam \_zz_execute_SRC1_0_iv_RNIFO3O[13] .INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNIA8721[12]  (
	.A(_zz_execute_SRC1[19]),
	.B(_zz_execute_SRC1[12]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[12])
);
defparam \_zz_execute_SRC1_0_iv_RNIA8721[12] .INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNIB6KU[20]  (
	.A(_zz_execute_SRC1[20]),
	.B(_zz_execute_SRC1[11]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[11])
);
defparam \_zz_execute_SRC1_0_iv_RNIB6KU[20] .INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNI22S01[22]  (
	.A(_zz_execute_SRC1[22]),
	.B(_zz_execute_SRC1[9]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[9])
);
defparam \_zz_execute_SRC1_0_iv_RNI22S01[22] .INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNI22S01[23]  (
	.A(_zz_execute_SRC1[23]),
	.B(_zz_execute_SRC1[8]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[8])
);
defparam \_zz_execute_SRC1_0_iv_RNI22S01[23] .INIT="0xCACC";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNI22S01[24]  (
	.A(_zz_execute_SRC1[24]),
	.B(_zz_execute_SRC1[7]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[7])
);
defparam \_zz_execute_SRC1_0_iv_RNI22S01[24] .INIT="0xCACC";
// @47:6286
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_RNO (
	.A(_zz_execute_SRC1[25]),
	.B(_zz_execute_SRC1[6]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[6])
);
defparam _zz_execute_SHIFT_RIGHT_1_7_RNO.INIT="0xCACC";
// @47:6286
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_RNO (
	.A(_zz_execute_SRC1[26]),
	.B(_zz_execute_SRC1[5]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[5])
);
defparam _zz_execute_SHIFT_RIGHT_1_5_RNO.INIT="0xCACC";
// @47:6286
  LUT4 decode_RS2_0_sqmuxa_2 (
	.A(when_HazardSimplePlugin_l51_2_NE),
	.B(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_REGFILE_WRITE_VALID),
	.Z(decode_RS2_0_sqmuxa_2_1z)
);
defparam decode_RS2_0_sqmuxa_2.INIT="0x4000";
// @47:6286
  LUT4 decode_RS1_0_sqmuxa_2 (
	.A(when_HazardSimplePlugin_l48_2_NE),
	.B(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_REGFILE_WRITE_VALID),
	.Z(decode_RS1_0_sqmuxa_2_1z)
);
defparam decode_RS1_0_sqmuxa_2.INIT="0x4000";
// @47:6286
  LUT4 decode_RS2_0_sqmuxa_1 (
	.A(when_HazardSimplePlugin_l51_1_NE),
	.B(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
	.C(memory_arbitration_isValid),
	.D(execute_to_memory_REGFILE_WRITE_VALID),
	.Z(decode_RS2_0_sqmuxa_1_1z)
);
defparam decode_RS2_0_sqmuxa_1.INIT="0x4000";
// @47:6286
  LUT4 decode_RS1_0_sqmuxa_1 (
	.A(when_HazardSimplePlugin_l48_1_NE),
	.B(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
	.C(memory_arbitration_isValid),
	.D(execute_to_memory_REGFILE_WRITE_VALID),
	.Z(decode_RS1_0_sqmuxa_1_1z)
);
defparam decode_RS1_0_sqmuxa_1.INIT="0x4000";
// @47:6286
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_RNO (
	.A(_zz_execute_SRC1[28]),
	.B(_zz_execute_SRC1[3]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[3])
);
defparam _zz_execute_SHIFT_RIGHT_1_4_RNO.INIT="0xCACC";
// @47:6286
  LUT4 \_zz_decode_RS2_2_2[1]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted[1]),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_888)
);
defparam \_zz_decode_RS2_2_2[1] .INIT="0xCAAA";
// @47:6286
  LUT4 \_zz_decode_RS2_2_2[2]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted_0),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_889)
);
defparam \_zz_decode_RS2_2_2[2] .INIT="0xCAAA";
// @47:6286
  LUT4 \_zz_decode_RS2_2_2[3]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted[3]),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_890)
);
defparam \_zz_decode_RS2_2_2[3] .INIT="0xCAAA";
// @47:6286
  LUT4 \_zz_decode_RS2_2_3[4]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted[4]),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_4151_mux)
);
defparam \_zz_decode_RS2_2_3[4] .INIT="0xCAAA";
// @47:6286
  LUT4 \_zz_decode_RS2_2_2[4]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted[5]),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_892)
);
defparam \_zz_decode_RS2_2_2[4] .INIT="0xCAAA";
// @47:6286
  LUT4 \_zz_decode_RS2_2_2[5]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted[6]),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_893)
);
defparam \_zz_decode_RS2_2_2[5] .INIT="0xCAAA";
// @47:6286
  LUT4 \_zz_decode_RS2_2_2[6]  (
	.A(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(N_894)
);
defparam \_zz_decode_RS2_2_2[6] .INIT="0xCAAA";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNITCQV[2]  (
	.A(decode_to_execute_INSTRUCTION_2),
	.B(N_2584),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2586)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNITCQV[2] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI0GQV[3]  (
	.A(decode_to_execute_INSTRUCTION_3),
	.B(N_2616),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2618)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI0GQV[3] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI3JQV[4]  (
	.A(decode_to_execute_INSTRUCTION_4),
	.B(N_2648),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2650)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI3JQV[4] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI6MQV[5]  (
	.A(decode_to_execute_MEMORY_WR),
	.B(N_2680),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2682)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI6MQV[5] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI9PQV[6]  (
	.A(decode_to_execute_INSTRUCTION_6),
	.B(N_2712),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2714)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI9PQV[6] .INIT="0xACCC";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNIFCHO1[3]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.B(N_2744),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2746)
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNIFCHO1[3] .INIT="0xACCC";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNILPRC1[8]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.B(N_2776),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2778)
);
defparam \io_cpu_fetch_data_regNextWhen_RNILPRC1[8] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNITRQB1[9]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_1_Q[0]),
	.B(N_2808),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2810)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNITRQB1[9] .INIT="0xACCC";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNI7JIB1[1]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_1_Q[1]),
	.B(N_2840),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2842)
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNI7JIB1[1] .INIT="0xACCC";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNIAMIB1[2]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_1_Q[2]),
	.B(N_2872),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2874)
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNIAMIB1[2] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIKRPE1[12]  (
	.A(decode_to_execute_INSTRUCTION_12_rep1),
	.B(N_2904),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2906)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIKRPE1[12] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIVQ641[13]  (
	.A(decode_to_execute_INSTRUCTION_13_rep1),
	.B(N_2936),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2938)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIVQ641[13] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI4AO51[14]  (
	.A(decode_to_execute_INSTRUCTION_14),
	.B(N_2968),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_2970)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI4AO51[14] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI7DO51[15]  (
	.A(decode_to_execute_INSTRUCTION_15),
	.B(N_3000),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3002)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI7DO51[15] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIAGO51[16]  (
	.A(decode_to_execute_INSTRUCTION_16),
	.B(N_3032),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3034)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIAGO51[16] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIDJO51[17]  (
	.A(decode_to_execute_INSTRUCTION_17),
	.B(N_3064),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3066)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIDJO51[17] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNINP9E1[18]  (
	.A(decode_to_execute_INSTRUCTION_18),
	.B(N_3096),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3098)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNINP9E1[18] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIQS9E1[19]  (
	.A(decode_to_execute_INSTRUCTION_19),
	.B(N_3128),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3130)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIQS9E1[19] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIR2Q51[20]  (
	.A(decode_to_execute_INSTRUCTION_20),
	.B(N_3160),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3162)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIR2Q51[20] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIQCMA1[21]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_0_Q_0),
	.B(N_3192),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3194)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIQCMA1[21] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI7K9A1[22]  (
	.A(decode_to_execute_INSTRUCTION_mod_Q[0]),
	.B(N_3224),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3226)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI7K9A1[22] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIAN9A1[23]  (
	.A(decode_to_execute_INSTRUCTION_mod_Q[1]),
	.B(N_3256),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3258)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIAN9A1[23] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIDQ9A1[24]  (
	.A(decode_to_execute_INSTRUCTION_mod_Q[2]),
	.B(N_3288),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3290)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIDQ9A1[24] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNISA9D1[25]  (
	.A(decode_to_execute_INSTRUCTION_25),
	.B(N_3320),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3322)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNISA9D1[25] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIVD9D1[26]  (
	.A(decode_to_execute_INSTRUCTION_26),
	.B(N_3352),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3354)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIVD9D1[26] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI2H9D1[27]  (
	.A(decode_to_execute_INSTRUCTION_27),
	.B(N_3384),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3386)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI2H9D1[27] .INIT="0xACCC";
// @47:6286
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI5K9D1[28]  (
	.A(decode_to_execute_INSTRUCTION_28),
	.B(N_3416),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL[1]),
	.Z(N_3418)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI5K9D1[28] .INIT="0xACCC";
// @47:6286
  LUT4 when_DBusCachedPlugin_l458_RNIASQQ (
	.A(when_DBusCachedPlugin_l458_1z),
	.B(memory_arbitration_isValid),
	.C(memory_DivPlugin_div_done),
	.D(execute_to_memory_IS_DIV),
	.Z(when_DBusCachedPlugin_l458_RNIASQQ_1z)
);
defparam when_DBusCachedPlugin_l458_RNIASQQ.INIT="0xAEAA";
// @47:6286
  LUT4 when_DBusCachedPlugin_l458_RNIASQQ_1 (
	.A(when_DBusCachedPlugin_l458_1z),
	.B(memory_arbitration_isValid),
	.C(memory_DivPlugin_div_done),
	.D(execute_to_memory_IS_DIV),
	.Z(memory_arbitration_isStuck_i)
);
defparam when_DBusCachedPlugin_l458_RNIASQQ_1.INIT="0x5155";
// @47:6286
  LUT4 \builder_slave_sel_2_0_a2_0_7_RNIU8SD3[0]  (
	.A(builder_m2_0_a2_2),
	.B(builder_array_muxed0_Z[26]),
	.C(builder_slave_sel_2_0_a2_0_8_0),
	.D(builder_slave_sel_2_0_a2_0_7[0]),
	.Z(builder_basesoc_adr_8)
);
defparam \builder_slave_sel_2_0_a2_0_7_RNIU8SD3[0] .INIT="0x8000";
// @47:6286
  LUT4 when_DBusCachedPlugin_l458_RNIASQQ_0 (
	.A(when_DBusCachedPlugin_l458_1z),
	.B(memory_arbitration_isValid),
	.C(memory_DivPlugin_div_done),
	.D(execute_to_memory_IS_DIV),
	.Z(memory_DivPlugin_accumulator_2_sqmuxa_i)
);
defparam when_DBusCachedPlugin_l458_RNIASQQ_0.INIT="0x5D55";
// @47:6286
  LUT4 lineLoader_flushPending_RNO_0 (
	.A(IBusCachedPlugin_cache_io_flush),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2),
	.C(lineLoader_valid),
	.D(lineLoader_flushPending),
	.Z(lineLoader_flushPending_1_sqmuxa_i)
);
defparam lineLoader_flushPending_RNO_0.INIT="0xABAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_7_0_RNIRVFA5 (
	.A(N_894),
	.B(N_861),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[7])
);
defparam _zz_decode_RS2_2_1_cry_7_0_RNIRVFA5.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_5_0_RNIPTA85 (
	.A(N_893),
	.B(N_860),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[6])
);
defparam _zz_decode_RS2_2_1_cry_5_0_RNIPTA85.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_5_0_RNIT6125 (
	.A(N_892),
	.B(N_859),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[5])
);
defparam _zz_decode_RS2_2_1_cry_5_0_RNIT6125.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_3_0_RNI03465 (
	.A(N_4151_mux),
	.B(N_858),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[4])
);
defparam _zz_decode_RS2_2_1_cry_3_0_RNI03465.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_3_0_RNI9A265 (
	.A(N_890),
	.B(N_857),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[3])
);
defparam _zz_decode_RS2_2_1_cry_3_0_RNI9A265.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_1_0_RNIPUB95 (
	.A(N_888),
	.B(N_855),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[1])
);
defparam _zz_decode_RS2_2_1_cry_1_0_RNIPUB95.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_1_0_RNILH285 (
	.A(N_889),
	.B(N_856),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[2])
);
defparam _zz_decode_RS2_2_1_cry_1_0_RNILH285.INIT="0xCAAA";
// @47:6286
  LUT4 dataCache_1_io_cpu_writeBack_isValid_RNIVBD86 (
	.A(_zz_writeBack_DBusCachedPlugin_rspShifted_2[1]),
	.B(N_896),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(_zz_decode_RS2_2_sn_N_2),
	.Z(N_930)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIVBD86.INIT="0xCCAC";
// @47:6286
  LUT4 dataCache_1_io_cpu_writeBack_isValid_RNI8UR56 (
	.A(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]),
	.B(N_900),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(_zz_decode_RS2_2_sn_N_2),
	.Z(N_934)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI8UR56.INIT="0xCCAC";
// @47:6286
  LUT4 dataCache_1_io_cpu_writeBack_isValid_RNIE13A6 (
	.A(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B(N_902),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(_zz_decode_RS2_2_sn_N_2),
	.Z(N_936)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIE13A6.INIT="0xCCAC";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_1_0_RNIFI955 (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_888),
	.D(N_855),
	.Z(lastStageRegFileWrite_payload_data[1])
);
defparam _zz_decode_RS2_2_1_cry_1_0_RNIFI955.INIT="0x5410";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_5_0_RNIFH845 (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_893),
	.D(N_860),
	.Z(lastStageRegFileWrite_payload_data[6])
);
defparam _zz_decode_RS2_2_1_cry_5_0_RNIFH845.INIT="0x5410";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_7_0_RNIHJD65 (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_894),
	.D(N_861),
	.Z(lastStageRegFileWrite_payload_data[7])
);
defparam _zz_decode_RS2_2_1_cry_7_0_RNIHJD65.INIT="0x5410";
// @47:6286
  LUT4 iBusWishbone_STB_sx_RNIGBAP (
	.A(builder_grant),
	.B(N_1221),
	.C(main_basesoc_ibus_adr_1),
	.D(iBusWishbone_STB_sx),
	.Z(_zz_iBusWishbone_ADR_0_sqmuxa)
);
defparam iBusWishbone_STB_sx_RNIGBAP.INIT="0x1110";
// @47:6286
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIV2GO1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(CO1),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(writeBack_arbitration_flushNext)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIV2GO1.INIT="0xECCC";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_s_31_0_RNIL8FU8 (
	.A(N_952),
	.B(N_885),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[31])
);
defparam _zz_decode_RS2_2_1_s_31_0_RNIL8FU8.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_29_0_RNIBBG69 (
	.A(N_951),
	.B(N_884),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[30])
);
defparam _zz_decode_RS2_2_1_cry_29_0_RNIBBG69.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_29_0_RNICCB49 (
	.A(N_950),
	.B(N_883),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[29])
);
defparam _zz_decode_RS2_2_1_cry_29_0_RNICCB49.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_27_0_RNIUPB69 (
	.A(N_949),
	.B(N_882),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[28])
);
defparam _zz_decode_RS2_2_1_cry_27_0_RNIUPB69.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_27_0_RNIRMB69 (
	.A(N_948),
	.B(N_881),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[27])
);
defparam _zz_decode_RS2_2_1_cry_27_0_RNIRMB69.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_25_0_RNIMF969 (
	.A(N_947),
	.B(N_880),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[26])
);
defparam _zz_decode_RS2_2_1_cry_25_0_RNIMF969.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_25_0_RNISN649 (
	.A(N_946),
	.B(N_879),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[25])
);
defparam _zz_decode_RS2_2_1_cry_25_0_RNISN649.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_23_0_RNING449 (
	.A(N_945),
	.B(N_878),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[24])
);
defparam _zz_decode_RS2_2_1_cry_23_0_RNING449.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_23_0_RNIKD449 (
	.A(N_944),
	.B(N_877),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[23])
);
defparam _zz_decode_RS2_2_1_cry_23_0_RNIKD449.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_21_0_RNI6R469 (
	.A(N_943),
	.B(N_876),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[22])
);
defparam _zz_decode_RS2_2_1_cry_21_0_RNI6R469.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_21_0_RNIC3249 (
	.A(N_942),
	.B(N_875),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[21])
);
defparam _zz_decode_RS2_2_1_cry_21_0_RNIC3249.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_19_0_RNIGD739 (
	.A(N_941),
	.B(N_874),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[20])
);
defparam _zz_decode_RS2_2_1_cry_19_0_RNIGD739.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_19_0_RNI83539 (
	.A(N_940),
	.B(N_873),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[19])
);
defparam _zz_decode_RS2_2_1_cry_19_0_RNI83539.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_17_0_RNIQG559 (
	.A(N_939),
	.B(N_872),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[18])
);
defparam _zz_decode_RS2_2_1_cry_17_0_RNIQG559.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_17_0_RNI0P239 (
	.A(N_938),
	.B(N_871),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[17])
);
defparam _zz_decode_RS2_2_1_cry_17_0_RNI0P239.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_15_0_RNIRH039 (
	.A(N_937),
	.B(N_870),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[16])
);
defparam _zz_decode_RS2_2_1_cry_15_0_RNIRH039.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_15_0_RNII0VC7 (
	.A(N_936),
	.B(N_869),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[15])
);
defparam _zz_decode_RS2_2_1_cry_15_0_RNII0VC7.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_13_0_RNIF3238 (
	.A(N_935),
	.B(N_868),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[14])
);
defparam _zz_decode_RS2_2_1_cry_13_0_RNIF3238.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_13_0_RNIAPL87 (
	.A(N_934),
	.B(N_867),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[13])
);
defparam _zz_decode_RS2_2_1_cry_13_0_RNIAPL87.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_11_0_RNIL5U28 (
	.A(N_933),
	.B(N_866),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[12])
);
defparam _zz_decode_RS2_2_1_cry_11_0_RNIL5U28.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_11_0_RNIG0U28 (
	.A(N_932),
	.B(N_865),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[11])
);
defparam _zz_decode_RS2_2_1_cry_11_0_RNIG0U28.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_9_0_RNI2RAN7 (
	.A(N_931),
	.B(N_864),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[10])
);
defparam _zz_decode_RS2_2_1_cry_9_0_RNI2RAN7.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_9_0_RNIM2IV6 (
	.A(N_930),
	.B(N_863),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[9])
);
defparam _zz_decode_RS2_2_1_cry_9_0_RNIM2IV6.INIT="0xCAAA";
// @47:6286
  LUT4 _zz_decode_RS2_2_1_cry_7_0_RNIJ5LL7 (
	.A(N_929),
	.B(N_862),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_IS_MUL),
	.Z(_zz_decode_RS2_2[8])
);
defparam _zz_decode_RS2_2_1_cry_7_0_RNIJ5LL7.INIT="0xCAAA";
// @47:6286
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNO (
	.A(un4__zz_when_7),
	.B(un4__zz_when_2),
	.C(memory_arbitration_isValid),
	.D(execute_to_memory_BRANCH_DO),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_0)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNO.INIT="0x0888";
// @47:6286
  LUT4 decodeStage_hit_error_RNIVE5V (
	.A(decode_arbitration_isStuckByOthers),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(IBusCachedPlugin_cache_io_cpu_decode_error),
	.D(decodeStage_hit_valid),
	.Z(decodeStage_hit_error_RNIVE5V_1z)
);
defparam decodeStage_hit_error_RNIVE5V.INIT="0x1511";
// @47:6286
  LUT4 decode_arbitration_flushNext_RNISBRV (
	.A(decode_arbitration_isStuckByOthers),
	.B(decode_arbitration_flushNext),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(decodeStage_hit_valid),
	.Z(IBusCachedPlugin_iBusRsp_flush_0)
);
defparam decode_arbitration_flushNext_RNISBRV.INIT="0x44F4";
// @47:6286
  LUT4 lineLoader_flushPending_RNO (
	.A(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2),
	.B(lineLoader_valid),
	.C(lineLoader_flushPending),
	.D(GND_0),
	.Z(when_InstructionCache_l351_i)
);
defparam lineLoader_flushPending_RNO.INIT="0xEFEF";
// @47:6286
  LUT4 lineLoader_cmdSent_RNO (
	.A(_zz_iBus_rsp_valid),
	.B(lineLoader_wordIndex_5[2]),
	.C(lineLoader_wordIndex_5[1]),
	.D(lineLoader_wordIndex_5[0]),
	.Z(lineLoader_fire_i)
);
defparam lineLoader_cmdSent_RNO.INIT="0x7FFF";
// @47:6286
  LUT4 un1_CsrPlugin_interrupt_valid21_i (
	.A(_zz_when_CsrPlugin_l952_2),
	.B(CsrPlugin_mstatus_MIE),
	.C(CsrPlugin_mip_MSIP),
	.D(CsrPlugin_mie_MSIE),
	.Z(un1_CsrPlugin_interrupt_valid21_i_1z)
);
defparam un1_CsrPlugin_interrupt_valid21_i.INIT="0xC888";
// @47:6286
  LUT4 \io_cpu_fetch_data_regNextWhen_RNIRSN2[5]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4084_1_i)
);
defparam \io_cpu_fetch_data_regNextWhen_RNIRSN2[5] .INIT="0xDDDD";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_65_RNIF5OKO (
	.A0(N_82_0),
	.B0(N_90_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_65),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_2),
	.D1(_zz_execute_SRC2_5_3),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[15])
);
defparam _zz_execute_SHIFT_RIGHT_1_65_RNIF5OKO.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_65_RNIF5OKO.INIT1="0xccca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_4_RNIH9I78 (
	.A0(N_4),
	.B0(N_6),
	.C0(_zz_execute_SRC2_5_1),
	.D0(GND_0),
	.A1(N_8),
	.B1(N_10),
	.C1(_zz_execute_SRC2_5_1),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_2),
	.Z(N_70_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_4_RNIH9I78.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_4_RNIH9I78.INIT1="0xcaca";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNIVG4D3[24]  (
	.A0(_zz_execute_SRC1[7]),
	.B0(_zz_execute_SRC1[24]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[6]),
	.B1(_zz_execute_SRC1[25]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_25)
);
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3[24] .INIT0="0xacac";
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3[24] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_iv_RNI5TTH2[2]  (
	.A0(_zz_execute_SRC1[3]),
	.B0(_zz_execute_SRC1[28]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[2]),
	.B1(_zz_execute_SRC1[29]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_29)
);
defparam \_zz_execute_SRC1_iv_RNI5TTH2[2] .INIT0="0xacac";
defparam \_zz_execute_SRC1_iv_RNI5TTH2[2] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNIF9EC4[27]  (
	.A0(_zz_execute_SRC1[5]),
	.B0(_zz_execute_SRC1[26]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[27]),
	.B1(decode_to_execute_INSTRUCTION_m_0[19]),
	.C1(execute_RS1_m[4]),
	.D1(un2_execute_FullBarrelShifterPlugin_reversed),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_27)
);
defparam \_zz_execute_SRC1_0_iv_RNIF9EC4[27] .INIT0="0xacac";
defparam \_zz_execute_SRC1_0_iv_RNIF9EC4[27] .INIT1="0xfcaa";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIKD728 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_15),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_939)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIKD728.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIKD728.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 \execute_BranchPlugin_branch_src2[4]  (
	.A0(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.B0(dsp_join_kb_9_0),
	.C0(dsp_split_kb_11),
	.D0(GND_0),
	.A1(decode_to_execute_INSTRUCTION_20),
	.B1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.C1(GND_0),
	.D1(GND_0),
	.SEL(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.Z(dsp_join_kb_20_10)
);
defparam \execute_BranchPlugin_branch_src2[4] .INIT0="0xcaca";
defparam \execute_BranchPlugin_branch_src2[4] .INIT1="0x2222";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_1[0]  (
	.A0(dBusWishbone_DAT_MISO_regNext[0]),
	.B0(stageB_dataReadRsp_0_0),
	.C0(stageB_mmuRsp_isIoAccess),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[16]),
	.B1(stageB_dataReadRsp_0_16),
	.C1(stageB_mmuRsp_isIoAccess),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(N_1073)
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[0] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[0] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[1]  (
	.A0(dBusWishbone_DAT_MISO_regNext[9]),
	.B0(stageB_dataReadRsp_0_9),
	.C0(stageB_mmuRsp_isIoAccess),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[25]),
	.B1(stageB_dataReadRsp_0_25),
	.C1(stageB_mmuRsp_isIoAccess),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted_2[1])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[1] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[1] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_1[1]  (
	.A0(dBusWishbone_DAT_MISO_regNext[1]),
	.B0(stageB_dataReadRsp_0_1),
	.C0(stageB_mmuRsp_isIoAccess),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[17]),
	.B1(stageB_dataReadRsp_0_17),
	.C1(stageB_mmuRsp_isIoAccess),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(N_1074)
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[1] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[1] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_2[4]  (
	.A0(dBusWishbone_DAT_MISO_regNext[13]),
	.B0(stageB_dataReadRsp_0_13),
	.C0(stageB_mmuRsp_isIoAccess),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[29]),
	.B1(stageB_dataReadRsp_0_29),
	.C1(stageB_mmuRsp_isIoAccess),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2[4] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2[4] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_1[4]  (
	.A0(dBusWishbone_DAT_MISO_regNext[5]),
	.B0(stageB_dataReadRsp_0_5),
	.C0(stageB_mmuRsp_isIoAccess),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[21]),
	.B1(stageB_dataReadRsp_0_21),
	.C1(stageB_mmuRsp_isIoAccess),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(N_1078)
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[4] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[4] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_2[6]  (
	.A0(dBusWishbone_DAT_MISO_regNext[15]),
	.B0(stageB_dataReadRsp_0_15),
	.C0(stageB_mmuRsp_isIoAccess_rep1),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[31]),
	.B1(stageB_dataReadRsp_0_31),
	.C1(stageB_mmuRsp_isIoAccess_rep1),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2[6] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2[6] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_1[6]  (
	.A0(dBusWishbone_DAT_MISO_regNext[7]),
	.B0(stageB_dataReadRsp_0_7),
	.C0(stageB_mmuRsp_isIoAccess_rep1),
	.D0(GND_0),
	.A1(dBusWishbone_DAT_MISO_regNext[23]),
	.B1(stageB_dataReadRsp_0_23),
	.C1(stageB_mmuRsp_isIoAccess_rep1),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(N_1080)
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[6] .INIT0="0xacac";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_1[6] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_3[2]  (
	.A0(dataCache_1_io_cpu_writeBack_data_0),
	.B0(dataCache_1_io_cpu_writeBack_data_16),
	.C0(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D0(GND_0),
	.A1(dataCache_1_io_cpu_writeBack_data_8),
	.B1(dataCache_1_io_cpu_writeBack_data_24),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted[3])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[2] .INIT0="0xcaca";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[2] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_3[3]  (
	.A0(dataCache_1_io_cpu_writeBack_data_1),
	.B0(dataCache_1_io_cpu_writeBack_data_17),
	.C0(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D0(GND_0),
	.A1(dataCache_1_io_cpu_writeBack_data_9),
	.B1(dataCache_1_io_cpu_writeBack_data_25),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted[4])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[3] .INIT0="0xcaca";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[3] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 \_zz_writeBack_DBusCachedPlugin_rspShifted_3[5]  (
	.A0(dataCache_1_io_cpu_writeBack_data_3),
	.B0(dataCache_1_io_cpu_writeBack_data_19),
	.C0(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D0(GND_0),
	.A1(dataCache_1_io_cpu_writeBack_data_11),
	.B1(dataCache_1_io_cpu_writeBack_data_27),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted[6])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[5] .INIT0="0xcaca";
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[5] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNIVG4D3[25]  (
	.A0(_zz_execute_SRC1[6]),
	.B0(_zz_execute_SRC1[25]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[5]),
	.B1(_zz_execute_SRC1[26]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_26)
);
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3[25] .INIT0="0xacac";
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3[25] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNIVG4D3[23]  (
	.A0(_zz_execute_SRC1[8]),
	.B0(_zz_execute_SRC1[23]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[7]),
	.B1(_zz_execute_SRC1[24]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_24)
);
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3[23] .INIT0="0xacac";
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3[23] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNIVG4D3_0[25]  (
	.A0(_zz_execute_SRC1[5]),
	.B0(_zz_execute_SRC1[26]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[6]),
	.B1(_zz_execute_SRC1[25]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_6)
);
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3_0[25] .INIT0="0xcaca";
defparam \_zz_execute_SRC1_0_iv_RNIVG4D3_0[25] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNILP5T4[12]  (
	.A0(CsrPlugin_csrMapping_readDataInit[12]),
	.B0(_zz_execute_SRC1[12]),
	.C0(_zz_execute_SRC2_5[12]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[12]),
	.B1(_zz_execute_SRC2_5[12]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_762)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNILP5T4[12] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNILP5T4[12] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI258L4[13]  (
	.A0(CsrPlugin_csrMapping_readDataInit[13]),
	.B0(_zz_execute_SRC1[13]),
	.C0(_zz_execute_SRC2_5[13]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[13]),
	.B1(_zz_execute_SRC2_5[13]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_763)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI258L4[13] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI258L4[13] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIGH8L4[15]  (
	.A0(CsrPlugin_csrMapping_readDataInit[15]),
	.B0(_zz_execute_SRC1[15]),
	.C0(_zz_execute_SRC2_5_15),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[15]),
	.B1(_zz_execute_SRC2_5_15),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_765)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIGH8L4[15] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIGH8L4[15] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIVSDJ1[13]  (
	.A0(decode_to_execute_SRC1_CTRL[0]),
	.B0(decode_to_execute_SRC1_CTRL[1]),
	.C0(dsp_join_kb_11[6]),
	.D0(GND_0),
	.A1(CsrPlugin_csrMapping_readDataInit[13]),
	.B1(_zz_execute_SRC1[13]),
	.C1(decode_to_execute_INSTRUCTION_12),
	.D1(GND_0),
	.SEL(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[13])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIVSDJ1[13] .INIT0="0x1010";
defparam \CsrPlugin_csrMapping_readDataInit_RNIVSDJ1[13] .INIT1="0x2e2e";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIJA6J4[5]  (
	.A0(CsrPlugin_csrMapping_readDataInit[5]),
	.B0(_zz_execute_SRC1[5]),
	.C0(_zz_execute_SRC2_5[5]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[5]),
	.B1(_zz_execute_SRC2_5[5]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_755)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIJA6J4[5] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIJA6J4[5] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNISJ6J4[6]  (
	.A0(CsrPlugin_csrMapping_readDataInit[6]),
	.B0(_zz_execute_SRC1[6]),
	.C0(_zz_execute_SRC2_5[6]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[6]),
	.B1(_zz_execute_SRC2_5[6]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_756)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNISJ6J4[6] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNISJ6J4[6] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI5T6J4[7]  (
	.A0(CsrPlugin_csrMapping_readDataInit[7]),
	.B0(_zz_execute_SRC1[7]),
	.C0(_zz_execute_SRC2_5[7]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[7]),
	.B1(_zz_execute_SRC2_5[7]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_757)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI5T6J4[7] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI5T6J4[7] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIE67J4[8]  (
	.A0(CsrPlugin_csrMapping_readDataInit[8]),
	.B0(_zz_execute_SRC1[8]),
	.C0(_zz_execute_SRC2_5[8]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[8]),
	.B1(_zz_execute_SRC2_5[8]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_758)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIE67J4[8] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIE67J4[8] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI935R4[9]  (
	.A0(CsrPlugin_csrMapping_readDataInit[9]),
	.B0(_zz_execute_SRC1[9]),
	.C0(_zz_execute_SRC2_5[9]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[9]),
	.B1(_zz_execute_SRC2_5[9]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_759)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI935R4[9] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI935R4[9] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIBNNJ4[30]  (
	.A0(CsrPlugin_csrMapping_readDataInit[30]),
	.B0(_zz_execute_SRC1[30]),
	.C0(_zz_execute_SRC2_5_30),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[30]),
	.B1(_zz_execute_SRC2_5_30),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_780)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIBNNJ4[30] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIBNNJ4[30] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIDGNR4[29]  (
	.A0(CsrPlugin_csrMapping_readDataInit[29]),
	.B0(_zz_execute_SRC1[29]),
	.C0(_zz_execute_SRC2_5_29),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[29]),
	.B1(_zz_execute_SRC2_5_29),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_779)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIDGNR4[29] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIDGNR4[29] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI13784[27]  (
	.A0(CsrPlugin_csrMapping_readDataInit[27]),
	.B0(_zz_execute_SRC1[27]),
	.C0(_zz_execute_SRC2_5[27]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[27]),
	.B1(_zz_execute_SRC2_5[27]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_777)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI13784[27] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI13784[27] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIQR684[26]  (
	.A0(CsrPlugin_csrMapping_readDataInit[26]),
	.B0(_zz_execute_SRC1[26]),
	.C0(_zz_execute_SRC2_5[26]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[26]),
	.B1(_zz_execute_SRC2_5[26]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_776)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIQR684[26] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIQR684[26] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNILRBT4[25]  (
	.A0(CsrPlugin_csrMapping_readDataInit[25]),
	.B0(_zz_execute_SRC1[25]),
	.C0(_zz_execute_SRC2_5_25),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[25]),
	.B1(_zz_execute_SRC2_5_25),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_775)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNILRBT4[25] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNILRBT4[25] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIEF684[24]  (
	.A0(CsrPlugin_csrMapping_readDataInit[24]),
	.B0(_zz_execute_SRC1[24]),
	.C0(_zz_execute_SRC2_5_24),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[24]),
	.B1(_zz_execute_SRC2_5_24),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_774)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIEF684[24] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIEF684[24] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI78684[23]  (
	.A0(CsrPlugin_csrMapping_readDataInit[23]),
	.B0(_zz_execute_SRC1[23]),
	.C0(_zz_execute_SRC2_5[23]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[23]),
	.B1(_zz_execute_SRC2_5[23]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_773)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI78684[23] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI78684[23] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI01684[22]  (
	.A0(CsrPlugin_csrMapping_readDataInit[22]),
	.B0(_zz_execute_SRC1[22]),
	.C0(_zz_execute_SRC2_5[22]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[22]),
	.B1(_zz_execute_SRC2_5[22]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_772)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI01684[22] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI01684[22] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIPP584[21]  (
	.A0(CsrPlugin_csrMapping_readDataInit[21]),
	.B0(_zz_execute_SRC1[21]),
	.C0(_zz_execute_SRC2_5[21]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[21]),
	.B1(_zz_execute_SRC2_5[21]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_771)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIPP584[21] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIPP584[21] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIQVAT4[20]  (
	.A0(CsrPlugin_csrMapping_readDataInit[20]),
	.B0(_zz_execute_SRC1[20]),
	.C0(_zz_execute_SRC2_5[20]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[20]),
	.B1(_zz_execute_SRC2_5[20]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_770)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIQVAT4[20] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIQVAT4[20] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIQM184[19]  (
	.A0(CsrPlugin_csrMapping_readDataInit[19]),
	.B0(_zz_execute_SRC1[19]),
	.C0(_zz_execute_SRC2_5[19]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[19]),
	.B1(_zz_execute_SRC2_5[19]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_769)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIQM184[19] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIQM184[19] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \_zz_decode_RS2_3[14]  (
	.A0(CsrPlugin_csrMapping_readDataInit_8),
	.B0(_zz_execute_SRC1[18]),
	.C0(_zz_execute_SRC2_5_18),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[18]),
	.B1(_zz_execute_SRC2_5_18),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_768)
);
defparam \_zz_decode_RS2_3[14] .INIT0="0xaac0";
defparam \_zz_decode_RS2_3[14] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIUV8L4[17]  (
	.A0(CsrPlugin_csrMapping_readDataInit[17]),
	.B0(_zz_execute_SRC1[17]),
	.C0(_zz_execute_SRC2_5[17]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[17]),
	.B1(_zz_execute_SRC2_5[17]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_767)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIUV8L4[17] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIUV8L4[17] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNINO8L4[16]  (
	.A0(CsrPlugin_csrMapping_readDataInit[16]),
	.B0(_zz_execute_SRC1[16]),
	.C0(_zz_execute_SRC2_5[16]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[16]),
	.B1(_zz_execute_SRC2_5[16]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_766)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNINO8L4[16] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNINO8L4[16] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_iv_RNIN42S2[2]  (
	.A0(_zz_execute_SRC1[2]),
	.B0(_zz_execute_SRC1[29]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[1]),
	.B1(_zz_execute_SRC1[30]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_30)
);
defparam \_zz_execute_SRC1_iv_RNIN42S2[2] .INIT0="0xacac";
defparam \_zz_execute_SRC1_iv_RNIN42S2[2] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNICMJS3[27]  (
	.A0(_zz_execute_SRC1[27]),
	.B0(decode_to_execute_INSTRUCTION_m_0[19]),
	.C0(execute_RS1_m[4]),
	.D0(un2_execute_FullBarrelShifterPlugin_reversed),
	.A1(_zz_execute_SRC1[3]),
	.B1(_zz_execute_SRC1[28]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_28)
);
defparam \_zz_execute_SRC1_0_iv_RNICMJS3[27] .INIT0="0xfcaa";
defparam \_zz_execute_SRC1_0_iv_RNICMJS3[27] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_iv_RNI5TTH2_0[2]  (
	.A0(_zz_execute_SRC1[2]),
	.B0(_zz_execute_SRC1[29]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[3]),
	.B1(_zz_execute_SRC1[28]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_3)
);
defparam \_zz_execute_SRC1_iv_RNI5TTH2_0[2] .INIT0="0xcaca";
defparam \_zz_execute_SRC1_iv_RNI5TTH2_0[2] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_35_RNO (
	.A0(_zz_execute_SRC1[1]),
	.B0(_zz_execute_SRC1[30]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[2]),
	.B1(_zz_execute_SRC1[29]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_2_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_35_RNO.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_35_RNO.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_34_RNO (
	.A0(_zz_execute_SRC1[0]),
	.B0(_zz_execute_SRC1[31]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[1]),
	.B1(_zz_execute_SRC1[30]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_0),
	.Z(N_1)
);
defparam _zz_execute_SHIFT_RIGHT_1_34_RNO.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_34_RNO.INIT1="0xcaca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIEA0U4 (
	.A0(N_1073),
	.B0(_zz_writeBack_DBusCachedPlugin_rspShifted_2[0]),
	.C0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.A1(_zz_decode_RS2_2_sn_N_2),
	.B1(execute_MUL_HH_1[0]),
	.C1(dsp_split_kb_9[0]),
	.D1(dsp_split_kb_72_0[0]),
	.SEL(when_MulPlugin_l147_1z),
	.Z(_zz_decode_RS2_2[0])
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIEA0U4.INIT0="0xcfa0";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIEA0U4.INIT1="0xb1e4";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIV1905[1]  (
	.A0(CsrPlugin_csrMapping_readDataInit[1]),
	.B0(_zz_execute_SRC1[1]),
	.C0(_zz_execute_SRC2_5_1),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[1]),
	.B1(_zz_execute_SRC2_5_1),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_751)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIV1905[1] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIV1905[1] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNI0EI54[2]  (
	.A0(CsrPlugin_csrMapping_readDataInit[2]),
	.B0(_zz_execute_SRC1[2]),
	.C0(_zz_execute_SRC2_5_2),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[2]),
	.B1(_zz_execute_SRC2_5_2),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_752)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI0EI54[2] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNI0EI54[2] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNID54U4[3]  (
	.A0(CsrPlugin_csrMapping_readDataInit[3]),
	.B0(_zz_execute_SRC1[3]),
	.C0(_zz_execute_SRC2_5_3),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[3]),
	.B1(_zz_execute_SRC2_5_3),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_753)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNID54U4[3] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNID54U4[3] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNISGHO4[4]  (
	.A0(CsrPlugin_csrMapping_readDataInit[4]),
	.B0(_zz_execute_SRC1[4]),
	.C0(_zz_execute_SRC2_5_4),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[4]),
	.B1(_zz_execute_SRC2_5_4),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_754)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNISGHO4[4] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNISGHO4[4] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIUIIU6 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
	.A1(dataCache_1_io_cpu_writeBack_data_5),
	.B1(dataCache_1_io_cpu_writeBack_data_21),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_929)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIUIIU6.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIUIIU6.INIT1="0xcaca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIQL408 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_14),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_938)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIQL408.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIQL408.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNI0S408 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_16),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_940)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI0S408.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNI0S408.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNI86708 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_17),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_941)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI86708.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNI86708.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIB9708 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_18),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_942)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIB9708.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIB9708.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNI51A28 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_19),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_943)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI51A28.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNI51A28.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIHF708 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_20),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_944)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIHF708.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIHF708.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNINL708 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_22),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_946)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNINL708.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNINL708.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIHDA28 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_23),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_947)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIHDA28.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIHDA28.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIKGA28 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_24),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_948)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIKGA28.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIKGA28.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNINJA28 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_25),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_949)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNINJA28.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNINJA28.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNI32808 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_26),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_950)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI32808.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNI32808.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNI21D28 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_27),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_951)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI21D28.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNI21D28.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIEFA08 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_28),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_952)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIEFA08.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIEFA08.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIKI708 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_21),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_945)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIKI708.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIKI708.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNINI408 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
	.A1(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.B1(dataCache_1_io_cpu_writeBack_data_13),
	.C1(memory_to_writeBack_INSTRUCTION_6),
	.D1(memory_to_writeBack_INSTRUCTION_7),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_937)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNINI408.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNINI408.INIT1="0xc0ca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNIG9607 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
	.A1(dataCache_1_io_cpu_writeBack_data_8),
	.B1(dataCache_1_io_cpu_writeBack_data_24),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_932)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIG9607.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNIG9607.INIT1="0xcaca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNILE607 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
	.A1(dataCache_1_io_cpu_writeBack_data_9),
	.B1(dataCache_1_io_cpu_writeBack_data_25),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_933)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNILE607.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNILE607.INIT1="0xcaca";
// @47:6286
  WIDEFN9 dataCache_1_io_cpu_writeBack_isValid_RNID8807 (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C0(memory_to_writeBack_INSTRUCTION_7),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
	.A1(dataCache_1_io_cpu_writeBack_data_11),
	.B1(dataCache_1_io_cpu_writeBack_data_27),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_935)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNID8807.INIT0="0x3b08";
defparam dataCache_1_io_cpu_writeBack_isValid_RNID8807.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_20_RNIOR1TB (
	.A0(N_20_0),
	.B0(N_22),
	.C0(_zz_execute_SRC2_5_1),
	.D0(GND_0),
	.A1(N_24),
	.B1(N_26),
	.C1(_zz_execute_SRC2_5_1),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_2),
	.Z(N_86_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_20_RNIOR1TB.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_20_RNIOR1TB.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_107_RNO (
	.A0(N_8),
	.B0(N_10),
	.C0(_zz_execute_SRC2_5_1),
	.D0(GND_0),
	.A1(N_12),
	.B1(N_14),
	.C1(_zz_execute_SRC2_5_1),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_2),
	.Z(N_74_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_107_RNO.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_107_RNO.INIT1="0xcaca";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_iv_RNIJ5T1I[2]  (
	.A0(N_24),
	.B0(N_26),
	.C0(_zz_execute_SRC2_5_1),
	.D0(GND_0),
	.A1(N_28),
	.B1(N_30),
	.C1(_zz_execute_SRC2_5_1),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_2),
	.Z(N_90_0)
);
defparam \_zz_execute_SRC1_iv_RNIJ5T1I[2] .INIT0="0xcaca";
defparam \_zz_execute_SRC1_iv_RNIJ5T1I[2] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_54_RNIFBL85 (
	.A0(N_54),
	.B0(N_58),
	.C0(_zz_execute_SRC2_5_2),
	.D0(GND_0),
	.A1(N_62),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_2),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_3),
	.Z(N_120_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_54_RNIFBL85.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_54_RNIFBL85.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_147 (
	.A0(N_81_0),
	.B0(N_89_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_64),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_2),
	.D1(_zz_execute_SRC2_5_3),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[14])
);
defparam _zz_execute_SHIFT_RIGHT_1_147.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_147.INIT1="0xccca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_87_RNIG14J5 (
	.A0(N_79_0),
	.B0(N_87_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_95_0),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[12])
);
defparam _zz_execute_SHIFT_RIGHT_1_87_RNIG14J5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_87_RNIG14J5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_77_RNIF00K5 (
	.A0(N_77_0),
	.B0(N_85_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_93_0),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[10])
);
defparam _zz_execute_SHIFT_RIGHT_1_77_RNIF00K5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_77_RNIF00K5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_75_RNI414J5 (
	.A0(N_75_0),
	.B0(N_83_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_91_0),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[8])
);
defparam _zz_execute_SHIFT_RIGHT_1_75_RNI414J5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_75_RNI414J5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_73_RNITFTQ5 (
	.A0(N_73_0),
	.B0(N_81_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_89_0),
	.B1(N_97_0),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[6])
);
defparam _zz_execute_SHIFT_RIGHT_1_73_RNITFTQ5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_73_RNITFTQ5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_67_RNIDF5P5 (
	.A0(N_67),
	.B0(N_75_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_83_0),
	.B1(N_91_0),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[0])
);
defparam _zz_execute_SHIFT_RIGHT_1_67_RNIDF5P5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_67_RNIDF5P5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_94_RNIA7KUF (
	.A0(N_86_0),
	.B0(N_94_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(decode_to_execute_SHIFT_CTRL[0]),
	.B1(decode_to_execute_SHIFT_CTRL[1]),
	.C1(execute_FullBarrelShifterPlugin_reversed_21),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[19])
);
defparam _zz_execute_SHIFT_RIGHT_1_94_RNIA7KUF.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_94_RNIA7KUF.INIT1="0x8080";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_84_RNIDQFB4 (
	.A0(N_84_0),
	.B0(N_92_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(decode_to_execute_SHIFT_CTRL[0]),
	.B1(decode_to_execute_SHIFT_CTRL[1]),
	.C1(execute_FullBarrelShifterPlugin_reversed_21),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[17])
);
defparam _zz_execute_SHIFT_RIGHT_1_84_RNIDQFB4.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_84_RNIDQFB4.INIT1="0x8080";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_80_RNIAPH07 (
	.A0(N_80_0),
	.B0(N_88_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_63),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_2),
	.D1(_zz_execute_SRC2_5_3),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[13])
);
defparam _zz_execute_SHIFT_RIGHT_1_80_RNIAPH07.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_80_RNIAPH07.INIT1="0xccca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_78_RNI1FC5H (
	.A0(N_78_0),
	.B0(N_86_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_94_0),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[11])
);
defparam _zz_execute_SHIFT_RIGHT_1_78_RNI1FC5H.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_78_RNI1FC5H.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_76_RNI228I5 (
	.A0(N_76_0),
	.B0(N_84_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_92_0),
	.B1(_zz_execute_SHIFT_RIGHT_1[32]),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[9])
);
defparam _zz_execute_SHIFT_RIGHT_1_76_RNI228I5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_76_RNI228I5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_78_RNITP29P (
	.A0(N_70_0),
	.B0(N_78_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_86_0),
	.B1(N_94_0),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[3])
);
defparam _zz_execute_SHIFT_RIGHT_1_78_RNITP29P.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_78_RNITP29P.INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_68_RNICG9O5 (
	.A0(N_68),
	.B0(N_76_0),
	.C0(_zz_execute_SRC2_5_3),
	.D0(GND_0),
	.A1(N_84_0),
	.B1(N_92_0),
	.C1(_zz_execute_SRC2_5_3),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[1])
);
defparam _zz_execute_SHIFT_RIGHT_1_68_RNICG9O5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_68_RNICG9O5.INIT1="0xcaca";
// @47:6286
  WIDEFN9 CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_RNI216P5 (
	.A0(ANB2),
	.B0(CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1),
	.C0(execute_arbitration_isStuck_2),
	.D0(writeBack_arbitration_flushNext),
	.A1(BranchPlugin_branchExceptionPort_valid_1z),
	.B1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
	.C1(writeBack_arbitration_flushNext),
	.D1(GND_0),
	.SEL(when_DBusCachedPlugin_l458_RNIASQQ_1z),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_RNI216P5.INIT0="0x0004";
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_RNI216P5.INIT1="0x0e0e";
// @47:6248
(* keep=1 *)  FD1P3IX \lineLoader_wordIndex_reg[0]  (
	.D(lineLoader_wordIndex_RNO[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst_1z),
	.Q(lineLoader_wordIndex_5[0])
);
// @47:6248
(* keep=1 *)  FD1P3IX \lineLoader_wordIndex_reg[1]  (
	.D(lineLoader_wordIndex_RNO[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst_1z),
	.Q(lineLoader_wordIndex_5[1])
);
// @47:6248
(* keep=1 *)  FD1P3IX \lineLoader_wordIndex_reg[2]  (
	.D(lineLoader_wordIndex_RNO[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst_1z),
	.Q(lineLoader_wordIndex_5[2])
);
// @47:6248
  FD1P3IX lineLoader_valid_reg (
	.D(when_IBusCachedPlugin_l250),
	.SP(lineLoader_valid_RNO),
	.CK(sys_clk_0),
	.CD(un1_sys_rst_1z),
	.Q(lineLoader_valid)
);
// @47:6248
  FD1P3JX lineLoader_flushPending_reg (
	.D(when_InstructionCache_l351_i),
	.SP(lineLoader_flushPending_1_sqmuxa_i),
	.CK(sys_clk_0),
	.PD(un1_sys_rst_1z),
	.Q(lineLoader_flushPending)
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[0]  (
	.D(un1_lineLoader_flushCounter_1[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[0])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[1]  (
	.D(un1_lineLoader_flushCounter_1[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[1])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[2]  (
	.D(un1_lineLoader_flushCounter_1[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[2])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[3]  (
	.D(un1_lineLoader_flushCounter_1[3]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[3])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[4]  (
	.D(un1_lineLoader_flushCounter_1[4]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[4])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[5]  (
	.D(un1_lineLoader_flushCounter_1[5]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[5])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[6]  (
	.D(un1_lineLoader_flushCounter_1[6]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(un1_lineLoader_flushCounter_1_0[6])
);
// @47:6286
  FD1P3IX \lineLoader_flushCounter_0_mod[7]  (
	.D(un1_lineLoader_flushCounter_1[7]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_InstructionCache_l351),
	.Q(dsp_split_kb_29)
);
// @47:6248
  FD1P3IX lineLoader_cmdSent_reg (
	.D(lineLoader_fire_i),
	.SP(lineLoader_cmdSent_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst_1z),
	.Q(lineLoader_cmdSent)
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[0]  (
	.D(lineLoader_address_3[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(lineLoader_address_4[0])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[1]  (
	.D(lineLoader_address_3[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(lineLoader_address_4[1])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[2]  (
	.D(lineLoader_address_3[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(lineLoader_address_4[2])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[3]  (
	.D(lineLoader_address_3[3]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(lineLoader_address_4[3])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[4]  (
	.D(lineLoader_address_3[4]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(lineLoader_address_4[4])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[5]  (
	.D(lineLoader_address_3[5]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[3])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[6]  (
	.D(lineLoader_address_3[6]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[4])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[7]  (
	.D(lineLoader_address_3[7]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[5])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[8]  (
	.D(lineLoader_address_3[8]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[6])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[9]  (
	.D(lineLoader_address_3[9]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[7])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[10]  (
	.D(lineLoader_address_3[10]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[8])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[11]  (
	.D(lineLoader_address_3[11]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[9])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[12]  (
	.D(lineLoader_address_3[12]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr_10)
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[13]  (
	.D(lineLoader_address_3[13]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[11])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[14]  (
	.D(lineLoader_address_3[14]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[12])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[15]  (
	.D(lineLoader_address_3[15]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr_13)
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[16]  (
	.D(lineLoader_address_3[16]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[14])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[17]  (
	.D(lineLoader_address_3[17]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[15])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[18]  (
	.D(lineLoader_address_3[18]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[16])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[19]  (
	.D(lineLoader_address_3[19]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[17])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[20]  (
	.D(lineLoader_address_3[20]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[18])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[21]  (
	.D(lineLoader_address_3[21]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[19])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[22]  (
	.D(lineLoader_address_3[22]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[20])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[23]  (
	.D(lineLoader_address_3[23]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[21])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[24]  (
	.D(lineLoader_address_3[24]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[22])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[25]  (
	.D(lineLoader_address_3[25]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[23])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[26]  (
	.D(lineLoader_address_3[26]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[24])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[27]  (
	.D(lineLoader_address_3[27]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[25])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[28]  (
	.D(lineLoader_address_3[28]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[26])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[29]  (
	.D(lineLoader_address_3[29]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[27])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[30]  (
	.D(lineLoader_address_3[30]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[28])
);
// @47:6286
(* keep=1 *)  FD1P3IX \lineLoader_address_reg[31]  (
	.D(lineLoader_address_3[31]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_ibus_adr[29])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_mod[0]  (
	.D(dsp_join_kb_5[0]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_5_4[0])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_mod[1]  (
	.D(dsp_join_kb_5[1]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_5_4[1])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_mod[2]  (
	.D(dsp_join_kb_5[2]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_5_4[2])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[0]  (
	.D(dsp_join_kb_6[0]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_6_2[0])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[0]  (
	.D(_zz_banks_0_port1[0]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[0])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[1]  (
	.D(dsp_join_kb_6[1]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_6_2[1])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[1]  (
	.D(_zz_banks_0_port1[1]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[1])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[2]  (
	.D(_zz_banks_0_port1[2]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[2])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_mod[3]  (
	.D(dsp_join_kb_5[3]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_3[1])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[3]  (
	.D(dsp_join_kb_6[3]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[3]  (
	.D(_zz_banks_0_port1[3]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[3])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_mod[4]  (
	.D(dsp_join_kb_5[4]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_4[1])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[2]  (
	.D(dsp_join_kb_6[2]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_6_2[2])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[4]  (
	.D(dsp_join_kb_6[4]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[4]  (
	.D(_zz_banks_0_port1[4]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[4])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[5]  (
	.D(_zz_banks_0_port1[5]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[5])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[5]  (
	.D(dsp_join_kb_6[5]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[6]  (
	.D(dsp_join_kb_6[6]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[6]  (
	.D(_zz_banks_0_port1[6]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_data[6])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[7]  (
	.D(dsp_join_kb_6[7]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[8]  (
	.D(dsp_join_kb_6[8]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[8]  (
	.D(_zz_banks_0_port1[8]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_3[0])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[9]  (
	.D(dsp_join_kb_6[9]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[10]  (
	.D(dsp_join_kb_6[10]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen_0_0_mod[11]  (
	.D(dsp_join_kb_6[11]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[21]  (
	.D(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_4[0])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[25]  (
	.D(_zz_banks_0_port1[25]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_18[4])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[26]  (
	.D(_zz_banks_0_port1[26]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_18[5])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[27]  (
	.D(_zz_banks_0_port1[27]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_18[6])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[28]  (
	.D(_zz_banks_0_port1[28]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_18[7])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[29]  (
	.D(_zz_banks_0_port1[29]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_18[8])
);
// @47:6286
  FD1P3IX \io_cpu_fetch_data_regNextWhen[30]  (
	.D(_zz_banks_0_port1[30]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_18[9])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[2]  (
	.D(dsp_split_kb_38_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[0])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[3]  (
	.D(dsp_split_kb_1_0_4_0[1]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[0])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[4]  (
	.D(dsp_split_kb_1_0_4_0[2]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[1])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[5]  (
	.D(dsp_split_kb_1_0_4_0[3]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[2])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[6]  (
	.D(dsp_split_kb_1_0_4_0[4]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[3])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[7]  (
	.D(dsp_split_kb_1_0_4_0[5]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[4])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[8]  (
	.D(dsp_split_kb_1_0_4_0[6]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[5])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[9]  (
	.D(dsp_split_kb_0_0_14_0[7]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[1])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[10]  (
	.D(dsp_split_kb_0_0_14_0[8]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[2])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[11]  (
	.D(dsp_split_kb_0_0_14_0[9]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[3])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[12]  (
	.D(dsp_split_kb_0_0_14_0[10]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[4])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[13]  (
	.D(dsp_split_kb_3_27_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[6])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[14]  (
	.D(dsp_split_kb_3_29_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[5])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[15]  (
	.D(dsp_split_kb_3_39_0[13]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[7])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[16]  (
	.D(dsp_split_kb_3_39_0[14]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[8])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[17]  (
	.D(dsp_split_kb_3_39_0[15]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[9])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[18]  (
	.D(dsp_split_kb_3_31_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[6])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[19]  (
	.D(dsp_split_kb_3_33_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[10])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[20]  (
	.D(dsp_split_kb_3_35_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[7])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[21]  (
	.D(dsp_split_kb_3_41_0[19]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[11])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[22]  (
	.D(dsp_split_kb_3_41_0[20]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[12])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[23]  (
	.D(dsp_split_kb_3_41_0[21]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[13])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[24]  (
	.D(dsp_split_kb_3_41_0[22]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[14])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[25]  (
	.D(dsp_split_kb_3_37_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[8])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[26]  (
	.D(dsp_split_kb_3_43[24]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[15])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[27]  (
	.D(dsp_split_kb_3_43[25]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[16])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[28]  (
	.D(dsp_split_kb_3_43[26]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[17])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[29]  (
	.D(dsp_split_kb_3_43[27]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[18])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[30]  (
	.D(dsp_split_kb_3_43[28]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_7[19])
);
// @47:6286
  FD1P3IX \decodeStage_mmuRsp_physicalAddress[31]  (
	.D(IBusCachedPlugin_fetchPc_pc_6_0_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_8[9])
);
// @47:6286
  FD1P3IX decodeStage_hit_valid_reg (
	.D(fetchStage_hit_hits_0),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decodeStage_hit_valid)
);
// @47:6286
  FD1P3IX decodeStage_hit_error (
	.D(_zz_ways_0_tags_port1[1]),
	.SP(decodeStage_hit_error_RNIVE5V_1z),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(IBusCachedPlugin_cache_io_cpu_decode_error)
);
  FD1P3IX builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_4 (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r10f)
);
  FD1P3IX builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_3 (
	.D(un1_main_basesoc_bus_errors_1_0[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(un1_main_basesoc_bus_errors_1_0f[1])
);
  FD1P3IX builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_2 (
	.D(main_basesoc_scratch_storage[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_scratch_storagef[1])
);
  FD1P3IX builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_1 (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_muxf)
);
  FD1P3IX builder_csr_bankarray_interface0_bank_bus_dat_r_pipe_reg (
	.D(N_455),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r_pipe)
);
// @47:6286
  FD1P3IX _zz_when_InstructionCache_l342_reg (
	.D(dsp_split_kb_29),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(_zz_when_InstructionCache_l342)
);
  LUT4 un2_fetchStage_hit_hits_0_0_I_39_RNO_0_cZ (
	.A(_zz_ways_0_tags_port1[6]),
	.B(_zz_ways_0_tags_port1[7]),
	.C(dsp_split_kb_3_39_0[14]),
	.D(dsp_split_kb_3_39_0[15]),
	.Z(un2_fetchStage_hit_hits_0_0_I_39_RNO_0)
);
defparam un2_fetchStage_hit_hits_0_0_I_39_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_51_0_RNO_cZ (
	.A(_zz_ways_0_tags_port1[8]),
	.B(_zz_ways_0_tags_port1[9]),
	.C(dsp_split_kb_3_31_0_0),
	.D(dsp_split_kb_3_33_0_0),
	.Z(un2_fetchStage_hit_hits_0_0_I_51_0_RNO)
);
defparam un2_fetchStage_hit_hits_0_0_I_51_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_51_RNO_0_cZ (
	.A(_zz_ways_0_tags_port1[10]),
	.B(_zz_ways_0_tags_port1[11]),
	.C(dsp_split_kb_3_35_0_0),
	.D(dsp_split_kb_3_41_0[19]),
	.Z(un2_fetchStage_hit_hits_0_0_I_51_RNO_0)
);
defparam un2_fetchStage_hit_hits_0_0_I_51_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_39_0_RNO_cZ (
	.A(_zz_ways_0_tags_port1[4]),
	.B(_zz_ways_0_tags_port1[5]),
	.C(dsp_split_kb_3_29_0_0),
	.D(dsp_split_kb_3_39_0[13]),
	.Z(un2_fetchStage_hit_hits_0_0_I_39_0_RNO)
);
defparam un2_fetchStage_hit_hits_0_0_I_39_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_15_RNO_0_cZ (
	.A(_zz_ways_0_tags_port1[14]),
	.B(_zz_ways_0_tags_port1[15]),
	.C(dsp_split_kb_3_37_0_0),
	.D(dsp_split_kb_3_41_0[22]),
	.Z(un2_fetchStage_hit_hits_0_0_I_15_RNO_0)
);
defparam un2_fetchStage_hit_hits_0_0_I_15_RNO_0_cZ.INIT="0x8241";
  LUT4 un2_fetchStage_hit_hits_0_0_I_27_0_RNO_cZ (
	.A(_zz_ways_0_tags_port1[16]),
	.B(_zz_ways_0_tags_port1[17]),
	.C(dsp_split_kb_3_43[24]),
	.D(dsp_split_kb_3_43[25]),
	.Z(un2_fetchStage_hit_hits_0_0_I_27_0_RNO)
);
defparam un2_fetchStage_hit_hits_0_0_I_27_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_27_RNO_0_cZ (
	.A(_zz_ways_0_tags_port1[18]),
	.B(_zz_ways_0_tags_port1[19]),
	.C(dsp_split_kb_3_43[26]),
	.D(dsp_split_kb_3_43[27]),
	.Z(un2_fetchStage_hit_hits_0_0_I_27_RNO_0)
);
defparam un2_fetchStage_hit_hits_0_0_I_27_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_15_0_RNO_cZ (
	.A(_zz_ways_0_tags_port1[12]),
	.B(_zz_ways_0_tags_port1[13]),
	.C(dsp_split_kb_3_41_0[20]),
	.D(dsp_split_kb_3_41_0[21]),
	.Z(un2_fetchStage_hit_hits_0_0_I_15_0_RNO)
);
defparam un2_fetchStage_hit_hits_0_0_I_15_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_9_0_RNO_cZ (
	.A(IBusCachedPlugin_fetchPc_pc_6_0_0),
	.B(_zz_ways_0_tags_port1[20]),
	.C(_zz_ways_0_tags_port1[21]),
	.D(dsp_split_kb_3_43[28]),
	.Z(un2_fetchStage_hit_hits_0_0_I_9_0_RNO)
);
defparam un2_fetchStage_hit_hits_0_0_I_9_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_fetchStage_hit_hits_0_0_I_1_0_RNO_cZ (
	.A(_zz_ways_0_tags_port1[2]),
	.B(_zz_ways_0_tags_port1[3]),
	.C(dsp_split_kb_0_0_14_0[10]),
	.D(dsp_split_kb_3_27_0_0),
	.Z(un2_fetchStage_hit_hits_0_0_I_1_0_RNO)
);
defparam un2_fetchStage_hit_hits_0_0_I_1_0_RNO_cZ.INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_82_RNIEITT2 (
	.A(_zz_execute_SRC2_5_4),
	.B(decode_to_execute_INSTRUCTION_m_0[19]),
	.C(execute_IntAluPlugin_bitwise_4[5]),
	.D(execute_RS1_m[4]),
	.Z(execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z)
);
defparam execute_BranchPlugin_eq_0_I_82_RNIEITT2.INIT="0x0A09";
  LUT4 \_zz_execute_SRC1_0_iv_RNI93S73[17]  (
	.A(_zz_execute_SRC1[16]),
	.B(_zz_execute_SRC1[17]),
	.C(_zz_execute_SRC2_5[16]),
	.D(_zz_execute_SRC2_5[17]),
	.Z(_zz_execute_SRC1_0_iv_RNI93S73_0)
);
defparam \_zz_execute_SRC1_0_iv_RNI93S73[17] .INIT="0x8421";
  LUT4 \_zz_execute_SRC1_0_iv_RNIEAQB3[12]  (
	.A(_zz_execute_SRC1[12]),
	.B(_zz_execute_SRC1[13]),
	.C(_zz_execute_SRC2_5[12]),
	.D(_zz_execute_SRC2_5[13]),
	.Z(_zz_execute_SRC1_0_iv_RNIEAQB3_0)
);
defparam \_zz_execute_SRC1_0_iv_RNIEAQB3[12] .INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_56 (
	.A(_zz_execute_SRC1[8]),
	.B(_zz_execute_SRC1[9]),
	.C(_zz_execute_SRC2_5[8]),
	.D(_zz_execute_SRC2_5[9]),
	.Z(execute_BranchPlugin_eq_0_I_56_1z)
);
defparam execute_BranchPlugin_eq_0_I_56.INIT="0x8421";
  LUT4 \_zz_execute_SRC1_0_iv_RNILDOQ2[22]  (
	.A(_zz_execute_SRC1[22]),
	.B(_zz_execute_SRC1[23]),
	.C(_zz_execute_SRC2_5[22]),
	.D(_zz_execute_SRC2_5[23]),
	.Z(_zz_execute_SRC1_0_iv_RNILDOQ2_0)
);
defparam \_zz_execute_SRC1_0_iv_RNILDOQ2[22] .INIT="0x8421";
  LUT4 \_zz_execute_SRC1_0_iv_RNISU3R2[19]  (
	.A(_zz_execute_SRC1[18]),
	.B(_zz_execute_SRC1[19]),
	.C(_zz_execute_SRC2_5_18),
	.D(_zz_execute_SRC2_5[19]),
	.Z(_zz_execute_SRC1_0_iv_RNISU3R2_0)
);
defparam \_zz_execute_SRC1_0_iv_RNISU3R2[19] .INIT="0x8421";
  LUT4 \_zz_execute_SRC1_0_iv_RNITNA53[20]  (
	.A(_zz_execute_SRC1[20]),
	.B(_zz_execute_SRC1[21]),
	.C(_zz_execute_SRC2_5[20]),
	.D(_zz_execute_SRC2_5[21]),
	.Z(_zz_execute_SRC1_0_iv_RNITNA53_0)
);
defparam \_zz_execute_SRC1_0_iv_RNITNA53[20] .INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_32 (
	.A(_zz_execute_SRC1[6]),
	.B(_zz_execute_SRC1[7]),
	.C(_zz_execute_SRC2_5[6]),
	.D(_zz_execute_SRC2_5[7]),
	.Z(execute_BranchPlugin_eq_0_I_32_1z)
);
defparam execute_BranchPlugin_eq_0_I_32.INIT="0x8421";
  LUT4 \_zz_execute_SRC1_0_iv_RNIB4PQ2[27]  (
	.A(_zz_execute_SRC1[26]),
	.B(_zz_execute_SRC1[27]),
	.C(_zz_execute_SRC2_5[26]),
	.D(_zz_execute_SRC2_5[27]),
	.Z(_zz_execute_SRC1_0_iv_RNIB4PQ2_0)
);
defparam \_zz_execute_SRC1_0_iv_RNIB4PQ2[27] .INIT="0x8421";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv[0]  (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz[0]),
	.B(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1[0]),
	.C(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2[0]),
	.D(builder_csr_bankarray_csrbank3_sel),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11[0])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv[0] .INIT="0xFEFC";
// @47:4586
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNIVN962 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z),
	.B(IBusCachedPlugin_iBusRsp_flush_0),
	.C(decodeStage_hit_error_RNIVE5V_1z),
	.D(GND_0),
	.Z(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNIVN962.INIT="0xFDFD";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv[1]  (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0[1]),
	.B(builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa),
	.C(main_basesoc_uart_enable_storage_m[1]),
	.D(main_basesoc_uart_rx_pending),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11[1])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv[1] .INIT="0xFEFA";
// @47:4586
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z),
	.B(CsrPlugin_interrupt_valid),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(execute_arbitration_isStuck_1z),
	.Z(CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z)
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i.INIT="0x7FFF";
// @47:4587
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValids_execute),
	.C(decode_arbitration_isStuckByOthers),
	.D(execute_arbitration_isStuck_1z),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5.INIT="0xCC05";
// @47:4587
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z),
	.B(IBusCachedPlugin_iBusRsp_flush_0),
	.C(decodeStage_hit_error_RNIVE5V_1z),
	.D(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2),
	.Z(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z)
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5.INIT="0x2000";
// @47:2952
  LUT4 IBusCachedPlugin_fetchPc_output_fire_1 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValids_execute),
	.C(IBusCachedPlugin_fetchPc_output_fire_1_6),
	.D(IBusCachedPlugin_fetchPc_output_fire_1_7),
	.Z(IBusCachedPlugin_fetchPc_output_fire_1_1z)
);
defparam IBusCachedPlugin_fetchPc_output_fire_1.INIT="0x2000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[14]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[14]),
	.C(main_basesoc_timer_reload_storage_m[14]),
	.D(main_basesoc_timer_value_status[14]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[14])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[14] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[31]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[31]),
	.C(main_basesoc_timer_reload_storage_m[31]),
	.D(main_basesoc_timer_value_status[31]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[31])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[31] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[23]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[23]),
	.C(main_basesoc_timer_reload_storage_m[23]),
	.D(main_basesoc_timer_value_status[23]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[23])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[23] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[19]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[19]),
	.C(main_basesoc_timer_reload_storage_m[19]),
	.D(main_basesoc_timer_value_status[19]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[19])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[19] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[17]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[17]),
	.C(main_basesoc_timer_reload_storage_m[17]),
	.D(main_basesoc_timer_value_status[17]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[17])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[17] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[18]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[18]),
	.C(main_basesoc_timer_reload_storage_m[18]),
	.D(main_basesoc_timer_value_status[18]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[18])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[18] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[27]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[27]),
	.C(main_basesoc_timer_reload_storage_m[27]),
	.D(main_basesoc_timer_value_status[27]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[27])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[27] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[25]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[25]),
	.C(main_basesoc_timer_reload_storage_m[25]),
	.D(main_basesoc_timer_value_status[25]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[25])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[25] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[1]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[1]),
	.C(main_basesoc_timer_reload_storage_m[1]),
	.D(main_basesoc_timer_value_status[1]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[1])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[1] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[2]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[2]),
	.C(main_basesoc_timer_reload_storage_m[2]),
	.D(main_basesoc_timer_value_status[2]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[2])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[2] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[28]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[28]),
	.C(main_basesoc_timer_reload_storage_m[28]),
	.D(main_basesoc_timer_value_status[28]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[28])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[28] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[13]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[13]),
	.C(main_basesoc_timer_reload_storage_m[13]),
	.D(main_basesoc_timer_value_status[13]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[13])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[13] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[3]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[3]),
	.C(main_basesoc_timer_reload_storage_m[3]),
	.D(main_basesoc_timer_value_status[3]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[3])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[3] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[16]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[16]),
	.C(main_basesoc_timer_reload_storage_m[16]),
	.D(main_basesoc_timer_value_status[16]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[16])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[16] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[8]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[8]),
	.C(main_basesoc_timer_reload_storage_m[8]),
	.D(main_basesoc_timer_value_status[8]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[8])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[8] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[11]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[11]),
	.C(main_basesoc_timer_reload_storage_m[11]),
	.D(main_basesoc_timer_value_status[11]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[11])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[11] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[4]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[4]),
	.C(main_basesoc_timer_reload_storage_m[4]),
	.D(main_basesoc_timer_value_status[4]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[4])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[4] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[5]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[5]),
	.C(main_basesoc_timer_reload_storage_m[5]),
	.D(main_basesoc_timer_value_status[5]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[5])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[5] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[6]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[6]),
	.C(main_basesoc_timer_reload_storage_m[6]),
	.D(main_basesoc_timer_value_status[6]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[6])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[6] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[7]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[7]),
	.C(main_basesoc_timer_reload_storage_m[7]),
	.D(main_basesoc_timer_value_status[7]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[7])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[7] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[24]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[24]),
	.C(main_basesoc_timer_reload_storage_m[24]),
	.D(main_basesoc_timer_value_status[24]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[24])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[24] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[20]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[20]),
	.C(main_basesoc_timer_reload_storage_m[20]),
	.D(main_basesoc_timer_value_status[20]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[20])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[20] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[21]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[21]),
	.C(main_basesoc_timer_reload_storage_m[21]),
	.D(main_basesoc_timer_value_status[21]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[21])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[21] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[22]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[22]),
	.C(main_basesoc_timer_reload_storage_m[22]),
	.D(main_basesoc_timer_value_status[22]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[22])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[22] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[9]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[9]),
	.C(main_basesoc_timer_reload_storage_m[9]),
	.D(main_basesoc_timer_value_status[9]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[9])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[9] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[10]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[10]),
	.C(main_basesoc_timer_reload_storage_m[10]),
	.D(main_basesoc_timer_value_status[10]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[10])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[10] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[15]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[15]),
	.C(main_basesoc_timer_reload_storage_m[15]),
	.D(main_basesoc_timer_value_status[15]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[15])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[15] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[12]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[12]),
	.C(main_basesoc_timer_reload_storage_m[12]),
	.D(main_basesoc_timer_value_status[12]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[12])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[12] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[26]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[26]),
	.C(main_basesoc_timer_reload_storage_m[26]),
	.D(main_basesoc_timer_value_status[26]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[26])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[26] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[29]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[29]),
	.C(main_basesoc_timer_reload_storage_m[29]),
	.D(main_basesoc_timer_value_status[29]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[29])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[29] .INIT="0xFEFC";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_cZ[0]  (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa),
	.B(main_basesoc_uart_enable_storage_m[0]),
	.C(main_basesoc_uart_tx_fifo_syncfifo_writable_m),
	.D(storage_1_dat1[0]),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1[0])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_cZ[0] .INIT="0xFEFC";
  LUT4 builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1_cZ (
	.A(builder_csr_bankarray_csrbank0_sel_1_1z),
	.B(builder_csr_bankarray_csrbank0_sel_2),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8),
	.D(main_basesoc_reset_storage[0]),
	.Z(builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1)
);
defparam builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1_cZ.INIT="0x8000";
// @47:4755
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNIO29U (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z),
	.B(CsrPlugin_interrupt_valid),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(GND_0),
	.Z(when_CsrPlugin_l985_i)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_RNIO29U.INIT="0x8080";
// @48:373
  LUT4 main_storage_0_sqmuxa (
	.A(builder_csr_bankarray_csrbank1_out0_re_1z),
	.B(sys_rst),
	.C(GND_0),
	.D(GND_0),
	.Z(main_storage_0_sqmuxa_1z)
);
defparam main_storage_0_sqmuxa.INIT="0x2222";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_138 (
	.A(N_105_0),
	.B(N_121_0),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[5])
);
defparam _zz_execute_SHIFT_RIGHT_1_138.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_140 (
	.A(N_107_0),
	.B(N_123_0),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[7])
);
defparam _zz_execute_SHIFT_RIGHT_1_140.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_154 (
	.A(N_121_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[21])
);
defparam _zz_execute_SHIFT_RIGHT_1_154.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_156 (
	.A(N_123_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[23])
);
defparam _zz_execute_SHIFT_RIGHT_1_156.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_158 (
	.A(N_92_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_3),
	.D(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[25])
);
defparam _zz_execute_SHIFT_RIGHT_1_158.INIT="0xCCCA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_160 (
	.A(N_94_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_3),
	.D(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[27])
);
defparam _zz_execute_SHIFT_RIGHT_1_160.INIT="0xCCCA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_162 (
	.A(N_96_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_3),
	.D(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[29])
);
defparam _zz_execute_SHIFT_RIGHT_1_162.INIT="0xCCCA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_164 (
	.A(N_98_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_3),
	.D(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[31])
);
defparam _zz_execute_SHIFT_RIGHT_1_164.INIT="0xCCCA";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0_cZ[1]  (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa),
	.B(main_basesoc_uart_rx_fifo_readable_m),
	.C(storage_1_dat1[1]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0[1])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0_cZ[1] .INIT="0xECEC";
// @47:4587
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv),
	.B(decode_arbitration_isStuckByOthers),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4.INIT="0x4444";
  LUT4 builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0_RNID8GS (
	.A(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.Z(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i)
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0_RNID8GS.INIT="0x7FFF";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[8]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[8]),
	.Z(main_basesoc_timer_load_storage_m[8])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[8] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[18]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[18]),
	.Z(main_basesoc_timer_load_storage_m[18])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[18] .INIT="0x8000";
// @47:4587
  LUT4 \_zz_dBus_cmd_ready_5_1_cZ[2]  (
	.A(CO0_1),
	.B(_zz_dBus_cmd_ready[1]),
	.C(_zz_dBus_cmd_ready[2]),
	.D(_zz_dBus_cmd_ready_0_sqmuxa),
	.Z(_zz_dBus_cmd_ready_5_1[2])
);
defparam \_zz_dBus_cmd_ready_5_1_cZ[2] .INIT="0x0078";
// @47:2986
  LUT4 when_Fetcher_l158 (
	.A(IBusCachedPlugin_fetchPc_booted),
	.B(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.C(decodeStage_hit_error_RNIVE5V_1z),
	.D(GND_0),
	.Z(when_Fetcher_l158_1z)
);
defparam when_Fetcher_l158.INIT="0xA2A2";
// @48:861
  LUT4 builder_csr_bankarray_csrbank1_out0_re (
	.A(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1),
	.C(builder_basesoc_we),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8),
	.Z(builder_csr_bankarray_csrbank1_out0_re_1z)
);
defparam builder_csr_bankarray_csrbank1_out0_re.INIT="0x8000";
// @48:1004
  LUT4 builder_csr_bankarray_csrbank3_ev_enable0_re (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r22_1),
	.B(builder_basesoc_we),
	.C(builder_csr_bankarray_csrbank3_sel),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r21_2),
	.Z(builder_csr_bankarray_csrbank3_ev_enable0_re_1z)
);
defparam builder_csr_bankarray_csrbank3_ev_enable0_re.INIT="0x8000";
// @48:1337
  LUT4 builder_csr_bankarray_csrbank0_sel_1_RNISM191_0 (
	.A(builder_csr_bankarray_csrbank0_sel_1_1z),
	.B(builder_csr_bankarray_csrbank0_sel_2),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux)
);
defparam builder_csr_bankarray_csrbank0_sel_1_RNISM191_0.INIT="0x777F";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_RNO_0[0]  (
	.A(builder_csr_bankarray_csrbank3_sel),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r20),
	.C(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z),
	.D(GND_0),
	.Z(main_basesoc_uart_tx_fifo_syncfifo_writable_m)
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_RNO_0[0] .INIT="0x0808";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_RNO[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r22_1),
	.B(builder_csr_bankarray_csrbank3_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r21_2),
	.D(main_basesoc_uart_enable_storage[0]),
	.Z(main_basesoc_uart_enable_storage_m[0])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_1_RNO[0] .INIT="0x8000";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0_RNO[1]  (
	.A(builder_csr_bankarray_csrbank3_sel),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r20),
	.C(main_basesoc_uart_rx_fifo_readable),
	.D(GND_0),
	.Z(main_basesoc_uart_rx_fifo_readable_m)
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_0_RNO[1] .INIT="0x8080";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_RNO[1]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r22_1),
	.B(builder_csr_bankarray_csrbank3_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r21_2),
	.D(main_basesoc_uart_enable_storage[1]),
	.Z(main_basesoc_uart_enable_storage_m[1])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_0_iv_RNO[1] .INIT="0x8000";
// @48:1329
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_0[1]  (
	.A(builder_csr_bankarray_csrbank0_sel_1_1z),
	.B(builder_csr_bankarray_csrbank0_sel_2),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8),
	.D(main_basesoc_reset_storage[1]),
	.Z(N_455)
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_0[1] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[14]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[14]),
	.Z(main_basesoc_timer_load_storage_m[14])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[14] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[31]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[30]),
	.Z(main_basesoc_timer_load_storage_m[31])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[31] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[17]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[17]),
	.Z(main_basesoc_timer_load_storage_m[17])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[17] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[19]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[19]),
	.Z(main_basesoc_timer_load_storage_m[19])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[19] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[23]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[23]),
	.Z(main_basesoc_timer_load_storage_m[23])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[23] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[1]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[1]),
	.Z(main_basesoc_timer_load_storage_m[1])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[1] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[2]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[2]),
	.Z(main_basesoc_timer_load_storage_m[2])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[2] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[25]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[25]),
	.Z(main_basesoc_timer_load_storage_m[25])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[25] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[27]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[26]),
	.Z(main_basesoc_timer_load_storage_m[27])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[27] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[3]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[3]),
	.Z(main_basesoc_timer_load_storage_m[3])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[3] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[13]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[13]),
	.Z(main_basesoc_timer_load_storage_m[13])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[13] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[28]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[27]),
	.Z(main_basesoc_timer_load_storage_m[28])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[28] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[29]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[28]),
	.Z(main_basesoc_timer_load_storage_m[29])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[29] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[16]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[16]),
	.Z(main_basesoc_timer_load_storage_m[16])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[16] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[15]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[15]),
	.Z(main_basesoc_timer_load_storage_m[15])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[15] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[11]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[11]),
	.Z(main_basesoc_timer_load_storage_m[11])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[11] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[4]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[4]),
	.Z(main_basesoc_timer_load_storage_m[4])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[4] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[5]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[5]),
	.Z(main_basesoc_timer_load_storage_m[5])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[5] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[6]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[6]),
	.Z(main_basesoc_timer_load_storage_m[6])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[6] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[7]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[7]),
	.Z(main_basesoc_timer_load_storage_m[7])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[7] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[9]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[9]),
	.Z(main_basesoc_timer_load_storage_m[9])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[9] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[10]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[10]),
	.Z(main_basesoc_timer_load_storage_m[10])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[10] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[20]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[20]),
	.Z(main_basesoc_timer_load_storage_m[20])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[20] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[21]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[21]),
	.Z(main_basesoc_timer_load_storage_m[21])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[21] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[22]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[22]),
	.Z(main_basesoc_timer_load_storage_m[22])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[22] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[24]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[24]),
	.Z(main_basesoc_timer_load_storage_m[24])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[24] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[26]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_split_kb_1),
	.Z(main_basesoc_timer_load_storage_m[26])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[26] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[12]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel_1z),
	.D(dsp_join_kb[12]),
	.Z(main_basesoc_timer_load_storage_m[12])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[12] .INIT="0x8000";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_135 (
	.A(N_102_0),
	.B(N_118_0),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[2])
);
defparam _zz_execute_SHIFT_RIGHT_1_135.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_137 (
	.A(N_104_0),
	.B(N_120_0),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[4])
);
defparam _zz_execute_SHIFT_RIGHT_1_137.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_149 (
	.A(N_116_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[16])
);
defparam _zz_execute_SHIFT_RIGHT_1_149.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_151 (
	.A(N_118_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[18])
);
defparam _zz_execute_SHIFT_RIGHT_1_151.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_153 (
	.A(N_120_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[20])
);
defparam _zz_execute_SHIFT_RIGHT_1_153.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_155 (
	.A(N_122_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_4),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[22])
);
defparam _zz_execute_SHIFT_RIGHT_1_155.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_157 (
	.A(N_91_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_3),
	.D(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[24])
);
defparam _zz_execute_SHIFT_RIGHT_1_157.INIT="0xCCCA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_161 (
	.A(N_95_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_3),
	.D(_zz_execute_SRC2_5_4),
	.Z(_zz_execute_SHIFT_RIGHT_1[28])
);
defparam _zz_execute_SHIFT_RIGHT_1_161.INIT="0xCCCA";
// @47:4586
  LUT4 IBusCachedPlugin_fetchPc_pc_1_sqmuxa_RNIO3L81 (
	.A(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.B(decodeStage_hit_error_RNIVE5V_1z),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i)
);
defparam IBusCachedPlugin_fetchPc_pc_1_sqmuxa_RNIO3L81.INIT="0xDDDD";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz_cZ[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r23),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r24),
	.C(main_basesoc_uart_tx_fifo_readable),
	.D(un3_main_basesoc_uart_rx_fifo_syncfifo_writable),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz[0])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_0_tz_cZ[0] .INIT="0xCE0A";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[12]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_9_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[12]),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(GND_0),
	.Z(N_5211)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[12] .INIT="0xECEC";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[13]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_11_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[13]),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(GND_0),
	.Z(N_1013)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[13] .INIT="0xECEC";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[14]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_11_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[14]),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(GND_0),
	.Z(N_1014)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[14] .INIT="0xECEC";
// @47:4587
  LUT4 execute_arbitration_isValid_5 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z),
	.B(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.C(decode_arbitration_isStuckByOthers),
	.D(GND_0),
	.Z(execute_arbitration_isValid_5_1z)
);
defparam execute_arbitration_isValid_5.INIT="0x0808";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[15]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_13_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[15]),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(GND_0),
	.Z(N_1015)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[15] .INIT="0xECEC";
// @48:872
  LUT4 builder_csr_bankarray_csrbank2_sel_RNIMR7I6 (
	.A(builder_N_7_mux),
	.B(builder_m4_e_1),
	.C(builder_basesoc_we),
	.D(builder_csr_bankarray_csrbank2_sel_1z),
	.Z(N_443_0)
);
defparam builder_csr_bankarray_csrbank2_sel_RNIMR7I6.INIT="0x8000";
// @47:4852
  LUT4 \CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i[1]  (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(DBusCachedPlugin_exceptionBus_valid_1z),
	.C(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0),
	.D(memory_to_writeBack_MEMORY_WR),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0)
);
defparam \CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i[1] .INIT="0xCD01";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[7]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[7]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[7])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[7] .INIT="0x8080";
// @47:4023
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv_cZ (
	.A(ANB2),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_m),
	.C(when_CsrPlugin_l1144),
	.D(writeBack_arbitration_flushNext),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv_cZ.INIT="0xFFFE";
// @47:4454
  LUT4 when_Pipeline_l151 (
	.A(ANB2),
	.B(execute_arbitration_isStuck_1z),
	.C(when_CsrPlugin_l1144),
	.D(writeBack_arbitration_flushNext),
	.Z(when_Pipeline_l151_1z)
);
defparam when_Pipeline_l151.INIT="0xFFFB";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[14]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[14]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[14])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[14] .INIT="0x8080";
// @48:881
  LUT4 builder_csr_bankarray_csrbank2_reload0_re (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel_1z),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank2_reload0_re_1z)
);
defparam builder_csr_bankarray_csrbank2_reload0_re.INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[31]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[31]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[31])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[31] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[17]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[17]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[17])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[17] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[18]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[18]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[18])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[18] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[19]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[19]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[19])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[19] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[23]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[23]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[23])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[23] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[1]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[1]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[1])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[1] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[2]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[2]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[2])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[2] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[25]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[25]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[25])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[25] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[27]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[27]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[27])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[27] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[3]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[3]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[3])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[3] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[13]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[13]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[13])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[13] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[28]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[28]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[28])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[28] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[29]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[29]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[29])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[29] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[16]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[16]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[16])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[16] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[15]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[15]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[15])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[15] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[9]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[9]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[9])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[9] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[10]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[10]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[10])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[10] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[20]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[20]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[20])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[20] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[21]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[21]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[21])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[21] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[22]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[22]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[22])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[22] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[24]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[24]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[24])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[24] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[26]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[26]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[26])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[26] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[12]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[12]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[12])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[12] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[11]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[11]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[11])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[11] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[8]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[8]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[8])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[8] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[6]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[6]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[6])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[6] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[5]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[5]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[5])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[5] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[4]  (
	.A(builder_csr_bankarray_csrbank2_sel_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[4]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[4])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[4] .INIT="0x8080";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_123 (
	.A(N_90_0),
	.B(N_98_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_123_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_123.INIT="0xCACA";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[31]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[31]),
	.C(un1_main_basesoc_bus_errors_1_0[31]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[31])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[31] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[30]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[30]),
	.C(un1_main_basesoc_bus_errors_1_0[30]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[30])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[30] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[29]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[29]),
	.C(un1_main_basesoc_bus_errors_1_0[29]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[29])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[29] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[28]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[28]),
	.C(un1_main_basesoc_bus_errors_1_0[28]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[28])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[28] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[27]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[27]),
	.C(un1_main_basesoc_bus_errors_1_0[27]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[27])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[27] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[26]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[26]),
	.C(un1_main_basesoc_bus_errors_1_0[26]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[26])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[26] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[25]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[25]),
	.C(un1_main_basesoc_bus_errors_1_0[25]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[25])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[25] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[24]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[24]),
	.C(un1_main_basesoc_bus_errors_1_0[24]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[24])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[24] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[23]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[23]),
	.C(un1_main_basesoc_bus_errors_1_0[23]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[23])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[23] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[22]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[22]),
	.C(un1_main_basesoc_bus_errors_1_0[22]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[22])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[22] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[21]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[21]),
	.C(un1_main_basesoc_bus_errors_1_0[21]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[21])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[21] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[20]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[20]),
	.C(un1_main_basesoc_bus_errors_1_0[20]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[20])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[20] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[19]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[19]),
	.C(un1_main_basesoc_bus_errors_1_0[19]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[19])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[19] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[18]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[18]),
	.C(un1_main_basesoc_bus_errors_1_0[18]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[18])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[18] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[17]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[17]),
	.C(un1_main_basesoc_bus_errors_1_0[17]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[17])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[17] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[16]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[16]),
	.C(un1_main_basesoc_bus_errors_1_0[16]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[16])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[16] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[15]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[15]),
	.C(un1_main_basesoc_bus_errors_1_0[15]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[15])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[15] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[14]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[14]),
	.C(un1_main_basesoc_bus_errors_1_0[14]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[14])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[14] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[13]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[13]),
	.C(un1_main_basesoc_bus_errors_1_0[13]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[13])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[13] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[12]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[12]),
	.C(un1_main_basesoc_bus_errors_1_0[12]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[12])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[12] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[11]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[11]),
	.C(un1_main_basesoc_bus_errors_1_0[11]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[11])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[11] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[10]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[10]),
	.C(un1_main_basesoc_bus_errors_1_0[10]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[10])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[10] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[9]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[9]),
	.C(un1_main_basesoc_bus_errors_1_0[9]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[9])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[9] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[8]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[8]),
	.C(un1_main_basesoc_bus_errors_1_0[8]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[8])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[8] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[7]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[7]),
	.C(un1_main_basesoc_bus_errors_1_0[7]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[7])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[7] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[6]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[6]),
	.C(un1_main_basesoc_bus_errors_1_0[6]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[6])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[6] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[5]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[5]),
	.C(un1_main_basesoc_bus_errors_1_0[5]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[5])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[5] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[4]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[4]),
	.C(un1_main_basesoc_bus_errors_1_0[4]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[4])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[4] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[3]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[3]),
	.C(un1_main_basesoc_bus_errors_1_0[3]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[3])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[3] .INIT="0xE4E4";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[2]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[2]),
	.C(un1_main_basesoc_bus_errors_1_0[2]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[2])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[2] .INIT="0xE4E4";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[29]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[29]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[29]),
	.C(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.D(dsp_join_kb_7[18]),
	.Z(N_1029)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[29] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[31]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[31]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[31]),
	.C(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.D(dsp_join_kb_8[9]),
	.Z(N_1031)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[31] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[17]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[17]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[17]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[17]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1017)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[17] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[25]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[25]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[25]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[25]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1025)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[25] .INIT="0xFEEE";
// @47:4587
  LUT4 memory_arbitration_isValid_5 (
	.A(ANB2),
	.B(memory_arbitration_isValid_5_0),
	.C(when_CsrPlugin_l1144),
	.D(writeBack_arbitration_flushNext),
	.Z(memory_arbitration_isValid_5_1z)
);
defparam memory_arbitration_isValid_5.INIT="0x0004";
// @47:4033
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f0 (
	.A(ANB2),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
	.C(when_CsrPlugin_l1144),
	.D(writeBack_arbitration_flushNext),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValids_execute)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f0.INIT="0x0054";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[19]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[19]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[19]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[19]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1019)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[19] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[23]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[23]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[23]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[23]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1023)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[23] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[24]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[24]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[24]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[24]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_5214)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[24] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[30]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[30]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[30]),
	.C(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.D(dsp_join_kb_7[19]),
	.Z(N_1030)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[30] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[28]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[28]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[28]),
	.C(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.D(dsp_join_kb_7[17]),
	.Z(N_5215)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[28] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[26]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[26]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[26]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[26]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1026)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[26] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[27]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[27]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[27]),
	.C(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.D(dsp_join_kb_7[16]),
	.Z(N_1027)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[27] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[22]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[22]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[22]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[22]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1022)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[22] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[20]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[20]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[20]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[20]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_5213)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[20] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[21]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[21]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[21]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[21]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1021)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[21] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[18]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[18]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[18]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[18]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_1018)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[18] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[16]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[16]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_4[16]),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[16]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(N_5212)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[16] .INIT="0xFEEE";
// @47:4852
  LUT4 DBusCachedPlugin_exceptionBus_valid_RNIRH6B1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(DBusCachedPlugin_exceptionBus_valid_1z),
	.C(N_2541),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.Z(N_2537_i)
);
defparam DBusCachedPlugin_exceptionBus_valid_RNIRH6B1.INIT="0xCD01";
// @47:4587
  LUT4 \_zz_dBus_cmd_ready_5_1_cZ[1]  (
	.A(CO0_1),
	.B(_zz_dBus_cmd_ready[1]),
	.C(_zz_dBus_cmd_ready_0_sqmuxa),
	.D(GND_0),
	.Z(_zz_dBus_cmd_ready_5_1[1])
);
defparam \_zz_dBus_cmd_ready_5_1_cZ[1] .INIT="0x0606";
// @47:4838
  LUT4 iBusWishbone_STB_sx_RNIHJN21 (
	.A(_zz_iBusWishbone_ADR_0_sqmuxa),
	.B(main_basesoc_ibus_adr_0),
	.C(main_basesoc_ibus_adr_1),
	.D(main_basesoc_ibus_adr_2),
	.Z(iBusWishbone_STB_sx_RNIHJN21_1z)
);
defparam iBusWishbone_STB_sx_RNIHJN21.INIT="0x7F80";
// @47:4586
  LUT4 dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i (
	.A(dataCache_1_io_mem_cmd_s2mPipe_ready_1z),
	.B(dataCache_1_io_mem_cmd_valid),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z)
);
defparam dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i.INIT="0xEEEE";
// @47:4852
  LUT4 un4__zz_when_7_0_0_RNINN1K (
	.A(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_1),
	.B(DBusCachedPlugin_exceptionBus_valid_1z),
	.C(un4__zz_when_2),
	.D(un4__zz_when_7),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i)
);
defparam un4__zz_when_7_0_0_RNINN1K.INIT="0xDFFF";
// @47:578
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa (
	.A(CO1),
	.B(DBusCachedPlugin_exceptionBus_valid_1z),
	.C(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_0),
	.D(when_CsrPlugin_l1144),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa.INIT="0x0010";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[14]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[14]),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload_m[14]),
	.D(dsp_join_kb_8[5]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[14])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[14] .INIT="0xFEFA";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[13]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[13]),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload_m[13]),
	.D(dsp_join_kb_7[6]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[13])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[13] .INIT="0xFEFA";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[12]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[12]),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload_m[12]),
	.D(dsp_join_kb_8[4]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[12])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[12] .INIT="0xFEFA";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[15]  (
	.A(IBusCachedPlugin_fetchPc_pc_6_iv_2[15]),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload_m[15]),
	.D(dsp_join_kb_7[7]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[15])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[15] .INIT="0xFEFA";
// @47:2952
  LUT4 IBusCachedPlugin_fetchPc_output_fire_1_6_cZ (
	.A(IBusCachedPlugin_fetchPc_output_fire_1_4),
	.B(IBusCachedPlugin_cache_io_flush),
	.C(decodeStage_hit_error_RNIVE5V_1z),
	.D(GND_0),
	.Z(IBusCachedPlugin_fetchPc_output_fire_1_6)
);
defparam IBusCachedPlugin_fetchPc_output_fire_1_6_cZ.INIT="0x2020";
// @47:4033
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_cZ (
	.A(CO1),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
	.C(DBusCachedPlugin_exceptionBus_valid_1z),
	.D(when_CsrPlugin_l1144),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_execute_f1_cZ.INIT="0xFFFE";
// @47:4739
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
	.C(when_DBusCachedPlugin_l458_RNIASQQ_1z),
	.D(writeBack_arbitration_flushNext),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2.INIT="0x000E";
// @47:4347
  LUT4 when_Pipeline_l124_2 (
	.A(CO0),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
	.C(DBusCachedPlugin_exceptionBus_valid_1z),
	.D(when_DBusCachedPlugin_l458_1z),
	.Z(when_Pipeline_l124_2_1z)
);
defparam when_Pipeline_l124_2.INIT="0x00AB";
// @47:3316
  LUT4 when_Pipeline_l151_1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(CO1),
	.C(DBusCachedPlugin_exceptionBus_valid_1z),
	.D(when_DBusCachedPlugin_l458_RNIASQQ_1z),
	.Z(when_Pipeline_l151_1_1z)
);
defparam when_Pipeline_l151_1.INIT="0xFEFF";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_102 (
	.A(N_69_0),
	.B(N_77_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_102_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_102.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_104 (
	.A(N_71_0),
	.B(N_79_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_104_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_104.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_116 (
	.A(N_83_0),
	.B(N_91_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_116_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_116.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_118 (
	.A(N_85_0),
	.B(N_93_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_118_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_118.INIT="0xCACA";
  LUT4 banks_0_banks_0_0_0_RNIKBTI (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_6[7]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[15])
);
defparam banks_0_banks_0_0_0_RNIKBTI.INIT="0xB8B8";
  LUT4 banks_0_banks_0_0_0_RNILCTI (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_6[8]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[16])
);
defparam banks_0_banks_0_0_0_RNILCTI.INIT="0xB8B8";
  LUT4 banks_0_banks_0_0_0_RNIMDTI (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_6[9]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[17])
);
defparam banks_0_banks_0_0_0_RNIMDTI.INIT="0xB8B8";
  LUT4 banks_0_banks_0_0_1_RNIVHER (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_6[10]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[18])
);
defparam banks_0_banks_0_0_1_RNIVHER.INIT="0xB8B8";
  LUT4 banks_0_banks_0_0_1_RNI0JER (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_6[11]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[19])
);
defparam banks_0_banks_0_0_1_RNI0JER.INIT="0xB8B8";
  LUT4 banks_0_banks_0_0_1_RNIH7TI (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_6[3]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[20])
);
defparam banks_0_banks_0_0_1_RNIH7TI.INIT="0xB8B8";
  LUT4 banks_0_banks_0_0_1_RNI41CQ (
	.A(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
	.B(decode_arbitration_isStuckByOthers),
	.C(dsp_join_kb_4[0]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[21])
);
defparam banks_0_banks_0_0_1_RNI41CQ.INIT="0xE2E2";
  LUT4 banks_0_banks_0_0_1_RNIE4TI (
	.A(decode_arbitration_isStuckByOthers),
	.B(dsp_join_kb_6[0]),
	.C(dsp_join_kb_6_2[0]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[22])
);
defparam banks_0_banks_0_0_1_RNIE4TI.INIT="0xE4E4";
  LUT4 banks_0_banks_0_0_1_RNIF5TI (
	.A(decode_arbitration_isStuckByOthers),
	.B(dsp_join_kb_6[1]),
	.C(dsp_join_kb_6_2[1]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[23])
);
defparam banks_0_banks_0_0_1_RNIF5TI.INIT="0xE4E4";
  LUT4 banks_0_banks_0_0_1_RNIG6TI (
	.A(decode_arbitration_isStuckByOthers),
	.B(dsp_join_kb_6[2]),
	.C(dsp_join_kb_6_2[2]),
	.D(GND_0),
	.Z(decode_INSTRUCTION_ANTICIPATED[24])
);
defparam banks_0_banks_0_0_1_RNIG6TI.INIT="0xE4E4";
// @47:4587
  LUT4 writeBack_arbitration_isValid_5 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(when_DBusCachedPlugin_l458_RNIASQQ_1z),
	.C(memory_arbitration_isValid),
	.D(writeBack_arbitration_flushNext),
	.Z(writeBack_arbitration_isValid_5_1z)
);
defparam writeBack_arbitration_isValid_5.INIT="0x0010";
// @47:4901
  LUT4 \CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv[0]  (
	.A(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3),
	.B(DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa),
	.C(DBusCachedPlugin_exceptionBus_valid_1z),
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_sqmuxa_s3_0),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0)
);
defparam \CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv[0] .INIT="0xEFEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[22]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_19_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[12]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[22])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[22] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[20]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_17_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_8[7]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[20])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[20] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[19]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_17_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[10]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[19])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[19] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[16]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_13_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[8]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[16])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[16] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[21]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_19_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[11]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[21])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[21] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[23]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_21_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[13]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[23])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[23] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[17]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_15_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[9]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[17])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[17] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[24]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_21_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[14]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[24])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[24] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[18]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_15_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_8[6]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[18])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[18] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[28]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_25_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[28]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[28])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[28] .INIT="0xF888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[29]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_27_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[29]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[29])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[29] .INIT="0xF888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[30]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_27_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[30]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[30])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[30] .INIT="0xF888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[25]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_23_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_8[8]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[25])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[25] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[31]  (
	.A(IBusCachedPlugin_fetchPc_pc_s_29_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[31]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[31])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[31] .INIT="0xF888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[26]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_23_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.C(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.D(dsp_join_kb_7[15]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[26])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[26] .INIT="0xECA0";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[27]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_25_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.C(IBusCachedPlugin_predictionJumpInterface_payload[27]),
	.D(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_4[27])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_cZ[27] .INIT="0xF888";
// @47:2952
  LUT4 IBusCachedPlugin_fetchPc_output_fire_1_7_cZ (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
	.C(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
	.D(writeBack_arbitration_flushNext),
	.Z(IBusCachedPlugin_fetchPc_output_fire_1_7)
);
defparam IBusCachedPlugin_fetchPc_output_fire_1_7_cZ.INIT="0x0F01";
// @47:4586
  LUT4 \CsrPlugin_mstatus_MPP_10_iv_i_cZ[0]  (
	.A(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.B(CsrPlugin_mstatus_MIE_0_sqmuxa),
	.C(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
	.D(GND_0),
	.Z(CsrPlugin_mstatus_MPP_10_iv_i[0])
);
defparam \CsrPlugin_mstatus_MPP_10_iv_i_cZ[0] .INIT="0x5151";
// @47:4586
  LUT4 \CsrPlugin_mstatus_MPP_10_iv_i_cZ[1]  (
	.A(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.B(CsrPlugin_mstatus_MIE_0_sqmuxa),
	.C(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
	.D(GND_0),
	.Z(CsrPlugin_mstatus_MPP_10_iv_i[1])
);
defparam \CsrPlugin_mstatus_MPP_10_iv_i_cZ[1] .INIT="0x5151";
// @47:6248
  LUT4 lineLoader_cmdSent_1_sqmuxa_i_cZ (
	.A(N_1221),
	.B(lineLoader_fire),
	.C(IBusCachedPlugin_cache_io_mem_cmd_valid),
	.D(builder_grant),
	.Z(lineLoader_cmdSent_1_sqmuxa_i)
);
defparam lineLoader_cmdSent_1_sqmuxa_i_cZ.INIT="0xCCDC";
// @47:4587
  LUT4 \_zz_dBus_cmd_ready_5_1_cZ[0]  (
	.A(N_173),
	.B(_zz_dBus_cmd_ready_0_sqmuxa),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_dBus_cmd_ready_5_1[0])
);
defparam \_zz_dBus_cmd_ready_5_1_cZ[0] .INIT="0x2222";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[13]  (
	.A(N_867),
	.B(N_934),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[13])
);
defparam \lastStageRegFileWrite_payload_data_cZ[13] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[16]  (
	.A(N_870),
	.B(N_937),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[16])
);
defparam \lastStageRegFileWrite_payload_data_cZ[16] .INIT="0x0A0C";
// @47:2762
  LUT4 decode_arbitration_flushNext_cZ (
	.A(un4__zz_when_2),
	.B(IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(un4__zz_when_7),
	.Z(decode_arbitration_flushNext)
);
defparam decode_arbitration_flushNext_cZ.INIT="0xD5FF";
// @47:4023
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv_RNO (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
	.B(un4__zz_when_2),
	.C(un4__zz_when_7),
	.D(GND_0),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_m)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_iv_RNO.INIT="0x4040";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[28]  (
	.A(N_882),
	.B(N_949),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[28])
);
defparam \lastStageRegFileWrite_payload_data_cZ[28] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[9]  (
	.A(N_863),
	.B(N_930),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[9])
);
defparam \lastStageRegFileWrite_payload_data_cZ[9] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[12]  (
	.A(N_866),
	.B(N_933),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[12])
);
defparam \lastStageRegFileWrite_payload_data_cZ[12] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[26]  (
	.A(N_880),
	.B(N_947),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[26])
);
defparam \lastStageRegFileWrite_payload_data_cZ[26] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[30]  (
	.A(N_884),
	.B(N_951),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[30])
);
defparam \lastStageRegFileWrite_payload_data_cZ[30] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[29]  (
	.A(N_883),
	.B(N_950),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[29])
);
defparam \lastStageRegFileWrite_payload_data_cZ[29] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[24]  (
	.A(N_878),
	.B(N_945),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[24])
);
defparam \lastStageRegFileWrite_payload_data_cZ[24] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[22]  (
	.A(N_876),
	.B(N_943),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[22])
);
defparam \lastStageRegFileWrite_payload_data_cZ[22] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[21]  (
	.A(N_875),
	.B(N_942),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[21])
);
defparam \lastStageRegFileWrite_payload_data_cZ[21] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[15]  (
	.A(N_869),
	.B(N_936),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[15])
);
defparam \lastStageRegFileWrite_payload_data_cZ[15] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[14]  (
	.A(N_868),
	.B(N_935),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[14])
);
defparam \lastStageRegFileWrite_payload_data_cZ[14] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[11]  (
	.A(N_865),
	.B(N_932),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[11])
);
defparam \lastStageRegFileWrite_payload_data_cZ[11] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[10]  (
	.A(N_864),
	.B(N_931),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[10])
);
defparam \lastStageRegFileWrite_payload_data_cZ[10] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[8]  (
	.A(N_862),
	.B(N_929),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[8])
);
defparam \lastStageRegFileWrite_payload_data_cZ[8] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[17]  (
	.A(N_871),
	.B(N_938),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[17])
);
defparam \lastStageRegFileWrite_payload_data_cZ[17] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[18]  (
	.A(N_872),
	.B(N_939),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[18])
);
defparam \lastStageRegFileWrite_payload_data_cZ[18] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[19]  (
	.A(N_873),
	.B(N_940),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[19])
);
defparam \lastStageRegFileWrite_payload_data_cZ[19] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[20]  (
	.A(N_874),
	.B(N_941),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[20])
);
defparam \lastStageRegFileWrite_payload_data_cZ[20] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[23]  (
	.A(N_877),
	.B(N_944),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[23])
);
defparam \lastStageRegFileWrite_payload_data_cZ[23] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[25]  (
	.A(N_879),
	.B(N_946),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[25])
);
defparam \lastStageRegFileWrite_payload_data_cZ[25] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[27]  (
	.A(N_881),
	.B(N_948),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[27])
);
defparam \lastStageRegFileWrite_payload_data_cZ[27] .INIT="0x0A0C";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[31]  (
	.A(N_885),
	.B(N_952),
	.C(_zz_7),
	.D(when_MulPlugin_l147_1z),
	.Z(lastStageRegFileWrite_payload_data[31])
);
defparam \lastStageRegFileWrite_payload_data_cZ[31] .INIT="0x0A0C";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_92 (
	.A(N_59),
	.B(N_63),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_92_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_92.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_94 (
	.A(N_61),
	.B(N_65),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_94_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_94.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_96 (
	.A(N_63),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_96_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_96.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_98 (
	.A(N_32),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5_1),
	.D(_zz_execute_SRC2_5_2),
	.Z(N_98_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_98.INIT="0xCCCA";
// @47:4586
  LUT4 CsrPlugin_mstatus_MIE_2_sqmuxa_i (
	.A(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.B(CsrPlugin_mstatus_MIE_0_sqmuxa),
	.C(when_CsrPlugin_l1019_1z),
	.D(GND_0),
	.Z(CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z)
);
defparam CsrPlugin_mstatus_MIE_2_sqmuxa_i.INIT="0xFEFE";
// @47:4852
  LUT4 CsrPlugin_mepc_1_sqmuxa_i (
	.A(execute_CsrPlugin_csr_833),
	.B(execute_CsrPlugin_writeEnable_1z),
	.C(when_CsrPlugin_l1019_1z),
	.D(GND_0),
	.Z(CsrPlugin_mepc_1_sqmuxa_i_1z)
);
defparam CsrPlugin_mepc_1_sqmuxa_i.INIT="0xF8F8";
// @47:4586
  LUT4 un1_dBus_cmd_ready_RNIN8TU (
	.A(N_1221),
	.B(un1_dBus_cmd_ready),
	.C(builder_grant),
	.D(main_basesoc_dbus_cyc),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_ready_i)
);
defparam un1_dBus_cmd_ready_RNIN8TU.INIT="0xBF00";
// @47:4587
  LUT4 CsrPlugin_mstatus_MIE_10_u (
	.A(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.B(CsrPlugin_mstatus_MIE_0_sqmuxa),
	.C(CsrPlugin_mstatus_MPIE),
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
	.Z(CsrPlugin_mstatus_MIE_10)
);
defparam CsrPlugin_mstatus_MIE_10_u.INIT="0xE4A0";
// @47:4053
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_f0 (
	.A(CO0),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
	.C(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.D(dataCache_1_io_cpu_writeBack_isValid_1z),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_f0.INIT="0x5444";
// @47:4587
  LUT4 CsrPlugin_mstatus_MPIE_10_u (
	.A(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.B(CsrPlugin_mstatus_MIE),
	.C(CsrPlugin_mstatus_MIE_0_sqmuxa),
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
	.Z(CsrPlugin_mstatus_MPIE_10)
);
defparam CsrPlugin_mstatus_MPIE_10_u.INIT="0xFEAE";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_105 (
	.A(N_72_0),
	.B(N_80_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_105_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_105.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_107 (
	.A(N_74_0),
	.B(N_82_0),
	.C(_zz_execute_SRC2_5_3),
	.D(GND_0),
	.Z(N_107_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_107.INIT="0xCACA";
  LUT4 execute_CsrPlugin_writeEnable_RNI1SVJ1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[2]),
	.Z(CsrPlugin_mepc_7[2])
);
defparam execute_CsrPlugin_writeEnable_RNI1SVJ1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIJSKP1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[3]),
	.Z(CsrPlugin_mepc_7[3])
);
defparam execute_CsrPlugin_writeEnable_RNIJSKP1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIMVKP1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[4]),
	.Z(CsrPlugin_mepc_7[4])
);
defparam execute_CsrPlugin_writeEnable_RNIMVKP1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI16CV1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[5]),
	.Z(CsrPlugin_mepc_7[5])
);
defparam execute_CsrPlugin_writeEnable_RNI16CV1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI49CV1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[6]),
	.Z(CsrPlugin_mepc_7[6])
);
defparam execute_CsrPlugin_writeEnable_RNI49CV1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI7CCV1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[7]),
	.Z(CsrPlugin_mepc_7[7])
);
defparam execute_CsrPlugin_writeEnable_RNI7CCV1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIAFCV1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[8]),
	.Z(CsrPlugin_mepc_7[8])
);
defparam execute_CsrPlugin_writeEnable_RNIAFCV1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIDICV1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[9]),
	.Z(CsrPlugin_mepc_7[9])
);
defparam execute_CsrPlugin_writeEnable_RNIDICV1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIMBH62 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[10]),
	.Z(CsrPlugin_mepc_7[10])
);
defparam execute_CsrPlugin_writeEnable_RNIMBH62.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIABLV1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[11]),
	.Z(CsrPlugin_mepc_7[11])
);
defparam execute_CsrPlugin_writeEnable_RNIABLV1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI38932 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[12]),
	.Z(CsrPlugin_mepc_7[12])
);
defparam execute_CsrPlugin_writeEnable_RNI38932.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNITRJI2 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[13]),
	.Z(CsrPlugin_mepc_7[13])
);
defparam execute_CsrPlugin_writeEnable_RNITRJI2.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIE5UR1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[15]),
	.Z(CsrPlugin_mepc_7[15])
);
defparam execute_CsrPlugin_writeEnable_RNIE5UR1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIH8UR1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[16]),
	.Z(CsrPlugin_mepc_7[16])
);
defparam execute_CsrPlugin_writeEnable_RNIH8UR1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIKBUR1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[17]),
	.Z(CsrPlugin_mepc_7[17])
);
defparam execute_CsrPlugin_writeEnable_RNIKBUR1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIQHUR1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[19]),
	.Z(CsrPlugin_mepc_7[19])
);
defparam execute_CsrPlugin_writeEnable_RNIQHUR1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI2S0S1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[20]),
	.Z(CsrPlugin_mepc_7[20])
);
defparam execute_CsrPlugin_writeEnable_RNI2S0S1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI5V0S1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[21]),
	.Z(CsrPlugin_mepc_7[21])
);
defparam execute_CsrPlugin_writeEnable_RNI5V0S1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI821S1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[22]),
	.Z(CsrPlugin_mepc_7[22])
);
defparam execute_CsrPlugin_writeEnable_RNI821S1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIB51S1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[23]),
	.Z(CsrPlugin_mepc_7[23])
);
defparam execute_CsrPlugin_writeEnable_RNIB51S1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIE81S1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[24]),
	.Z(CsrPlugin_mepc_7[24])
);
defparam execute_CsrPlugin_writeEnable_RNIE81S1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIHB1S1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[25]),
	.Z(CsrPlugin_mepc_7[25])
);
defparam execute_CsrPlugin_writeEnable_RNIHB1S1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIMQIT1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[26]),
	.Z(CsrPlugin_mepc_7[26])
);
defparam execute_CsrPlugin_writeEnable_RNIMQIT1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIPTIT1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[27]),
	.Z(CsrPlugin_mepc_7[27])
);
defparam execute_CsrPlugin_writeEnable_RNIPTIT1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIV3JT1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[29]),
	.Z(CsrPlugin_mepc_7[29])
);
defparam execute_CsrPlugin_writeEnable_RNIV3JT1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI7ELT1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[30]),
	.Z(CsrPlugin_mepc_7[30])
);
defparam execute_CsrPlugin_writeEnable_RNI7ELT1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNINAKL1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[14]),
	.Z(CsrPlugin_mepc_7[14])
);
defparam execute_CsrPlugin_writeEnable_RNINAKL1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI3NKL1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[18]),
	.Z(CsrPlugin_mepc_7[18])
);
defparam execute_CsrPlugin_writeEnable_RNI3NKL1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNI6TNL1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[28]),
	.Z(CsrPlugin_mepc_7[28])
);
defparam execute_CsrPlugin_writeEnable_RNI6TNL1.INIT="0xBF80";
  LUT4 execute_CsrPlugin_writeEnable_RNIKDQL1 (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(memory_to_writeBack_PC[31]),
	.Z(CsrPlugin_mepc_7[31])
);
defparam execute_CsrPlugin_writeEnable_RNIKDQL1.INIT="0xBF80";
// @47:3505
  LUT4 lastStageRegFileWrite_valid_2 (
	.A(CO0),
	.B(DBusCachedPlugin_exceptionBus_valid_1z),
	.C(when_DBusCachedPlugin_l458_1z),
	.D(when_HazardSimplePlugin_l57),
	.Z(lastStageRegFileWrite_valid_2_1z)
);
defparam lastStageRegFileWrite_valid_2.INIT="0x0100";
// @47:4580
  LUT4 _zz_dBus_cmd_ready_0_sqmuxa_cZ (
	.A(N_1221),
	.B(_zz_dBus_cmd_ready_4),
	.C(builder_grant),
	.D(main_basesoc_dbus_cyc),
	.Z(_zz_dBus_cmd_ready_0_sqmuxa)
);
defparam _zz_dBus_cmd_ready_0_sqmuxa_cZ.INIT="0x4000";
// @47:3265
  LUT4 dataCache_1_io_mem_cmd_s2mPipe_ready (
	.A(N_1221),
	.B(un1_dBus_cmd_ready),
	.C(builder_grant),
	.D(main_basesoc_dbus_cyc),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_ready_1z)
);
defparam dataCache_1_io_mem_cmd_s2mPipe_ready.INIT="0x40FF";
// @47:4843
  LUT4 main_basesoc_dbus_ack_i_a2_RNI33A61 (
	.A(N_1221),
	.B(_zz_dBus_cmd_ready[0]),
	.C(builder_grant),
	.D(main_basesoc_dbus_cyc),
	.Z(CO0_1)
);
defparam main_basesoc_dbus_ack_i_a2_RNI33A61.INIT="0x4000";
// @47:4848
  LUT4 _zz_dBus_rsp_valid_2 (
	.A(N_1221),
	.B(builder_grant),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_dbus_we),
	.Z(_zz_dBus_rsp_valid_2_1z)
);
defparam _zz_dBus_rsp_valid_2.INIT="0x0040";
// @47:4843
  LUT4 \_zz_dBus_cmd_ready_5_1_RNO[0]  (
	.A(N_1221),
	.B(_zz_dBus_cmd_ready[0]),
	.C(builder_grant),
	.D(main_basesoc_dbus_cyc),
	.Z(N_173)
);
defparam \_zz_dBus_cmd_ready_5_1_RNO[0] .INIT="0x9CCC";
// @47:5182
  LUT4 \CsrPlugin_mepc_7_cZ[1]  (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable_1z),
	.D(GND_0),
	.Z(CsrPlugin_mepc_7[1])
);
defparam \CsrPlugin_mepc_7_cZ[1] .INIT="0x8080";
// @47:4838
  LUT4 iBusWishbone_STB_RNI5OKN (
	.A(N_1221),
	.B(builder_grant),
	.C(main_basesoc_ibus_adr_0),
	.D(main_basesoc_ibus_cyc),
	.Z(iBusWishbone_STB_RNI5OKN_1z)
);
defparam iBusWishbone_STB_RNI5OKN.INIT="0xE1F0";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIJ8732 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3101),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
	.Z(N_3102)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIJ8732.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI37922 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3421),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
	.Z(N_3422)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI37922.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3037),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIOD732 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3133),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIOD732.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3197),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3229),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3261),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI359V1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3293),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI359V1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIPS822 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3357),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIPS822.INIT="0xEC4C";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_67 (
	.A(N_34),
	.B(N_38),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_67)
);
defparam _zz_execute_SHIFT_RIGHT_1_67.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_68 (
	.A(N_35),
	.B(N_39),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_68)
);
defparam _zz_execute_SHIFT_RIGHT_1_68.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_69 (
	.A(N_36),
	.B(N_40),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_69_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_69.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_71 (
	.A(N_38),
	.B(N_42),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_71_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_71.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_87 (
	.A(N_54),
	.B(N_58),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_87_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_87.INIT="0xCACA";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3069),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3165),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIKN822 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3325),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIKN822.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIU1922 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3389),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIU1922.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNITLLQ1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_3005),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
	.Z(N_3006)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNITLLQ1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIOGLQ1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2973),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
	.Z(N_2974)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIOGLQ1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIHV3P1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2941),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
	.Z(N_2942)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIHV3P1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI4UM32 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2909),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
	.Z(N_2910)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI4UM32.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIOMF02 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2877),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
	.Z(N_2878)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIOMF02.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIJHF02 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2845),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
	.Z(N_2846)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIJHF02.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIPTD12 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2813),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
	.Z(N_2814)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIPTD12.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIFPE22 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2781),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
	.Z(N_2782)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIFPE22.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNI7A4E2 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2749),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
	.Z(N_2750)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNI7A4E2.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIVKDL1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2717),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
	.Z(N_2718)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIVKDL1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIQFDL1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2685),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
	.Z(N_2686)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIQFDL1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNILADL1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2653),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
	.Z(N_2654)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNILADL1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIG5DL1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2621),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
	.Z(N_2622)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIG5DL1.INIT="0xEC4C";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_5_RNIB0DL1 (
	.A(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.B(N_2589),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
	.Z(N_2590)
);
defparam DBusCachedPlugin_exceptionBus_valid_5_RNIB0DL1.INIT="0xEC4C";
// @48:872
  LUT4 \builder_slave_sel_r_r_0_a2_0_s_RNIE5O14[2]  (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNIONOR1_1z),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_m2_0_a2_2),
	.Z(builder_N_7_mux)
);
defparam \builder_slave_sel_r_r_0_a2_0_s_RNIE5O14[2] .INIT="0x557F";
// @47:4438
  LUT4 decode_arbitration_isStuckByOthers_cZ (
	.A(decode_arbitration_isStuckByOthers_4),
	.B(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.C(un1_when_HazardSimplePlugin_l113),
	.D(when_DBusCachedPlugin_l458_1z),
	.Z(decode_arbitration_isStuckByOthers)
);
defparam decode_arbitration_isStuckByOthers_cZ.INIT="0xFFEA";
// @48:1420
  LUT4 builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_RNO_0 (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNILKOR1_1z),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z),
	.D(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z),
	.Z(un3_m2_0_a2_1)
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_RNO_0.INIT="0x8000";
// @48:1239
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNI9E4L1 (
	.A(N_175),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0),
	.C(main_m1_e_0_1),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z),
	.Z(un1_N_7_mux_i_a0_0)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNI9E4L1.INIT="0x8000";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[22]  (
	.A(CsrPlugin_mtvec_base_m[20]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[22]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[22]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[22])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[22] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[14]  (
	.A(CsrPlugin_mtvec_base_m[12]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[14]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[14]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[14])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[14] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[20]  (
	.A(CsrPlugin_mtvec_base_m[18]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[20]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[20]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[20])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[20] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[19]  (
	.A(CsrPlugin_mtvec_base_m[17]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[19]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[19]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[19])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[19] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[13]  (
	.A(CsrPlugin_mtvec_base_m[11]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[13]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[13]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[13])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[13] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[16]  (
	.A(CsrPlugin_mtvec_base_m[14]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[16]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[16]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[16])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[16] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[21]  (
	.A(CsrPlugin_mtvec_base_m[19]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[21]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[21]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[21])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[21] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[23]  (
	.A(CsrPlugin_mtvec_base_m[21]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[23]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[23]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[23])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[23] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[12]  (
	.A(CsrPlugin_mtvec_base_m[10]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[12]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[12]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[12])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[12] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[17]  (
	.A(CsrPlugin_mtvec_base_m[15]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[17]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[17]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[17])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[17] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[24]  (
	.A(CsrPlugin_mtvec_base_m[22]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[24]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[24]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[24])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[24] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[15]  (
	.A(CsrPlugin_mtvec_base_m[13]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[15]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[15]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[15])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[15] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[18]  (
	.A(CsrPlugin_mtvec_base_m[16]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[18]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[18]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[18])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[18] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[28]  (
	.A(CsrPlugin_mtvec_base_m[26]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[28]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[28]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[28])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[28] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[29]  (
	.A(CsrPlugin_mtvec_base_m[27]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[29]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[29]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[29])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[29] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[30]  (
	.A(CsrPlugin_mtvec_base_m[28]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[30]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[30]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[30])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[30] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[25]  (
	.A(CsrPlugin_mtvec_base_m[23]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[25]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[25]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[25])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[25] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[31]  (
	.A(CsrPlugin_mtvec_base_m[29]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[31]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[31]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[31])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[31] .INIT="0xFEEE";
// @48:872
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNISLC32 (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNILKOR1_1z),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z),
	.Z(builder_m4_e_1)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNISLC32.INIT="0x7500";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[26]  (
	.A(CsrPlugin_mtvec_base_m[24]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[26]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[26]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[26])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[26] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[27]  (
	.A(CsrPlugin_mtvec_base_m[25]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[27]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[27]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[27])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[27] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[4]  (
	.A(CsrPlugin_mtvec_base_m[2]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[4]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[4]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[4])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[4] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[2]  (
	.A(CsrPlugin_mtvec_base_m[0]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[2]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[2]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[2])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[2] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[3]  (
	.A(CsrPlugin_mtvec_base_m[1]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[3]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[3])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[3] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[5]  (
	.A(CsrPlugin_mtvec_base_m[3]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[5]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[5]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[5])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[5] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[11]  (
	.A(CsrPlugin_mtvec_base_m[9]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[11]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[11]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[11])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[11] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[7]  (
	.A(CsrPlugin_mtvec_base_m[5]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[7]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[7]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[7])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[7] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[6]  (
	.A(CsrPlugin_mtvec_base_m[4]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[6]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[6]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[6])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[6] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[9]  (
	.A(CsrPlugin_mtvec_base_m[7]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[9]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[9]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[9])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[9] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[8]  (
	.A(CsrPlugin_mtvec_base_m[6]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[8]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[8]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[8])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[8] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[10]  (
	.A(CsrPlugin_mtvec_base_m[8]),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_0[10]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2]),
	.D(execute_to_memory_BRANCH_CALC[10]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_2[10])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_cZ[10] .INIT="0xFEEE";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[12]  (
	.A(IBusCachedPlugin_predictionJumpInterface_payload[12]),
	.B(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_predictionJumpInterface_payload_m[12])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[12] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[13]  (
	.A(IBusCachedPlugin_predictionJumpInterface_payload[13]),
	.B(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_predictionJumpInterface_payload_m[13])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[13] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[14]  (
	.A(IBusCachedPlugin_predictionJumpInterface_payload[14]),
	.B(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_predictionJumpInterface_payload_m[14])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[14] .INIT="0x8888";
// @47:3366
  LUT4 DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa_cZ (
	.A(dataCache_1_io_cpu_redo),
	.B(dataCache_1_io_cpu_writeBack_accessError),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(dataCache_1_io_cpu_writeBack_unalignedAccess),
	.Z(DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa)
);
defparam DBusCachedPlugin_exceptionBus_payload_code_3_sqmuxa_cZ.INIT="0x0040";
// @47:2934
  LUT4 IBusCachedPlugin_fetchPc_pc_1_sqmuxa_cZ (
	.A(un6_IBusCachedPlugin_jump_pcLoad_valid_1),
	.B(IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(when_IBusCachedPlugin_l250),
	.Z(IBusCachedPlugin_fetchPc_pc_1_sqmuxa)
);
defparam IBusCachedPlugin_fetchPc_pc_1_sqmuxa_cZ.INIT="0x002A";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[15]  (
	.A(IBusCachedPlugin_predictionJumpInterface_payload[15]),
	.B(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_predictionJumpInterface_payload_m[15])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_4_RNO[15] .INIT="0x8888";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_63 (
	.A(N_30),
	.B(N_32),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_63)
);
defparam _zz_execute_SHIFT_RIGHT_1_63.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_65 (
	.A(_zz_execute_SHIFT_RIGHT_1[32]),
	.B(_zz_execute_SRC2_5_0),
	.C(_zz_execute_SRC2_5_1),
	.D(execute_FullBarrelShifterPlugin_reversed_21),
	.Z(N_65)
);
defparam _zz_execute_SHIFT_RIGHT_1_65.INIT="0xABA8";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIE1RV5[4]  (
	.A(N_754),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[4]),
	.Z(_zz_decode_RS2[4])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIE1RV5[4] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIVLD56[3]  (
	.A(N_753),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[3]),
	.Z(_zz_decode_RS2[3])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIVLD56[3] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIGQPC5[2]  (
	.A(N_752),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[2]),
	.Z(_zz_decode_RS2[2])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIGQPC5[2] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIFEG76[1]  (
	.A(N_751),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[1]),
	.Z(_zz_decode_RS2[1])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIFEG76[1] .INIT="0x2E22";
// @48:1683
  LUT4 when_CsrPlugin_l1144_RNI80AG (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(DBusCachedPlugin_exceptionBus_valid_5_1z),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(when_CsrPlugin_l1144),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3)
);
defparam when_CsrPlugin_l1144_RNI80AG.INIT="0x1500";
// @47:4587
  LUT4 IBusCachedPlugin_injector_nextPcCalc_valids_1_6 (
	.A(IBusCachedPlugin_injector_nextPcCalc_valids_1_6_0),
	.B(un6_IBusCachedPlugin_jump_pcLoad_valid_1),
	.C(IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z),
	.D(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.Z(IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z)
);
defparam IBusCachedPlugin_injector_nextPcCalc_valids_1_6.INIT="0x0888";
// @48:653
  LUT4 builder_csr_bankarray_csrbank0_sel_1 (
	.A(builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z),
	.B(builder_csr_bankarray_csrbank0_sel_0),
	.C(builder_array_muxed0[13]),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank0_sel_1_1z)
);
defparam builder_csr_bankarray_csrbank0_sel_1.INIT="0x4C4C";
// @47:4852
  LUT4 _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa (
	.A(decode_to_execute_CSR_WRITE_OPCODE),
	.B(execute_CsrPlugin_csr_3008),
	.C(execute_arbitration_isStuck_1z),
	.D(when_CsrPlugin_l1180),
	.Z(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z)
);
defparam _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa.INIT="0x0800";
// @47:4852
  LUT4 CsrPlugin_mie_MSIE_0_sqmuxa (
	.A(decode_to_execute_CSR_WRITE_OPCODE),
	.B(execute_CsrPlugin_csr_772),
	.C(execute_arbitration_isStuck_1z),
	.D(when_CsrPlugin_l1180),
	.Z(CsrPlugin_mie_MSIE_0_sqmuxa_1z)
);
defparam CsrPlugin_mie_MSIE_0_sqmuxa.INIT="0x0800";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_72 (
	.A(N_39),
	.B(N_43),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_72_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_72.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_73 (
	.A(N_40),
	.B(N_44),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_73_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_73.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_75 (
	.A(N_42),
	.B(N_46),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_75_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_75.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_76 (
	.A(N_43),
	.B(N_47),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_76_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_76.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_77 (
	.A(N_44),
	.B(N_48),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_77_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_77.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_78 (
	.A(N_45),
	.B(N_49),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_78_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_78.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_79 (
	.A(N_46),
	.B(N_50),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_79_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_79.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_80 (
	.A(N_47),
	.B(N_51),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_80_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_80.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_82 (
	.A(N_49),
	.B(N_53),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_82_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_82.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_83 (
	.A(N_50),
	.B(N_54),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_83_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_83.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_84 (
	.A(N_51),
	.B(N_55),
	.C(_zz_execute_SRC2_5_2),
	.D(GND_0),
	.Z(N_84_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_84.INIT="0xCACA";
  LUT4 builder_wait_0_a2_RNI96JQ (
	.A(sys_rst),
	.B(builder_wait),
	.C(GND_0),
	.D(GND_0),
	.Z(N_152_i)
);
defparam builder_wait_0_a2_RNI96JQ.INIT="0xBBBB";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[4]  (
	.A(N_1377),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[4]),
	.D(m71),
	.Z(builder_shared_dat_r[4])
);
defparam \builder_shared_dat_r_0_0[4] .INIT="0xFAFE";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[3]  (
	.A(N_1374),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[3]),
	.D(builder_csr_bankarray_dat_r[4]),
	.Z(builder_shared_dat_r[3])
);
defparam \builder_shared_dat_r_0_0[3] .INIT="0xFEFA";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[2]  (
	.A(N_1396),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[2]),
	.D(builder_csr_bankarray_dat_r[3]),
	.Z(builder_shared_dat_r[2])
);
defparam \builder_shared_dat_r_0_0[2] .INIT="0xFEFA";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[1]  (
	.A(N_1392),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[1]),
	.D(builder_csr_bankarray_dat_r[2]),
	.Z(builder_shared_dat_r[1])
);
defparam \builder_shared_dat_r_0_0[1] .INIT="0xFEFA";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[0]  (
	.A(N_1388),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[0]),
	.D(builder_csr_bankarray_dat_r[1]),
	.Z(builder_shared_dat_r[0])
);
defparam \builder_shared_dat_r_0_0[0] .INIT="0xFEFA";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[5]  (
	.A(N_1380),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[5]),
	.D(builder_csr_bankarray_dat_r[6]),
	.Z(builder_shared_dat_r[5])
);
defparam \builder_shared_dat_r_0_0[5] .INIT="0xFEFA";
// @47:1354
  LUT4 un4__zz_when_7_0_0 (
	.A(un4__zz_when_7_0_0_3),
	.B(un4__zz_when_7_0_0_a4_3_5),
	.C(N_4061),
	.D(N_4074),
	.Z(un4__zz_when_7)
);
defparam un4__zz_when_7_0_0.INIT="0xFFEA";
// @47:1354
  LUT4 un4__zz_when_2_cZ (
	.A(un4__zz_when_1),
	.B(un4__zz_when_5_0_2),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(N_3995),
	.Z(un4__zz_when_2)
);
defparam un4__zz_when_2_cZ.INIT="0xAA8A";
// @48:1355
  LUT4 builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1_cZ (
	.A(builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z),
	.B(builder_array_muxed0[11]),
	.C(builder_array_muxed0[12]),
	.D(builder_array_muxed0[13]),
	.Z(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1)
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_1_cZ.INIT="0x5557";
// @47:3347
  LUT4 DBusCachedPlugin_exceptionBus_valid (
	.A(dataCache_1_io_cpu_redo),
	.B(dataCache_1_io_cpu_writeBack_accessError),
	.C(dataCache_1_io_cpu_writeBack_isValid_1z),
	.D(dataCache_1_io_cpu_writeBack_unalignedAccess),
	.Z(DBusCachedPlugin_exceptionBus_valid_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid.INIT="0x5040";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[0]  (
	.A(_zz_7),
	.B(_zz_decode_RS2_2[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_payload_data[0])
);
defparam \lastStageRegFileWrite_payload_data_cZ[0] .INIT="0x4444";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_34 (
	.A(N_1),
	.B(N_3),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_34)
);
defparam _zz_execute_SHIFT_RIGHT_1_34.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_35 (
	.A(N_2_0),
	.B(N_4),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_35)
);
defparam _zz_execute_SHIFT_RIGHT_1_35.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_36 (
	.A(N_3),
	.B(N_5),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_36)
);
defparam _zz_execute_SHIFT_RIGHT_1_36.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_38 (
	.A(N_5),
	.B(N_7),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_38)
);
defparam _zz_execute_SHIFT_RIGHT_1_38.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_58 (
	.A(N_25),
	.B(N_27),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_58)
);
defparam _zz_execute_SHIFT_RIGHT_1_58.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_61 (
	.A(N_28),
	.B(N_30),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_61)
);
defparam _zz_execute_SHIFT_RIGHT_1_61.INIT="0xCACA";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNISGH76[16]  (
	.A(N_766),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[16]),
	.Z(_zz_decode_RS2[16])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNISGH76[16] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI5SJ76[17]  (
	.A(N_767),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[17]),
	.Z(_zz_decode_RS2[17])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI5SJ76[17] .INIT="0x2E22";
  LUT4 \_zz_decode_RS2_cZ[14]  (
	.A(N_768),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[18]),
	.Z(_zz_decode_RS2[18])
);
defparam \_zz_decode_RS2_cZ[14] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI3NEQ5[19]  (
	.A(N_769),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[19]),
	.Z(_zz_decode_RS2[19])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI3NEQ5[19] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI30OF6[20]  (
	.A(N_770),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[20]),
	.Z(_zz_decode_RS2[20])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI30OF6[20] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIRCDR5[21]  (
	.A(N_771),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[21]),
	.Z(_zz_decode_RS2[21])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIRCDR5[21] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI2KDR5[22]  (
	.A(N_772),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[22]),
	.Z(_zz_decode_RS2[22])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI2KDR5[22] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIBVFR5[23]  (
	.A(N_773),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[23]),
	.Z(_zz_decode_RS2[23])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIBVFR5[23] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNII6GR5[24]  (
	.A(N_774),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[24]),
	.Z(_zz_decode_RS2[24])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNII6GR5[24] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIRMNG6[25]  (
	.A(N_775),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[25]),
	.Z(_zz_decode_RS2[25])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIRMNG6[25] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI0NIR5[26]  (
	.A(N_776),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[26]),
	.Z(_zz_decode_RS2[26])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI0NIR5[26] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI92LR5[27]  (
	.A(N_777),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[27]),
	.Z(_zz_decode_RS2[27])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI92LR5[27] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNINJ7F6[29]  (
	.A(N_779),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[29]),
	.Z(_zz_decode_RS2[29])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNINJ7F6[29] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNILQ776[30]  (
	.A(N_780),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[30]),
	.Z(_zz_decode_RS2[30])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNILQ776[30] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI10L26[9]  (
	.A(N_759),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[9]),
	.Z(_zz_decode_RS2[9])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI10L26[9] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI4VKQ5[8]  (
	.A(N_758),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[8]),
	.Z(_zz_decode_RS2[8])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI4VKQ5[8] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIRLKQ5[7]  (
	.A(N_757),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[7]),
	.Z(_zz_decode_RS2[7])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIRLKQ5[7] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIG8IQ5[6]  (
	.A(N_756),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[6]),
	.Z(_zz_decode_RS2[6])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIG8IQ5[6] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI7VHQ5[5]  (
	.A(N_755),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[5]),
	.Z(_zz_decode_RS2[5])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI7VHQ5[5] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIL9H76[15]  (
	.A(N_765),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[15]),
	.Z(_zz_decode_RS2[15])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIL9H76[15] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI5PE76[13]  (
	.A(N_763),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[13]),
	.Z(_zz_decode_RS2[13])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI5PE76[13] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIM9AF6[12]  (
	.A(N_762),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[12]),
	.Z(_zz_decode_RS2[12])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIM9AF6[12] .INIT="0x2E22";
// @48:1176
  LUT4 builder_csr_bankarray_sel_r_r_0_a2 (
	.A(N_175),
	.B(iBusWishbone_STB_RNIBI961_1z),
	.C(builder_csr_bankarray_sel_r_r_0_a2_1),
	.D(builder_array_muxed0[9]),
	.Z(builder_csr_bankarray_sel_r_r_0_a2_1z)
);
defparam builder_csr_bankarray_sel_r_r_0_a2.INIT="0x8000";
// @48:802
  LUT4 \builder_shared_dat_r_0_0[6]  (
	.A(N_1384),
	.B(N_1443),
	.C(builder_shared_dat_r_0_0_0[6]),
	.D(builder_csr_bankarray_dat_r[7]),
	.Z(builder_shared_dat_r[6])
);
defparam \builder_shared_dat_r_0_0[6] .INIT="0xFEFA";
// @47:2937
  LUT4 \_zz_IBusCachedPlugin_jump_pcLoad_payload_1_cZ[3]  (
	.A(ANB2),
	.B(CO1),
	.C(IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z),
	.D(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.Z(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3])
);
defparam \_zz_IBusCachedPlugin_jump_pcLoad_payload_1_cZ[3] .INIT="0x1000";
// @48:1176
  LUT4 main_bus_ack_r_0_a2 (
	.A(builder_slave_sel_r_r_0_a2_0),
	.B(N_1212),
	.C(main_bus_ack),
	.D(GND_0),
	.Z(main_bus_ack_r_0_a2_1z)
);
defparam main_bus_ack_r_0_a2.INIT="0x0808";
// @48:653
  LUT4 builder_csr_bankarray_csrbank0_sel_0_cZ (
	.A(N_175),
	.B(iBusWishbone_STB_RNIBI961_1z),
	.C(builder_array_muxed0[9]),
	.D(builder_array_muxed0[10]),
	.Z(builder_csr_bankarray_csrbank0_sel_0)
);
defparam builder_csr_bankarray_csrbank0_sel_0_cZ.INIT="0x777F";
// @48:867
  LUT4 builder_csr_bankarray_csrbank2_sel_0_cZ (
	.A(N_175),
	.B(iBusWishbone_STB_RNIBI961_1z),
	.C(builder_array_muxed0[9]),
	.D(builder_array_muxed0[10]),
	.Z(builder_csr_bankarray_csrbank2_sel_0)
);
defparam builder_csr_bankarray_csrbank2_sel_0_cZ.INIT="0x8000";
// @48:1355
  LUT4 builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0_cZ (
	.A(N_175),
	.B(iBusWishbone_STB_RNIBI961_1z),
	.C(builder_array_muxed0[9]),
	.D(builder_array_muxed0[10]),
	.Z(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0)
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_0_cZ.INIT="0x0800";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[29]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[27]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[27])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[29] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[12]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[10]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[10])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[12] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[7]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[5]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[5])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[7] .INIT="0x8888";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIVT7F1 (
	.A(N_167),
	.B(builder_basesoc_next_state_0_sqmuxa_0_a2_1),
	.C(builder_array_muxed0[2]),
	.D(GND_0),
	.Z(builder_basesoc_adr_2)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIVT7F1.INIT="0x8080";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIKCNK (
	.A(N_103),
	.B(N_167),
	.C(builder_basesoc_next_state_0_sqmuxa_0_a2_1),
	.D(GND_0),
	.Z(builder_basesoc_adr_3)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIKCNK.INIT="0x8080";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIM5IU (
	.A(N_167),
	.B(builder_basesoc_next_state_0_sqmuxa_0_a2_1),
	.C(builder_array_muxed0[4]),
	.D(GND_0),
	.Z(builder_basesoc_adr_4)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIM5IU.INIT="0x8080";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIO7IU (
	.A(N_167),
	.B(builder_basesoc_next_state_0_sqmuxa_0_a2_1),
	.C(builder_array_muxed0[5]),
	.D(GND_0),
	.Z(builder_basesoc_adr_5)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2_1_RNIO7IU.INIT="0x8080";
// @48:733
  LUT4 builder_basesoc_next_state_1_sqmuxa_1 (
	.A(builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z),
	.B(sys_rst),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_basesoc_next_state_1_sqmuxa_1_1z)
);
defparam builder_basesoc_next_state_1_sqmuxa_1.INIT="0x2222";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[13]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[11]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[11])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[13] .INIT="0x8888";
// @47:3794
  LUT4 un1_when_HazardSimplePlugin_l113_cZ (
	.A(HazardSimplePlugin_src0Hazard_f1),
	.B(HazardSimplePlugin_src1Hazard_f1),
	.C(HazardSimplePlugin_src1Hazard_f0_0),
	.D(un1__zz__zz_decode_IS_RS2_SIGNED_129),
	.Z(un1_when_HazardSimplePlugin_l113)
);
defparam un1_when_HazardSimplePlugin_l113_cZ.INIT="0xC0EA";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[14]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[12]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[12])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[14] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[10]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[8]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[8])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[10] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[5]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[3])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[5] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[31]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[29]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[29])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[31] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[17]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[15]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[15])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[17] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[25]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[23]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[23])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[25] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[2]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[0])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[2] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[24]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[22]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[22])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[24] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[23]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[21]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[21])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[23] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[19]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[17]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[17])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[19] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[3]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[1])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[3] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[4]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[2])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[4] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[6]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[4])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[6] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[8]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[6]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[6])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[8] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[9]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[7]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[7])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[9] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[11]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[9]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[9])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[11] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[15]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[13]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[13])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[15] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[16]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[14]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[14])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[16] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[18]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[16]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[16])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[18] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[20]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[18]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[18])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[20] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[21]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[19]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[19])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[21] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[22]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[20]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[20])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[22] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[26]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[24]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[24])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[26] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[27]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[25]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[25])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[27] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[28]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[26]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[26])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[28] .INIT="0x8888";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[30]  (
	.A(CsrPlugin_jumpInterface_payload_1_sqmuxa),
	.B(CsrPlugin_mtvec_base[28]),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mtvec_base_m[28])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_2_RNO[30] .INIT="0x8888";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI686K[1]  (
	.A(CsrPlugin_csrMapping_readDataInit[1]),
	.B(_zz_execute_SRC1[1]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[1])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI686K[1] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNILCBK[2]  (
	.A(CsrPlugin_csrMapping_readDataInit[2]),
	.B(_zz_execute_SRC1[2]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[2])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNILCBK[2] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI6C0Q[3]  (
	.A(CsrPlugin_csrMapping_readDataInit[3]),
	.B(_zz_execute_SRC1[3]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[3])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI6C0Q[3] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI8E0Q[4]  (
	.A(CsrPlugin_csrMapping_readDataInit[4]),
	.B(_zz_execute_SRC1[4]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[4])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI8E0Q[4] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIMNNV[7]  (
	.A(CsrPlugin_csrMapping_readDataInit[7]),
	.B(_zz_execute_SRC1[7]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[7])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIMNNV[7] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIEEF01[11]  (
	.A(CsrPlugin_csrMapping_readDataInit_1),
	.B(_zz_execute_SRC1[11]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[11])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIEEF01[11] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI6A341[12]  (
	.A(CsrPlugin_csrMapping_readDataInit[12]),
	.B(_zz_execute_SRC1[12]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[12])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI6A341[12] .INIT="0x2ECC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_1_0_RNISVP32 (
	.A(N_792[1]),
	.B(dsp_join_kb[1]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[1])
);
defparam main_basesoc_timer_value_7_0_0_cry_1_0_RNISVP32.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_1_0_RNIDS0L1 (
	.A(N_792[2]),
	.B(dsp_join_kb[2]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[2])
);
defparam main_basesoc_timer_value_7_0_0_cry_1_0_RNIDS0L1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_3_0_RNI28S32 (
	.A(N_792[3]),
	.B(dsp_join_kb[3]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[3])
);
defparam main_basesoc_timer_value_7_0_0_cry_3_0_RNI28S32.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_3_0_RNIJ43L1 (
	.A(N_792[4]),
	.B(dsp_join_kb[4]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[4])
);
defparam main_basesoc_timer_value_7_0_0_cry_3_0_RNIJ43L1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_5_0_RNI8GU32 (
	.A(N_792[5]),
	.B(dsp_join_kb[5]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[5])
);
defparam main_basesoc_timer_value_7_0_0_cry_5_0_RNI8GU32.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_5_0_RNIPC5L1 (
	.A(N_792[6]),
	.B(dsp_join_kb[6]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[6])
);
defparam main_basesoc_timer_value_7_0_0_cry_5_0_RNIPC5L1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_7_0_RNIEO042 (
	.A(N_792[7]),
	.B(dsp_join_kb[7]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[7])
);
defparam main_basesoc_timer_value_7_0_0_cry_7_0_RNIEO042.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_7_0_RNIVK7L1 (
	.A(N_792[8]),
	.B(dsp_join_kb[8]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[8])
);
defparam main_basesoc_timer_value_7_0_0_cry_7_0_RNIVK7L1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_9_0_RNIK0342 (
	.A(N_792[9]),
	.B(dsp_join_kb[9]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[9])
);
defparam main_basesoc_timer_value_7_0_0_cry_9_0_RNIK0342.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_9_0_RNIJO2P1 (
	.A(N_792[10]),
	.B(dsp_join_kb[10]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[10])
);
defparam main_basesoc_timer_value_7_0_0_cry_9_0_RNIJO2P1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_11_0_RNIFOI31 (
	.A(N_792[11]),
	.B(dsp_join_kb[11]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[11])
);
defparam main_basesoc_timer_value_7_0_0_cry_11_0_RNIFOI31.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_11_0_RNI04KB1 (
	.A(N_792[12]),
	.B(dsp_join_kb[12]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[12])
);
defparam main_basesoc_timer_value_7_0_0_cry_11_0_RNI04KB1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_13_0_RNIL0L31 (
	.A(N_792[13]),
	.B(dsp_join_kb[13]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[13])
);
defparam main_basesoc_timer_value_7_0_0_cry_13_0_RNIL0L31.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_13_0_RNI6CMB1 (
	.A(N_792[14]),
	.B(dsp_join_kb[14]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[14])
);
defparam main_basesoc_timer_value_7_0_0_cry_13_0_RNI6CMB1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_15_0_RNIR8N31 (
	.A(N_792[15]),
	.B(dsp_join_kb[15]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[15])
);
defparam main_basesoc_timer_value_7_0_0_cry_15_0_RNIR8N31.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_15_0_RNICKOB1 (
	.A(N_792[16]),
	.B(dsp_join_kb[16]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[16])
);
defparam main_basesoc_timer_value_7_0_0_cry_15_0_RNICKOB1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_17_0_RNI1HP31 (
	.A(N_792[17]),
	.B(dsp_join_kb[17]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[17])
);
defparam main_basesoc_timer_value_7_0_0_cry_17_0_RNI1HP31.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_17_0_RNIISQB1 (
	.A(N_792[18]),
	.B(dsp_join_kb[18]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[18])
);
defparam main_basesoc_timer_value_7_0_0_cry_17_0_RNIISQB1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_19_0_RNI7PR31 (
	.A(N_792[19]),
	.B(dsp_join_kb[19]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[19])
);
defparam main_basesoc_timer_value_7_0_0_cry_19_0_RNI7PR31.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_19_0_RNI6KUB1 (
	.A(N_792[20]),
	.B(dsp_join_kb[20]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[20])
);
defparam main_basesoc_timer_value_7_0_0_cry_19_0_RNI6KUB1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_21_0_RNIIVN41 (
	.A(N_792[21]),
	.B(dsp_join_kb[21]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[21])
);
defparam main_basesoc_timer_value_7_0_0_cry_21_0_RNIIVN41.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_21_0_RNI3BPC1 (
	.A(N_792[22]),
	.B(dsp_join_kb[22]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[22])
);
defparam main_basesoc_timer_value_7_0_0_cry_21_0_RNI3BPC1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_23_0_RNIO7Q41 (
	.A(N_792[23]),
	.B(dsp_join_kb[23]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[23])
);
defparam main_basesoc_timer_value_7_0_0_cry_23_0_RNIO7Q41.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_23_0_RNI9JRC1 (
	.A(N_792[24]),
	.B(dsp_join_kb[24]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[24])
);
defparam main_basesoc_timer_value_7_0_0_cry_23_0_RNI9JRC1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_25_0_RNIUFS41 (
	.A(N_792[25]),
	.B(dsp_join_kb[25]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[25])
);
defparam main_basesoc_timer_value_7_0_0_cry_25_0_RNIUFS41.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_25_0_RNIFRTC1 (
	.A(N_792[26]),
	.B(dsp_split_kb_1),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[26])
);
defparam main_basesoc_timer_value_7_0_0_cry_25_0_RNIFRTC1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_27_0_RNI4OU41 (
	.A(N_792[27]),
	.B(dsp_join_kb[26]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[27])
);
defparam main_basesoc_timer_value_7_0_0_cry_27_0_RNI4OU41.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_27_0_RNIL30D1 (
	.A(N_792[28]),
	.B(dsp_join_kb[27]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[28])
);
defparam main_basesoc_timer_value_7_0_0_cry_27_0_RNIL30D1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_29_0_RNIA0151 (
	.A(N_792[29]),
	.B(dsp_join_kb[28]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[29])
);
defparam main_basesoc_timer_value_7_0_0_cry_29_0_RNIA0151.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_cry_29_0_RNI9R3D1 (
	.A(N_792[30]),
	.B(dsp_join_kb[29]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[30])
);
defparam main_basesoc_timer_value_7_0_0_cry_29_0_RNI9R3D1.INIT="0xACAC";
  LUT4 main_basesoc_timer_value_7_0_0_s_31_0_RNIQKE81 (
	.A(N_792[31]),
	.B(dsp_join_kb[30]),
	.C(main_basesoc_timer_en_storage),
	.D(GND_0),
	.Z(main_basesoc_timer_value_7[31])
);
defparam main_basesoc_timer_value_7_0_0_s_31_0_RNIQKE81.INIT="0xACAC";
// @48:1331
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_6 (
	.A(N_167),
	.B(iBusWishbone_STB_RNIBI961_1z),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_6.INIT="0xFF7F";
// @47:3815
  LUT4 _zz_execute_BRANCH_COND_RESULT_1_u_am_cZ (
	.A(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.B(decode_to_execute_INSTRUCTION_12_rep1),
	.C(execute_BranchPlugin_eq),
	.D(dsp_split_kb_11),
	.Z(_zz_execute_BRANCH_COND_RESULT_1_u_am)
);
defparam _zz_execute_BRANCH_COND_RESULT_1_u_am_cZ.INIT="0xFF28";
// @47:3815
  LUT4 _zz_execute_BRANCH_COND_RESULT_1_u_bm_cZ (
	.A(decode_to_execute_INSTRUCTION_12),
	.B(decode_to_execute_INSTRUCTION_14),
	.C(execute_SrcPlugin_less),
	.D(GND_0),
	.Z(_zz_execute_BRANCH_COND_RESULT_1_u_bm)
);
defparam _zz_execute_BRANCH_COND_RESULT_1_u_bm_cZ.INIT="0x7878";
// @47:4233
  LUT4 execute_CsrPlugin_writeEnable (
	.A(execute_arbitration_isStuck_2),
	.B(decode_to_execute_CSR_WRITE_OPCODE),
	.C(when_DBusCachedPlugin_l458_RNIASQQ_1z),
	.D(when_CsrPlugin_l1180),
	.Z(execute_CsrPlugin_writeEnable_1z)
);
defparam execute_CsrPlugin_writeEnable.INIT="0x0400";
// @47:4587
  LUT4 execute_arbitration_isStuck_2_RNIQV651 (
	.A(execute_arbitration_isStuck_2),
	.B(memory_DivPlugin_rs1_0_sqmuxa),
	.C(when_DBusCachedPlugin_l458_1z),
	.D(GND_0),
	.Z(execute_arbitration_isStuck_i)
);
defparam execute_arbitration_isStuck_2_RNIQV651.INIT="0x0101";
// @48:1176
  LUT4 \builder_count_r[15]  (
	.A(sys_rst),
	.B(builder_count_1_cry_15_0_S0),
	.C(builder_wait),
	.D(GND_0),
	.Z(builder_count_r_3)
);
defparam \builder_count_r[15] .INIT="0x4040";
// @48:1176
  LUT4 \builder_count_r[12]  (
	.A(sys_rst),
	.B(builder_count_1_cry_11_0_S1),
	.C(builder_wait),
	.D(GND_0),
	.Z(builder_count_r_0)
);
defparam \builder_count_r[12] .INIT="0x4040";
// @47:4852
  LUT4 CsrPlugin_mstatus_MIE_0_sqmuxa_cZ (
	.A(decode_to_execute_CSR_WRITE_OPCODE),
	.B(execute_CsrPlugin_csr_768),
	.C(execute_arbitration_isStuck_1z),
	.D(when_CsrPlugin_l1180),
	.Z(CsrPlugin_mstatus_MIE_0_sqmuxa)
);
defparam CsrPlugin_mstatus_MIE_0_sqmuxa_cZ.INIT="0x0800";
// @47:1354
  LUT4 un4__zz_when_1_cZ (
	.A(un4__zz_when_2_0_3),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(N_1277),
	.Z(un4__zz_when_1)
);
defparam un4__zz_when_1_cZ.INIT="0x0323";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[22]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[22]),
	.D(memory_to_writeBack_PC[22]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[22])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[22] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[14]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[14]),
	.D(memory_to_writeBack_PC[14]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[14])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[14] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[20]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[20]),
	.D(memory_to_writeBack_PC[20]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[20])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[20] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[19]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[19]),
	.D(memory_to_writeBack_PC[19]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[19])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[19] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[13]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[13]),
	.D(memory_to_writeBack_PC[13]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[13])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[13] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[16]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[16]),
	.D(memory_to_writeBack_PC[16]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[16])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[16] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[21]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[21]),
	.D(memory_to_writeBack_PC[21]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[21])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[21] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[23]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[23]),
	.D(memory_to_writeBack_PC[23]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[23])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[23] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[12]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[12]),
	.D(memory_to_writeBack_PC[12]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[12])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[12] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[17]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[17]),
	.D(memory_to_writeBack_PC[17]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[17])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[17] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[24]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[24]),
	.D(memory_to_writeBack_PC[24]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[24])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[24] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[15]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[15]),
	.D(memory_to_writeBack_PC[15]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[15])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[15] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[18]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[18]),
	.D(memory_to_writeBack_PC[18]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[18])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[18] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[28]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[28]),
	.D(memory_to_writeBack_PC[28]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[28])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[28] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[29]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[29]),
	.D(memory_to_writeBack_PC[29]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[29])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[29] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[30]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[30]),
	.D(memory_to_writeBack_PC[30]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[30])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[30] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[25]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[25]),
	.D(memory_to_writeBack_PC[25]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[25])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[25] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[31]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[31]),
	.D(memory_to_writeBack_PC[31]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[31])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[31] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[26]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[26]),
	.D(memory_to_writeBack_PC[26]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[26])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[26] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[27]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[27]),
	.D(memory_to_writeBack_PC[27]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[27])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[27] .INIT="0xEA40";
// @47:4587
  LUT4 memory_arbitration_isValid_5_0_cZ (
	.A(execute_arbitration_isStuck_2),
	.B(execute_arbitration_isValid),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(when_DBusCachedPlugin_l458_1z),
	.Z(memory_arbitration_isValid_5_0)
);
defparam memory_arbitration_isValid_5_0_cZ.INIT="0x0004";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[4]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[4]),
	.D(memory_to_writeBack_PC[4]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[4])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[4] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[2]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[2]),
	.D(memory_to_writeBack_PC[2]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[2])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[2] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[3]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[3]),
	.D(memory_to_writeBack_PC[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[3])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[3] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[5]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[5]),
	.D(memory_to_writeBack_PC[5]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[5])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[5] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[11]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[11]),
	.D(memory_to_writeBack_PC[11]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[11])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[11] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[7]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[7]),
	.D(memory_to_writeBack_PC[7]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[7])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[7] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[6]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[6]),
	.D(memory_to_writeBack_PC[6]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[6])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[6] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[9]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[9]),
	.D(memory_to_writeBack_PC[9]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[9])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[9] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[8]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[8]),
	.D(memory_to_writeBack_PC[8]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[8])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[8] .INIT="0xEA40";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[10]  (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(CsrPlugin_mepc[10]),
	.D(memory_to_writeBack_PC[10]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_0[10])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_0_cZ[10] .INIT="0xEA40";
// @47:3357
  LUT4 DBusCachedPlugin_exceptionBus_valid_5 (
	.A(dataCache_1_io_cpu_redo),
	.B(dataCache_1_io_cpu_writeBack_accessError),
	.C(dataCache_1_io_cpu_writeBack_unalignedAccess),
	.D(GND_0),
	.Z(DBusCachedPlugin_exceptionBus_valid_5_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_5.INIT="0x5454";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2[1]  (
	.A(N_167),
	.B(N_181),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_slave_sel_r_r_0_a2_0)
);
defparam \builder_slave_sel_r_r_0_a2[1] .INIT="0x0808";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIS1TK1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3098),
	.C(execute_to_memory_BRANCH_CALC[18]),
	.D(GND_0),
	.Z(N_3101)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIS1TK1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIBUTJ1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3418),
	.C(execute_to_memory_BRANCH_CALC[28]),
	.D(GND_0),
	.Z(N_3421)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIBUTJ1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIDMBC1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3034),
	.C(execute_to_memory_BRANCH_CALC[16]),
	.D(GND_0),
	.Z(N_3037)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIDMBC1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI06TK1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3130),
	.C(execute_to_memory_BRANCH_CALC[19]),
	.D(GND_0),
	.Z(N_3133)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI06TK1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIPFAH1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3194),
	.C(execute_to_memory_BRANCH_CALC[21]),
	.D(GND_0),
	.Z(N_3197)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIPFAH1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI7OTG1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3226),
	.C(execute_to_memory_BRANCH_CALC[22]),
	.D(GND_0),
	.Z(N_3229)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI7OTG1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIBSTG1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3258),
	.C(execute_to_memory_BRANCH_CALC[23]),
	.D(GND_0),
	.Z(N_3261)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIBSTG1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIF0UG1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3290),
	.C(execute_to_memory_BRANCH_CALC[24]),
	.D(GND_0),
	.Z(N_3293)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIF0UG1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI3MTJ1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3354),
	.C(execute_to_memory_BRANCH_CALC[26]),
	.D(GND_0),
	.Z(N_3357)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI3MTJ1.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_39 (
	.A(N_6),
	.B(N_8),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_39)
);
defparam _zz_execute_SHIFT_RIGHT_1_39.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_40 (
	.A(N_7),
	.B(N_9),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_40)
);
defparam _zz_execute_SHIFT_RIGHT_1_40.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_42 (
	.A(N_9),
	.B(N_11),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_42)
);
defparam _zz_execute_SHIFT_RIGHT_1_42.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_43 (
	.A(N_10),
	.B(N_12),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_43)
);
defparam _zz_execute_SHIFT_RIGHT_1_43.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_44 (
	.A(N_11),
	.B(N_13),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_44)
);
defparam _zz_execute_SHIFT_RIGHT_1_44.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_45 (
	.A(N_12),
	.B(N_14),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_45)
);
defparam _zz_execute_SHIFT_RIGHT_1_45.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_46 (
	.A(N_13),
	.B(N_15),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_46)
);
defparam _zz_execute_SHIFT_RIGHT_1_46.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_47 (
	.A(N_14),
	.B(N_16),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_47)
);
defparam _zz_execute_SHIFT_RIGHT_1_47.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_48 (
	.A(N_15),
	.B(N_17),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_48)
);
defparam _zz_execute_SHIFT_RIGHT_1_48.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_49 (
	.A(N_16),
	.B(N_18),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_49)
);
defparam _zz_execute_SHIFT_RIGHT_1_49.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_50 (
	.A(N_17),
	.B(N_19),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_50)
);
defparam _zz_execute_SHIFT_RIGHT_1_50.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_51 (
	.A(N_18),
	.B(N_20_0),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_51)
);
defparam _zz_execute_SHIFT_RIGHT_1_51.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_52 (
	.A(N_19),
	.B(N_21),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_52)
);
defparam _zz_execute_SHIFT_RIGHT_1_52.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_53 (
	.A(N_20_0),
	.B(N_22),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_53)
);
defparam _zz_execute_SHIFT_RIGHT_1_53.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_54 (
	.A(N_21),
	.B(N_23),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_54)
);
defparam _zz_execute_SHIFT_RIGHT_1_54.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_55 (
	.A(N_22),
	.B(N_24),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_55)
);
defparam _zz_execute_SHIFT_RIGHT_1_55.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_56 (
	.A(N_23),
	.B(N_25),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_56)
);
defparam _zz_execute_SHIFT_RIGHT_1_56.INIT="0xCACA";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIHQBC1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3066),
	.C(execute_to_memory_BRANCH_CALC[17]),
	.D(GND_0),
	.Z(N_3069)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIHQBC1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIP4EC1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3162),
	.C(execute_to_memory_BRANCH_CALC[20]),
	.D(GND_0),
	.Z(N_3165)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIP4EC1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIVHTJ1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3322),
	.C(execute_to_memory_BRANCH_CALC[25]),
	.D(GND_0),
	.Z(N_3325)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIVHTJ1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI7QTJ1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3386),
	.C(execute_to_memory_BRANCH_CALC[27]),
	.D(GND_0),
	.Z(N_3389)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI7QTJ1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIJTCL1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2906),
	.C(execute_to_memory_BRANCH_CALC[12]),
	.D(GND_0),
	.Z(N_2909)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIJTCL1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI8N5I1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2874),
	.C(execute_to_memory_BRANCH_CALC[11]),
	.D(GND_0),
	.Z(N_2877)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI8N5I1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI4J5I1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2842),
	.C(execute_to_memory_BRANCH_CALC[10]),
	.D(GND_0),
	.Z(N_2845)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI4J5I1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIII3O1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2810),
	.C(execute_to_memory_BRANCH_CALC[9]),
	.D(GND_0),
	.Z(N_2813)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIII3O1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI9F4P1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2778),
	.C(execute_to_memory_BRANCH_CALC[8]),
	.D(GND_0),
	.Z(N_2781)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI9F4P1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI21Q42 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2746),
	.C(execute_to_memory_BRANCH_CALC[7]),
	.D(GND_0),
	.Z(N_2749)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI21Q42.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIRC3C1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2714),
	.C(execute_to_memory_BRANCH_CALC[6]),
	.D(GND_0),
	.Z(N_2717)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIRC3C1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIN83C1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2682),
	.C(execute_to_memory_BRANCH_CALC[5]),
	.D(GND_0),
	.Z(N_2685)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIN83C1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIJ43C1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2650),
	.C(execute_to_memory_BRANCH_CALC[4]),
	.D(GND_0),
	.Z(N_2653)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIJ43C1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIF03C1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2618),
	.C(execute_to_memory_BRANCH_CALC[3]),
	.D(GND_0),
	.Z(N_2621)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIF03C1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIBS2C1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2586),
	.C(execute_to_memory_BRANCH_CALC[2]),
	.D(GND_0),
	.Z(N_2589)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIBS2C1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI9IBC1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_3002),
	.C(execute_to_memory_BRANCH_CALC[15]),
	.D(GND_0),
	.Z(N_3005)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI9IBC1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNI5EBC1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2970),
	.C(execute_to_memory_BRANCH_CALC[14]),
	.D(GND_0),
	.Z(N_2973)
);
defparam BranchPlugin_branchExceptionPort_valid_RNI5EBC1.INIT="0xE4E4";
// @48:1683
  LUT4 BranchPlugin_branchExceptionPort_valid_RNIVTPA1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(N_2938),
	.C(execute_to_memory_BRANCH_CALC[13]),
	.D(GND_0),
	.Z(N_2941)
);
defparam BranchPlugin_branchExceptionPort_valid_RNIVTPA1.INIT="0xE4E4";
// @48:1176
  LUT4 main_basesoc_ram_bus_ack_r (
	.A(N_1212),
	.B(builder_slave_sel_2_0),
	.C(main_basesoc_ram_bus_ack),
	.D(GND_0),
	.Z(main_basesoc_ram_bus_ack_r_1z)
);
defparam main_basesoc_ram_bus_ack_r.INIT="0x0808";
// @48:708
  LUT4 main_wren1_0_a2 (
	.A(N_167),
	.B(N_181),
	.C(main_wren1_0_a2_0),
	.D(GND_0),
	.Z(main_wren1)
);
defparam main_wren1_0_a2.INIT="0x8080";
// @48:741
  LUT4 main_bus_ack_r_0_o2_RNII1LI1 (
	.A(N_175),
	.B(N_1212),
	.C(builder_array_muxed0[0]),
	.D(GND_0),
	.Z(builder_basesoc_adr_0)
);
defparam main_bus_ack_r_0_o2_RNII1LI1.INIT="0x8080";
// @48:741
  LUT4 main_bus_ack_r_0_o2_RNIL4LI1 (
	.A(N_175),
	.B(N_1212),
	.C(builder_array_muxed0[1]),
	.D(GND_0),
	.Z(builder_basesoc_adr_1)
);
defparam main_bus_ack_r_0_o2_RNIL4LI1.INIT="0x8080";
// @47:2937
  LUT4 \_zz_IBusCachedPlugin_jump_pcLoad_payload_1_cZ[2]  (
	.A(ANB2),
	.B(CO0),
	.C(when_CsrPlugin_l1019_1z),
	.D(when_CsrPlugin_l1064),
	.Z(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[2])
);
defparam \_zz_IBusCachedPlugin_jump_pcLoad_payload_1_cZ[2] .INIT="0x0002";
// @48:795
  LUT4 builder_wait_0_a2 (
	.A(iBusWishbone_STB_RNIBI961_1z),
	.B(builder_done_1z),
	.C(main_basesoc_ram_bus_ack),
	.D(main_bus_ack),
	.Z(builder_wait)
);
defparam builder_wait_0_a2.INIT="0x0002";
// @48:760
  LUT4 main_basesoc_dbus_ack_i_a2 (
	.A(builder_basesoc_state),
	.B(builder_done_1z),
	.C(main_basesoc_ram_bus_ack),
	.D(main_bus_ack),
	.Z(N_1221)
);
defparam main_basesoc_dbus_ack_i_a2.INIT="0x0001";
  LUT4 when_DBusCachedPlugin_l458_RNIT1AA1 (
	.A(un1_sys_rst_1z),
	.B(memory_DivPlugin_rs1_0_sqmuxa),
	.C(when_DBusCachedPlugin_l458_1z),
	.D(GND_0),
	.Z(when_DBusCachedPlugin_l458_RNIT1AA1_1z)
);
defparam when_DBusCachedPlugin_l458_RNIT1AA1.INIT="0xABAB";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_5 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[4]),
	.C(execute_FullBarrelShifterPlugin_reversed[5]),
	.D(GND_0),
	.Z(N_5)
);
defparam _zz_execute_SHIFT_RIGHT_1_5.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_4 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[3]),
	.C(execute_FullBarrelShifterPlugin_reversed[4]),
	.D(GND_0),
	.Z(N_4)
);
defparam _zz_execute_SHIFT_RIGHT_1_4.INIT="0xE4E4";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIIJNV[5]  (
	.A(CsrPlugin_csrMapping_readDataInit[5]),
	.B(_zz_execute_SRC1[5]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[5])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIIJNV[5] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIKLNV[6]  (
	.A(CsrPlugin_csrMapping_readDataInit[6]),
	.B(_zz_execute_SRC1[6]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[6])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIKLNV[6] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIOPNV[8]  (
	.A(CsrPlugin_csrMapping_readDataInit[8]),
	.B(_zz_execute_SRC1[8]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[8])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIOPNV[8] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIQRNV[9]  (
	.A(CsrPlugin_csrMapping_readDataInit[9]),
	.B(_zz_execute_SRC1[9]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[9])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIQRNV[9] .INIT="0x2ECC";
  LUT4 \_zz_CsrPlugin_csrMapping_writeDataSignal_cZ[9]  (
	.A(CsrPlugin_csrMapping_readDataInit_0),
	.B(_zz_execute_SRC1[10]),
	.C(decode_to_execute_INSTRUCTION_12_rep1),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[10])
);
defparam \_zz_CsrPlugin_csrMapping_writeDataSignal_cZ[9] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIE4OS[15]  (
	.A(CsrPlugin_csrMapping_readDataInit[15]),
	.B(_zz_execute_SRC1[15]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[15])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIE4OS[15] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIG6OS[16]  (
	.A(CsrPlugin_csrMapping_readDataInit[16]),
	.B(_zz_execute_SRC1[16]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[16])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIG6OS[16] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNII8OS[17]  (
	.A(CsrPlugin_csrMapping_readDataInit[17]),
	.B(_zz_execute_SRC1[17]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[17])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNII8OS[17] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIMCOS[19]  (
	.A(CsrPlugin_csrMapping_readDataInit[19]),
	.B(_zz_execute_SRC1[19]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[19])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIMCOS[19] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI6UPS[20]  (
	.A(CsrPlugin_csrMapping_readDataInit[20]),
	.B(_zz_execute_SRC1[20]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[20])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI6UPS[20] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI80QS[21]  (
	.A(CsrPlugin_csrMapping_readDataInit[21]),
	.B(_zz_execute_SRC1[21]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[21])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI80QS[21] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIA2QS[22]  (
	.A(CsrPlugin_csrMapping_readDataInit[22]),
	.B(_zz_execute_SRC1[22]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[22])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIA2QS[22] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIC4QS[23]  (
	.A(CsrPlugin_csrMapping_readDataInit[23]),
	.B(_zz_execute_SRC1[23]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[23])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIC4QS[23] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIE6QS[24]  (
	.A(CsrPlugin_csrMapping_readDataInit[24]),
	.B(_zz_execute_SRC1[24]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[24])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIE6QS[24] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIG8QS[25]  (
	.A(CsrPlugin_csrMapping_readDataInit[25]),
	.B(_zz_execute_SRC1[25]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13_rep1),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[25])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIG8QS[25] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIKMBU[26]  (
	.A(CsrPlugin_csrMapping_readDataInit[26]),
	.B(_zz_execute_SRC1[26]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[26])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIKMBU[26] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIMOBU[27]  (
	.A(CsrPlugin_csrMapping_readDataInit[27]),
	.B(_zz_execute_SRC1[27]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[27])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIMOBU[27] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIQSBU[29]  (
	.A(CsrPlugin_csrMapping_readDataInit[29]),
	.B(_zz_execute_SRC1[29]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[29])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIQSBU[29] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIAEDU[30]  (
	.A(CsrPlugin_csrMapping_readDataInit[30]),
	.B(_zz_execute_SRC1[30]),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(decode_to_execute_INSTRUCTION_13),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[30])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIAEDU[30] .INIT="0x2ECC";
  LUT4 dataCache_1_io_cpu_writeBack_isValid_RNID1U64 (
	.A(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C(memory_to_writeBack_INSTRUCTION_7),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
	.Z(N_902)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNID1U64.INIT="0x3B08";
  LUT4 dataCache_1_io_cpu_writeBack_isValid_RNIBVT64 (
	.A(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C(memory_to_writeBack_INSTRUCTION_7),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
	.Z(N_900)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNIBVT64.INIT="0x3B08";
  LUT4 dataCache_1_io_cpu_writeBack_isValid_RNI09U14 (
	.A(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C(memory_to_writeBack_INSTRUCTION_7),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
	.Z(N_896)
);
defparam dataCache_1_io_cpu_writeBack_isValid_RNI09U14.INIT="0x3B08";
// @47:4443
  LUT4 execute_arbitration_isStuck (
	.A(execute_arbitration_isStuck_2),
	.B(memory_DivPlugin_rs1_0_sqmuxa),
	.C(when_DBusCachedPlugin_l458_1z),
	.D(GND_0),
	.Z(execute_arbitration_isStuck_1z)
);
defparam execute_arbitration_isStuck.INIT="0xFEFE";
// @48:741
  LUT4 main_bus_ack_r_0_o2_RNILKOR1 (
	.A(N_1212),
	.B(builder_array_muxed0[0]),
	.C(builder_basesoc_state),
	.D(GND_0),
	.Z(main_bus_ack_r_0_o2_RNILKOR1_1z)
);
defparam main_bus_ack_r_0_o2_RNILKOR1.INIT="0x0808";
// @48:741
  LUT4 main_bus_ack_r_0_o2_RNIONOR1 (
	.A(N_1212),
	.B(builder_array_muxed0[1]),
	.C(builder_basesoc_state),
	.D(GND_0),
	.Z(main_bus_ack_r_0_o2_RNIONOR1_1z)
);
defparam main_bus_ack_r_0_o2_RNIONOR1.INIT="0x0808";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2dup (
	.A(iBusWishbone_STB_RNIBI961_1z),
	.B(builder_slave_sel_2_0_a2_0_8_0),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(main_wren0_0_a2_1_0_1z),
	.Z(builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2dup.INIT="0x8000";
// @47:4786
  LUT4 CsrPlugin_jumpInterface_payload_1_sqmuxa_cZ (
	.A(CO0),
	.B(CsrPlugin_jumpInterface_payload_0_sqmuxa),
	.C(when_CsrPlugin_l1019_1z),
	.D(when_CsrPlugin_l1064),
	.Z(CsrPlugin_jumpInterface_payload_1_sqmuxa)
);
defparam CsrPlugin_jumpInterface_payload_1_sqmuxa_cZ.INIT="0x1110";
// @47:1354
  LUT4 un4__zz_when_7_0_0_3_cZ (
	.A(un4__zz_when_7_0_0_1),
	.B(un4__zz_when_7_0_0_a4_1_0),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.D(N_4063),
	.Z(un4__zz_when_7_0_0_3)
);
defparam un4__zz_when_7_0_0_3_cZ.INIT="0xEFAF";
// @47:2934
  LUT4 un6_IBusCachedPlugin_jump_pcLoad_valid_1_cZ (
	.A(ANB2),
	.B(CO0),
	.C(when_CsrPlugin_l1019_1z),
	.D(when_CsrPlugin_l1064),
	.Z(un6_IBusCachedPlugin_jump_pcLoad_valid_1)
);
defparam un6_IBusCachedPlugin_jump_pcLoad_valid_1_cZ.INIT="0x0001";
// @47:3091
  LUT4 IBusCachedPlugin_decodePrediction_cmd_hadBranch (
	.A(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.B(dsp_join_kb_2_0),
	.C(dsp_join_kb_4[1]),
	.D(dsp_join_kb_18[0]),
	.Z(IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z)
);
defparam IBusCachedPlugin_decodePrediction_cmd_hadBranch.INIT="0x0091";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0[2]  (
	.A(builder_slave_sel_2_0_a2_0_8_0),
	.B(builder_slave_sel_r_r_0_a2_0_s_0[2]),
	.C(builder_slave_sel_r_r_0_a2_0_s_1[2]),
	.D(main_wren0_0_a2_1_0_1z),
	.Z(N_175)
);
defparam \builder_slave_sel_r_r_0_a2_0[2] .INIT="0x8000";
// @48:1274
  LUT4 main_basesoc_timer_zero_trigger_RNI5MBT (
	.A(main_basesoc_timer_value_7_0_0),
	.B(main_basesoc_timer_reload_storage[0]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792_0)
);
defparam main_basesoc_timer_zero_trigger_RNI5MBT.INIT="0xC5C5";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_1_0_RNIJRO71 (
	.A(main_basesoc_timer_value_7_0_0_cry_1_0_S0),
	.B(main_basesoc_timer_reload_storage[1]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[1])
);
defparam main_basesoc_timer_value_7_0_0_cry_1_0_RNIJRO71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_1_0_RNIKSO71 (
	.A(main_basesoc_timer_value_7_0_0_cry_1_0_S1),
	.B(main_basesoc_timer_reload_storage[2]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[2])
);
defparam main_basesoc_timer_value_7_0_0_cry_1_0_RNIKSO71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_3_0_RNIN1R71 (
	.A(main_basesoc_timer_value_7_0_0_cry_3_0_S0),
	.B(main_basesoc_timer_reload_storage[3]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[3])
);
defparam main_basesoc_timer_value_7_0_0_cry_3_0_RNIN1R71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_3_0_RNIO2R71 (
	.A(main_basesoc_timer_value_7_0_0_cry_3_0_S1),
	.B(main_basesoc_timer_reload_storage[4]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[4])
);
defparam main_basesoc_timer_value_7_0_0_cry_3_0_RNIO2R71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_5_0_RNIR7T71 (
	.A(main_basesoc_timer_value_7_0_0_cry_5_0_S0),
	.B(main_basesoc_timer_reload_storage[5]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[5])
);
defparam main_basesoc_timer_value_7_0_0_cry_5_0_RNIR7T71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_5_0_RNIS8T71 (
	.A(main_basesoc_timer_value_7_0_0_cry_5_0_S1),
	.B(main_basesoc_timer_reload_storage[6]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[6])
);
defparam main_basesoc_timer_value_7_0_0_cry_5_0_RNIS8T71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_7_0_RNIVDV71 (
	.A(main_basesoc_timer_value_7_0_0_cry_7_0_S0),
	.B(main_basesoc_timer_reload_storage[7]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[7])
);
defparam main_basesoc_timer_value_7_0_0_cry_7_0_RNIVDV71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_7_0_RNI0FV71 (
	.A(main_basesoc_timer_value_7_0_0_cry_7_0_S1),
	.B(main_basesoc_timer_reload_storage[8]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[8])
);
defparam main_basesoc_timer_value_7_0_0_cry_7_0_RNI0FV71.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_9_0_RNI3K181 (
	.A(main_basesoc_timer_value_7_0_0_cry_9_0_S0),
	.B(main_basesoc_timer_reload_storage[9]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[9])
);
defparam main_basesoc_timer_value_7_0_0_cry_9_0_RNI3K181.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_9_0_RNIBNM21 (
	.A(main_basesoc_timer_value_7_0_0_cry_9_0_S1),
	.B(main_basesoc_timer_reload_storage[10]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[10])
);
defparam main_basesoc_timer_value_7_0_0_cry_9_0_RNIBNM21.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_11_0_RNILV7L (
	.A(main_basesoc_timer_value_7_0_0_cry_11_0_S0),
	.B(main_basesoc_timer_reload_storage[11]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[11])
);
defparam main_basesoc_timer_value_7_0_0_cry_11_0_RNILV7L.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_11_0_RNIM08L (
	.A(main_basesoc_timer_value_7_0_0_cry_11_0_S1),
	.B(main_basesoc_timer_reload_storage[12]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[12])
);
defparam main_basesoc_timer_value_7_0_0_cry_11_0_RNIM08L.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_13_0_RNIP5AL (
	.A(main_basesoc_timer_value_7_0_0_cry_13_0_S0),
	.B(main_basesoc_timer_reload_storage[13]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[13])
);
defparam main_basesoc_timer_value_7_0_0_cry_13_0_RNIP5AL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_13_0_RNIQ6AL (
	.A(main_basesoc_timer_value_7_0_0_cry_13_0_S1),
	.B(main_basesoc_timer_reload_storage[14]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[14])
);
defparam main_basesoc_timer_value_7_0_0_cry_13_0_RNIQ6AL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_15_0_RNITBCL (
	.A(main_basesoc_timer_value_7_0_0_cry_15_0_S0),
	.B(main_basesoc_timer_reload_storage[15]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[15])
);
defparam main_basesoc_timer_value_7_0_0_cry_15_0_RNITBCL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_15_0_RNIUCCL (
	.A(main_basesoc_timer_value_7_0_0_cry_15_0_S1),
	.B(main_basesoc_timer_reload_storage[16]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[16])
);
defparam main_basesoc_timer_value_7_0_0_cry_15_0_RNIUCCL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_17_0_RNI1IEL (
	.A(main_basesoc_timer_value_7_0_0_cry_17_0_S0),
	.B(main_basesoc_timer_reload_storage[17]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[17])
);
defparam main_basesoc_timer_value_7_0_0_cry_17_0_RNI1IEL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_17_0_RNI2JEL (
	.A(main_basesoc_timer_value_7_0_0_cry_17_0_S1),
	.B(main_basesoc_timer_reload_storage[18]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[18])
);
defparam main_basesoc_timer_value_7_0_0_cry_17_0_RNI2JEL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_19_0_RNI5OGL (
	.A(main_basesoc_timer_value_7_0_0_cry_19_0_S0),
	.B(main_basesoc_timer_reload_storage[19]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[19])
);
defparam main_basesoc_timer_value_7_0_0_cry_19_0_RNI5OGL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_19_0_RNITGHL (
	.A(main_basesoc_timer_value_7_0_0_cry_19_0_S1),
	.B(main_basesoc_timer_reload_storage[20]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[20])
);
defparam main_basesoc_timer_value_7_0_0_cry_19_0_RNITGHL.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_21_0_RNIN4CM (
	.A(main_basesoc_timer_value_7_0_0_cry_21_0_S0),
	.B(main_basesoc_timer_reload_storage[21]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[21])
);
defparam main_basesoc_timer_value_7_0_0_cry_21_0_RNIN4CM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_21_0_RNIO5CM (
	.A(main_basesoc_timer_value_7_0_0_cry_21_0_S1),
	.B(main_basesoc_timer_reload_storage[22]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[22])
);
defparam main_basesoc_timer_value_7_0_0_cry_21_0_RNIO5CM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_23_0_RNIRAEM (
	.A(main_basesoc_timer_value_7_0_0_cry_23_0_S0),
	.B(main_basesoc_timer_reload_storage[23]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[23])
);
defparam main_basesoc_timer_value_7_0_0_cry_23_0_RNIRAEM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_23_0_RNISBEM (
	.A(main_basesoc_timer_value_7_0_0_cry_23_0_S1),
	.B(main_basesoc_timer_reload_storage[24]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[24])
);
defparam main_basesoc_timer_value_7_0_0_cry_23_0_RNISBEM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_25_0_RNIVGGM (
	.A(main_basesoc_timer_value_7_0_0_cry_25_0_S0),
	.B(main_basesoc_timer_reload_storage[25]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[25])
);
defparam main_basesoc_timer_value_7_0_0_cry_25_0_RNIVGGM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_25_0_RNI0IGM (
	.A(main_basesoc_timer_value_7_0_0_cry_25_0_S1),
	.B(main_basesoc_timer_reload_storage[26]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[26])
);
defparam main_basesoc_timer_value_7_0_0_cry_25_0_RNI0IGM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_27_0_RNI3NIM (
	.A(main_basesoc_timer_value_7_0_0_cry_27_0_S0),
	.B(main_basesoc_timer_reload_storage[27]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[27])
);
defparam main_basesoc_timer_value_7_0_0_cry_27_0_RNI3NIM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_27_0_RNI4OIM (
	.A(main_basesoc_timer_value_7_0_0_cry_27_0_S1),
	.B(main_basesoc_timer_reload_storage[28]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[28])
);
defparam main_basesoc_timer_value_7_0_0_cry_27_0_RNI4OIM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_29_0_RNI7TKM (
	.A(main_basesoc_timer_value_7_0_0_cry_29_0_S0),
	.B(main_basesoc_timer_reload_storage[29]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[29])
);
defparam main_basesoc_timer_value_7_0_0_cry_29_0_RNI7TKM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_cry_29_0_RNIVLLM (
	.A(main_basesoc_timer_value_7_0_0_cry_29_0_S1),
	.B(main_basesoc_timer_reload_storage[30]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[30])
);
defparam main_basesoc_timer_value_7_0_0_cry_29_0_RNIVLLM.INIT="0xCACA";
// @48:1274
  LUT4 main_basesoc_timer_value_7_0_0_s_31_0_RNIUN1Q (
	.A(main_basesoc_timer_value_7_0_0_s_31_0_S0),
	.B(main_basesoc_timer_reload_storage[31]),
	.C(main_basesoc_timer_zero_trigger_1z),
	.D(GND_0),
	.Z(N_792[31])
);
defparam main_basesoc_timer_value_7_0_0_s_31_0_RNIUN1Q.INIT="0xCACA";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2[0]  (
	.A(N_181),
	.B(builder_slave_sel_2_0_a2_0_7[0]),
	.C(builder_slave_sel_2_0_a2_0_8_0),
	.D(builder_array_muxed0_Z[26]),
	.Z(builder_slave_sel_2_0)
);
defparam \builder_slave_sel_2_0_a2[0] .INIT="0x0080";
// @48:703
  LUT4 main_wren0_0_a2 (
	.A(N_167),
	.B(N_181),
	.C(main_wren0_0_a2_0_0),
	.D(GND_0),
	.Z(main_wren0)
);
defparam main_wren0_0_a2.INIT="0x8080";
// @47:4852
  LUT4 decode_REGFILE_WRITE_VALID_i_0_RNIA5CO (
	.A(decode_REGFILE_WRITE_VALID_i_0),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(N_4010),
	.D(N_4072),
	.Z(N_4059_i)
);
defparam decode_REGFILE_WRITE_VALID_i_0_RNIA5CO.INIT="0x1555";
// @47:4852
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_85_RNIAPQT1[0]  (
	.A(un4__zz__zz_decode_IS_RS2_SIGNED_77_1),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(_zz__zz_decode_IS_RS2_SIGNED_85[0]),
	.D(_zz__zz_decode_IS_RS2_SIGNED_88[0]),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_77_i)
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_85_RNIAPQT1[0] .INIT="0xFFFD";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_0_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(N_4008),
	.D(N_4067),
	.Z(N_4074)
);
defparam un4__zz_when_7_0_0_a4_0_cZ.INIT="0x1000";
// @47:3738
  LUT4 HazardSimplePlugin_src0Hazard_f1_cZ (
	.A(HazardSimplePlugin_src0Hazard_0_sqmuxa),
	.B(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
	.C(when_HazardSimplePlugin_l48_2_NE),
	.D(when_HazardSimplePlugin_l57_2_1z),
	.Z(HazardSimplePlugin_src0Hazard_f1)
);
defparam HazardSimplePlugin_src0Hazard_f1_cZ.INIT="0xABAA";
// @47:3766
  LUT4 HazardSimplePlugin_src1Hazard_f1_cZ (
	.A(HazardSimplePlugin_src1Hazard_0_sqmuxa),
	.B(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
	.C(when_HazardSimplePlugin_l51_2_NE),
	.D(when_HazardSimplePlugin_l57_2_1z),
	.Z(HazardSimplePlugin_src1Hazard_f1)
);
defparam HazardSimplePlugin_src1Hazard_f1_cZ.INIT="0xABAA";
// @47:1367
  LUT4 when_CsrPlugin_l1064_RNI3LL01 (
	.A(dataCache_1_io_cpu_redo),
	.B(dataCache_1_io_cpu_writeBack_isValid_1z),
	.C(when_CsrPlugin_l1019_1z),
	.D(when_CsrPlugin_l1064),
	.Z(CO1)
);
defparam when_CsrPlugin_l1064_RNI3LL01.INIT="0xFFF8";
// @48:1177
  LUT4 main_basesoc_bus_errors_0_sqmuxa (
	.A(un1_main_basesoc_bus_errors_28),
	.B(un1_main_basesoc_bus_errors_29),
	.C(builder_done_1z),
	.D(GND_0),
	.Z(main_basesoc_bus_errors_0_sqmuxa_1z)
);
defparam main_basesoc_bus_errors_0_sqmuxa.INIT="0x7070";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_7 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[6]),
	.C(execute_FullBarrelShifterPlugin_reversed[7]),
	.D(GND_0),
	.Z(N_7)
);
defparam _zz_execute_SHIFT_RIGHT_1_7.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_8 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[7]),
	.C(execute_FullBarrelShifterPlugin_reversed[8]),
	.D(GND_0),
	.Z(N_8)
);
defparam _zz_execute_SHIFT_RIGHT_1_8.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_9 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[8]),
	.C(execute_FullBarrelShifterPlugin_reversed[9]),
	.D(GND_0),
	.Z(N_9)
);
defparam _zz_execute_SHIFT_RIGHT_1_9.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_10 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[9]),
	.C(execute_FullBarrelShifterPlugin_reversed_0),
	.D(GND_0),
	.Z(N_10)
);
defparam _zz_execute_SHIFT_RIGHT_1_10.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_11 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed_0),
	.C(execute_FullBarrelShifterPlugin_reversed[11]),
	.D(GND_0),
	.Z(N_11)
);
defparam _zz_execute_SHIFT_RIGHT_1_11.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_12 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[11]),
	.C(execute_FullBarrelShifterPlugin_reversed[12]),
	.D(GND_0),
	.Z(N_12)
);
defparam _zz_execute_SHIFT_RIGHT_1_12.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_13 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[12]),
	.C(execute_FullBarrelShifterPlugin_reversed[13]),
	.D(GND_0),
	.Z(N_13)
);
defparam _zz_execute_SHIFT_RIGHT_1_13.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_14 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[13]),
	.C(execute_FullBarrelShifterPlugin_reversed[14]),
	.D(GND_0),
	.Z(N_14)
);
defparam _zz_execute_SHIFT_RIGHT_1_14.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_15 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[14]),
	.C(execute_FullBarrelShifterPlugin_reversed[15]),
	.D(GND_0),
	.Z(N_15)
);
defparam _zz_execute_SHIFT_RIGHT_1_15.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_16 (
	.A(_zz_execute_SRC1[15]),
	.B(_zz_execute_SRC1[16]),
	.C(_zz_execute_SRC2_5_0),
	.D(un2_execute_FullBarrelShifterPlugin_reversed),
	.Z(N_16)
);
defparam _zz_execute_SHIFT_RIGHT_1_16.INIT="0xACCA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_17 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[16]),
	.C(execute_FullBarrelShifterPlugin_reversed[17]),
	.D(GND_0),
	.Z(N_17)
);
defparam _zz_execute_SHIFT_RIGHT_1_17.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_18 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[17]),
	.C(execute_FullBarrelShifterPlugin_reversed[18]),
	.D(GND_0),
	.Z(N_18)
);
defparam _zz_execute_SHIFT_RIGHT_1_18.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_19 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[18]),
	.C(execute_FullBarrelShifterPlugin_reversed[19]),
	.D(GND_0),
	.Z(N_19)
);
defparam _zz_execute_SHIFT_RIGHT_1_19.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_20 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[19]),
	.C(execute_FullBarrelShifterPlugin_reversed[20]),
	.D(GND_0),
	.Z(N_20_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_20.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_21 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[20]),
	.C(execute_FullBarrelShifterPlugin_reversed[21]),
	.D(GND_0),
	.Z(N_21)
);
defparam _zz_execute_SHIFT_RIGHT_1_21.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_22 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[21]),
	.C(execute_FullBarrelShifterPlugin_reversed[22]),
	.D(GND_0),
	.Z(N_22)
);
defparam _zz_execute_SHIFT_RIGHT_1_22.INIT="0xE4E4";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_23 (
	.A(_zz_execute_SRC2_5_0),
	.B(execute_FullBarrelShifterPlugin_reversed[22]),
	.C(execute_FullBarrelShifterPlugin_reversed[23]),
	.D(GND_0),
	.Z(N_23)
);
defparam _zz_execute_SHIFT_RIGHT_1_23.INIT="0xE4E4";
  LUT4 iBusWishbone_STB_RNIN57D1 (
	.A(sys_rst),
	.B(builder_grant),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_ibus_cyc),
	.Z(N_1210_i)
);
defparam iBusWishbone_STB_RNIN57D1.INIT="0x4054";
// @47:3505
  LUT4 when_DBusCachedPlugin_l458_i (
	.A(when_DBusCachedPlugin_l458_537_1z),
	.B(N_6_mux),
	.C(stageB_mmuRsp_isIoAccess),
	.D(when_DataCache_l980),
	.Z(when_DBusCachedPlugin_l458_i_1z)
);
defparam when_DBusCachedPlugin_l458_i.INIT="0xFD5D";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[2]  (
	.A(_zz_decode_RS2_1_0_iv_0[2]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_2),
	.D(execute_to_memory_SHIFT_RIGHT_m[29]),
	.Z(_zz_decode_RS2_1_2)
);
defparam \_zz_decode_RS2_1_0_iv[2] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[29]  (
	.A(_zz_decode_RS2_1_0_iv_0[29]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_29),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_Z[2]),
	.Z(_zz_decode_RS2_1_29)
);
defparam \_zz_decode_RS2_1_0_iv[29] .INIT="0xFFEA";
// @47:1354
  LUT4 un4__zz_when_5_0_a2 (
	.A(un4__zz_when_5_0_a2_0),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(N_4008),
	.Z(N_3995)
);
defparam un4__zz_when_5_0_a2.INIT="0x0200";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[5]  (
	.A(_zz_decode_RS2_1_0_iv_0[5]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_5),
	.D(execute_to_memory_SHIFT_RIGHT_m[26]),
	.Z(_zz_decode_RS2_1_5)
);
defparam \_zz_decode_RS2_1_0_iv[5] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[4]  (
	.A(_zz_decode_RS2_1_0_iv_0[4]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_4),
	.D(execute_to_memory_SHIFT_RIGHT_m[27]),
	.Z(_zz_decode_RS2_1_4)
);
defparam \_zz_decode_RS2_1_0_iv[4] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[26]  (
	.A(_zz_decode_RS2_1_0_iv_0_26),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_26),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[5]),
	.Z(_zz_decode_RS2_1_26)
);
defparam \_zz_decode_RS2_1_0_iv[26] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[27]  (
	.A(_zz_decode_RS2_1_0_iv_0_27),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_27),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[4]),
	.Z(_zz_decode_RS2_1_27)
);
defparam \_zz_decode_RS2_1_0_iv[27] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[3]  (
	.A(_zz_decode_RS2_1_0_iv_0[3]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_3),
	.D(execute_to_memory_SHIFT_RIGHT_m[28]),
	.Z(_zz_decode_RS2_1_3)
);
defparam \_zz_decode_RS2_1_0_iv[3] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[28]  (
	.A(_zz_decode_RS2_1_0_iv_0[28]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_28),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_Z[3]),
	.Z(_zz_decode_RS2_1_28)
);
defparam \_zz_decode_RS2_1_0_iv[28] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[0]  (
	.A(_zz_decode_RS2_1_0_iv_0_0),
	.B(_zz_decode_RS2_1_0_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_m_0),
	.D(execute_to_memory_SHIFT_RIGHT_31),
	.Z(_zz_decode_RS2_1_0)
);
defparam \_zz_decode_RS2_1_0_iv[0] .INIT="0xFEFA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[31]  (
	.A(_zz_decode_RS2_1_0_iv_0[31]),
	.B(_zz_decode_RS2_1_2_sqmuxa_1z),
	.C(execute_to_memory_REGFILE_WRITE_DATA_31),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_Z[0]),
	.Z(_zz_decode_RS2_1_31)
);
defparam \_zz_decode_RS2_1_0_iv[31] .INIT="0xFFEA";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[30]  (
	.A(_zz_decode_RS2_1_0_iv_0_0_Z[30]),
	.B(N_3947),
	.C(_zz_decode_RS2_1_2_sqmuxa_1z),
	.D(execute_to_memory_REGFILE_WRITE_DATA_30),
	.Z(_zz_decode_RS2_1_30)
);
defparam \_zz_decode_RS2_1_0_iv_0[30] .INIT="0xFEEE";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[1]  (
	.A(_zz_decode_RS2_1_0_iv_0_0_Z[1]),
	.B(N_3943),
	.C(_zz_decode_RS2_1_2_sqmuxa_1z),
	.D(execute_to_memory_REGFILE_WRITE_DATA_1),
	.Z(_zz_decode_RS2_1_1)
);
defparam \_zz_decode_RS2_1_0_iv_0[1] .INIT="0xFEEE";
// @48:741
  LUT4 main_bus_ack_r_0_o2_RNIT2RR1 (
	.A(N_1212),
	.B(builder_slave_sel_r_r_0_a2_0_out),
	.C(builder_array_muxed0[8]),
	.D(builder_basesoc_state),
	.Z(builder_m2_0_a2_2)
);
defparam main_bus_ack_r_0_o2_RNIT2RR1.INIT="0x0080";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_3_5_cZ (
	.A(un4__zz_when_7_0_0_a4_3_1),
	.B(un4__zz_when_7_0_0_a4_3_2),
	.C(N_4098),
	.D(N_4105),
	.Z(un4__zz_when_7_0_0_a4_3_5)
);
defparam un4__zz_when_7_0_0_a4_3_5_cZ.INIT="0x8000";
// @47:1354
  LUT4 un4__zz_when_2_0_3_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(un4__zz_when_2_0_1),
	.C(un4__zz_when_2_0_a2_2_1),
	.D(N_4029),
	.Z(un4__zz_when_2_0_3)
);
defparam un4__zz_when_2_0_3_cZ.INIT="0xFDCC";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2_1_cZ (
	.A(builder_slave_sel_r_r_0_a2_0_out),
	.B(builder_grant),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_ibus_cyc),
	.Z(builder_basesoc_next_state_0_sqmuxa_0_a2_1)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2_1_cZ.INIT="0xA280";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[1]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3[1]),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[1]),
	.Z(builder_shared_dat_r_0_0_0[1])
);
defparam \builder_shared_dat_r_0_0_0_cZ[1] .INIT="0xF888";
// @47:1354
  LUT4 un4__zz_when_5_0_2_cZ (
	.A(un4__zz_when_5_0_1),
	.B(un4__zz_when_5_0_a2_0_1),
	.C(N_4008),
	.D(N_4010),
	.Z(un4__zz_when_5_0_2)
);
defparam un4__zz_when_5_0_2_cZ.INIT="0xEAAA";
// @47:4438
  LUT4 decode_arbitration_isStuckByOthers_4_cZ (
	.A(CsrPlugin_interrupt_valid),
	.B(decode_arbitration_isStuckByOthers_2),
	.C(execute_arbitration_isStuck_2),
	.D(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.Z(decode_arbitration_isStuckByOthers_4)
);
defparam decode_arbitration_isStuckByOthers_4_cZ.INIT="0xFEFC";
  LUT4 builder_basesoc_rs232phytx_next_state_0_sqmuxa_RNI610E (
	.A(builder_basesoc_rs232phytx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phytx_state),
	.C(main_basesoc_uart_tx_fifo_readable),
	.D(GND_0),
	.Z(un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0)
);
defparam builder_basesoc_rs232phytx_next_state_0_sqmuxa_RNI610E.INIT="0xB8B8";
  LUT4 \_zz_execute_SRC1_0_iv_RNI7SQ12[27]  (
	.A(_zz_execute_SRC1[27]),
	.B(decode_to_execute_INSTRUCTION_m_0[19]),
	.C(execute_RS1_m[4]),
	.D(un2_execute_FullBarrelShifterPlugin_reversed),
	.Z(execute_FullBarrelShifterPlugin_reversed[4])
);
defparam \_zz_execute_SRC1_0_iv_RNI7SQ12[27] .INIT="0xAAFC";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_RNI6DFP[0]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(decode_to_execute_INSTRUCTION_0),
	.D(when_CsrPlugin_l1144),
	.Z(N_2541)
);
defparam \io_cpu_fetch_data_regNextWhen_RNI6DFP[0] .INIT="0x0FDD";
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIQ1DK1[11]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[18])
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIQ1DK1[11] .INIT="0xFE02";
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIP0DK1[10]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[17])
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIP0DK1[10] .INIT="0xFE02";
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIHSRB1[9]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[16])
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIHSRB1[9] .INIT="0xFE02";
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIGRRB1[8]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[15])
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIGRRB1[8] .INIT="0xFE02";
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIFQRB1[7]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[14])
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIFQRB1[7] .INIT="0xFE02";
  LUT4 un10__zz__zz_decode_IS_RS2_SIGNED_10_RNIEPRB1 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[13])
);
defparam un10__zz__zz_decode_IS_RS2_SIGNED_10_RNIEPRB1.INIT="0xFE02";
  LUT4 un10__zz__zz_decode_IS_RS2_SIGNED_10_RNIDORB1 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[12])
);
defparam un10__zz__zz_decode_IS_RS2_SIGNED_10_RNIDORB1.INIT="0xFE02";
  LUT4 un10__zz__zz_decode_IS_RS2_SIGNED_10_RNICNRB1 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_4[1]),
	.Z(dsp_join_kb_18[11])
);
defparam un10__zz__zz_decode_IS_RS2_SIGNED_10_RNICNRB1.INIT="0xFE02";
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNIALRB1[3]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.C(dsp_join_kb_2_0),
	.D(dsp_join_kb_3[1]),
	.Z(dsp_join_kb_18[10])
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNIALRB1[3] .INIT="0xFE02";
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNI8JRB1[2]  (
	.A(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.B(dsp_join_kb_2_0),
	.C(dsp_join_kb_5_4[2]),
	.D(dsp_join_kb_6_2[2]),
	.Z(dsp_join_kb_18[3])
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNI8JRB1[2] .INIT="0xF1E0";
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNI6HRB1[1]  (
	.A(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.B(dsp_join_kb_2_0),
	.C(dsp_join_kb_5_4[1]),
	.D(dsp_join_kb_6_2[1]),
	.Z(dsp_join_kb_18[2])
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNI6HRB1[1] .INIT="0xF1E0";
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNI4FRB1[0]  (
	.A(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.B(dsp_join_kb_2_0),
	.C(dsp_join_kb_5_4[0]),
	.D(dsp_join_kb_6_2[0]),
	.Z(dsp_join_kb_18[1])
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNI4FRB1[0] .INIT="0xF1E0";
// @47:3135
  LUT4 _zz_6 (
	.A(un10__zz__zz_decode_IS_RS2_SIGNED_10),
	.B(dsp_join_kb_2_0),
	.C(dsp_join_kb_3[0]),
	.D(dsp_join_kb_4[0]),
	.Z(dsp_join_kb_18[0])
);
defparam _zz_6.INIT="0xF1E0";
// @47:4852
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1_RNIMECG (
	.A(un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1),
	.B(un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1),
	.C(N_4092_1),
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_2),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_17_i)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1_RNIMECG.INIT="0xEA00";
// @47:4852
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_RNIMG7E (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(N_4105),
	.C(GND_0),
	.D(GND_0),
	.Z(un11_decode_CSR_WRITE_OPCODE_i)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_RNIMG7E.INIT="0x7777";
// @47:1354
  LUT4 un4__zz_when_7_0_0_o2_2 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(N_4064),
	.C(N_4092_1),
	.D(dsp_join_kb_18[9]),
	.Z(N_4067)
);
defparam un4__zz_when_7_0_0_o2_2.INIT="0xC0EA";
// @47:1354
  LUT4 un4__zz_when_7_0_0_o2 (
	.A(N_3961),
	.B(N_4087_1),
	.C(dsp_join_kb_18[7]),
	.D(dsp_join_kb_18[8]),
	.Z(N_4061)
);
defparam un4__zz_when_7_0_0_o2.INIT="0xA0AC";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[0]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[0]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[0])
);
defparam \main_basesoc_rx_source_payload_data_cZ[0] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[1]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[1]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[1])
);
defparam \main_basesoc_rx_source_payload_data_cZ[1] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[2]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[2]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[2])
);
defparam \main_basesoc_rx_source_payload_data_cZ[2] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[3]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[3]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[3])
);
defparam \main_basesoc_rx_source_payload_data_cZ[3] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[4]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[4]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[4])
);
defparam \main_basesoc_rx_source_payload_data_cZ[4] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[5]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[5]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[5])
);
defparam \main_basesoc_rx_source_payload_data_cZ[5] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[6]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[6]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[6])
);
defparam \main_basesoc_rx_source_payload_data_cZ[6] .INIT="0x8080";
// @48:551
  LUT4 \main_basesoc_rx_source_payload_data_cZ[7]  (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(main_basesoc_rx_data[7]),
	.D(GND_0),
	.Z(main_basesoc_rx_source_payload_data[7])
);
defparam \main_basesoc_rx_source_payload_data_cZ[7] .INIT="0x8080";
// @47:1463
  LUT4 un4__zz__zz_decode_IS_RS2_SIGNED_20_i (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_1),
	.C(N_4080),
	.D(_zz__zz_decode_IS_RS2_SIGNED_23_2[0]),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z)
);
defparam un4__zz__zz_decode_IS_RS2_SIGNED_20_i.INIT="0xF8F0";
// @47:3337
  LUT4 DBusCachedPlugin_redoBranch_valid (
	.A(io_cpu_redo_0_sqmuxa_1),
	.B(loader_valid_regNext),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(dataCache_1_io_cpu_writeBack_isValid_1z),
	.Z(CO0)
);
defparam DBusCachedPlugin_redoBranch_valid.INIT="0xBA00";
// @47:3380
  LUT4 when_DBusCachedPlugin_l458 (
	.A(when_DBusCachedPlugin_l458_537_1z),
	.B(N_6_mux),
	.C(stageB_mmuRsp_isIoAccess_rep1),
	.D(when_DataCache_l980),
	.Z(when_DBusCachedPlugin_l458_1z)
);
defparam when_DBusCachedPlugin_l458.INIT="0x02A2";
// @48:795
  LUT4 iBusWishbone_STB_RNIBI961 (
	.A(builder_basesoc_state),
	.B(builder_grant_rep2),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_ibus_cyc),
	.Z(iBusWishbone_STB_RNIBI961_1z)
);
defparam iBusWishbone_STB_RNIBI961.INIT="0x5140";
// @48:802
  LUT4 \builder_shared_dat_r_cZ[19]  (
	.A(builder_slave_sel_r[0]),
	.B(rom_dat0[19]),
	.C(un8_builder_shared_dat_r[19]),
	.D(un12_builder_shared_dat_r[19]),
	.Z(builder_shared_dat_r[19])
);
defparam \builder_shared_dat_r_cZ[19] .INIT="0xFFF8";
// @48:802
  LUT4 \builder_shared_dat_r_0[18]  (
	.A(N_1439),
	.B(N_1440),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[18]),
	.Z(builder_shared_dat_r[18])
);
defparam \builder_shared_dat_r_0[18] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[17]  (
	.A(N_139),
	.B(N_1442),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[17]),
	.Z(builder_shared_dat_r[17])
);
defparam \builder_shared_dat_r_0[17] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[16]  (
	.A(N_1400),
	.B(N_1401),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[16]),
	.Z(builder_shared_dat_r[16])
);
defparam \builder_shared_dat_r_0[16] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[15]  (
	.A(N_81),
	.B(N_1403),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[15]),
	.Z(builder_shared_dat_r[15])
);
defparam \builder_shared_dat_r_0[15] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[14]  (
	.A(N_1405),
	.B(N_1406),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[14]),
	.Z(builder_shared_dat_r[14])
);
defparam \builder_shared_dat_r_0[14] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[13]  (
	.A(N_1408),
	.B(N_1409),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[13]),
	.Z(builder_shared_dat_r[13])
);
defparam \builder_shared_dat_r_0[13] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_cZ[12]  (
	.A(builder_slave_sel_r[0]),
	.B(rom_dat0[12]),
	.C(un8_builder_shared_dat_r[12]),
	.D(un12_builder_shared_dat_r[12]),
	.Z(builder_shared_dat_r[12])
);
defparam \builder_shared_dat_r_cZ[12] .INIT="0xFFF8";
// @48:802
  LUT4 \builder_shared_dat_r_0[11]  (
	.A(N_1410),
	.B(N_1411),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[11]),
	.Z(builder_shared_dat_r[11])
);
defparam \builder_shared_dat_r_0[11] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[10]  (
	.A(N_93),
	.B(N_1413),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[10]),
	.Z(builder_shared_dat_r[10])
);
defparam \builder_shared_dat_r_0[10] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[9]  (
	.A(N_96),
	.B(N_1414),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[9]),
	.Z(builder_shared_dat_r[9])
);
defparam \builder_shared_dat_r_0[9] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[8]  (
	.A(N_1416),
	.B(N_1417),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[8]),
	.Z(builder_shared_dat_r[8])
);
defparam \builder_shared_dat_r_0[8] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[7]  (
	.A(N_141),
	.B(N_1499),
	.C(builder_shared_dat_r_0_0[7]),
	.D(GND_0),
	.Z(builder_shared_dat_r[7])
);
defparam \builder_shared_dat_r_0[7] .INIT="0xF8F8";
// @48:802
  LUT4 \builder_shared_dat_r_cZ[31]  (
	.A(builder_slave_sel_r[0]),
	.B(rom_dat0[31]),
	.C(un8_builder_shared_dat_r[31]),
	.D(un12_builder_shared_dat_r[31]),
	.Z(builder_shared_dat_r[31])
);
defparam \builder_shared_dat_r_cZ[31] .INIT="0xFFF8";
// @48:802
  LUT4 \builder_shared_dat_r_0[30]  (
	.A(N_105),
	.B(N_1420),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[30]),
	.Z(builder_shared_dat_r[30])
);
defparam \builder_shared_dat_r_0[30] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[29]  (
	.A(N_1422),
	.B(N_1423),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[29]),
	.Z(builder_shared_dat_r[29])
);
defparam \builder_shared_dat_r_0[29] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[28]  (
	.A(N_111),
	.B(N_1425),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[28]),
	.Z(builder_shared_dat_r[28])
);
defparam \builder_shared_dat_r_0[28] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[27]  (
	.A(N_114),
	.B(N_1426),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[27]),
	.Z(builder_shared_dat_r[27])
);
defparam \builder_shared_dat_r_0[27] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[26]  (
	.A(N_117),
	.B(N_1428),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[26]),
	.Z(builder_shared_dat_r[26])
);
defparam \builder_shared_dat_r_0[26] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_cZ[25]  (
	.A(builder_slave_sel_r[0]),
	.B(rom_dat0[25]),
	.C(un8_builder_shared_dat_r[25]),
	.D(un12_builder_shared_dat_r[25]),
	.Z(builder_shared_dat_r[25])
);
defparam \builder_shared_dat_r_cZ[25] .INIT="0xFFF8";
// @48:802
  LUT4 \builder_shared_dat_r_0[24]  (
	.A(N_1429),
	.B(N_1430),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[24]),
	.Z(builder_shared_dat_r[24])
);
defparam \builder_shared_dat_r_0[24] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[23]  (
	.A(N_1432),
	.B(N_1433),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[23]),
	.Z(builder_shared_dat_r[23])
);
defparam \builder_shared_dat_r_0[23] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[22]  (
	.A(N_127),
	.B(N_1434),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[22]),
	.Z(builder_shared_dat_r[22])
);
defparam \builder_shared_dat_r_0[22] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[21]  (
	.A(N_129),
	.B(N_1436),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[21]),
	.Z(builder_shared_dat_r[21])
);
defparam \builder_shared_dat_r_0[21] .INIT="0xFEEE";
// @48:802
  LUT4 \builder_shared_dat_r_0[20]  (
	.A(N_132),
	.B(N_1437),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[20]),
	.Z(builder_shared_dat_r[20])
);
defparam \builder_shared_dat_r_0[20] .INIT="0xFEEE";
// @48:677
  LUT4 main_basesoc_uart_rx_fifo_wrport_we (
	.A(builder_basesoc_rs232phyrx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phyrx_state),
	.C(builder_regs1),
	.D(un3_main_basesoc_uart_rx_fifo_syncfifo_writable),
	.Z(main_basesoc_uart_rx_fifo_wrport_we_1z)
);
defparam main_basesoc_uart_rx_fifo_wrport_we.INIT="0x0080";
// @47:5142
  LUT4 execute_CsrPlugin_csr_3264_2_0_a4 (
	.A(N_4109),
	.B(dsp_join_kb_18[7]),
	.C(dsp_join_kb_18[8]),
	.D(dsp_join_kb_18[9]),
	.Z(execute_CsrPlugin_csr_3264_2)
);
defparam execute_CsrPlugin_csr_3264_2_0_a4.INIT="0x0200";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger (
	.A(main_basesoc_timer_zero_trigger_20),
	.B(main_basesoc_timer_zero_trigger_21),
	.C(main_basesoc_timer_zero_trigger_27),
	.D(main_basesoc_timer_zero_trigger_28),
	.Z(main_basesoc_timer_zero_trigger_1z)
);
defparam main_basesoc_timer_zero_trigger.INIT="0x8000";
// @48:808
  LUT4 builder_done (
	.A(builder_done_10),
	.B(builder_done_11),
	.C(builder_done_14),
	.D(builder_done_16),
	.Z(builder_done_1z)
);
defparam builder_done.INIT="0x8000";
// @47:3253
  LUT4 IBusCachedPlugin_cache_io_flush_cZ (
	.A(IBusCachedPlugin_cache_io_flush_1),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.D(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z),
	.Z(IBusCachedPlugin_cache_io_flush)
);
defparam IBusCachedPlugin_cache_io_flush_cZ.INIT="0x8000";
// @47:1354
  LUT4 un4__zz_when_7_0_0_1_cZ (
	.A(un4__zz_when_7_0_0_a4_4_1),
	.B(N_4060),
	.C(N_4073),
	.D(N_4076),
	.Z(un4__zz_when_7_0_0_1)
);
defparam un4__zz_when_7_0_0_1_cZ.INIT="0xFFF8";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIB7D41[30]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_7[19]),
	.C(dsp_join_kb_18[9]),
	.D(GND_0),
	.Z(N_3480)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIB7D41[30] .INIT="0xD8D8";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIPJB41[28]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_7[17]),
	.C(dsp_join_kb_18[7]),
	.D(GND_0),
	.Z(N_3416)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIPJB41[28] .INIT="0xD8D8";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNINHB41[27]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_7[16]),
	.C(dsp_join_kb_18[6]),
	.D(GND_0),
	.Z(N_3384)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNINHB41[27] .INIT="0xD8D8";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNILFB41[26]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_7[15]),
	.C(dsp_join_kb_18[5]),
	.D(GND_0),
	.Z(N_3352)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNILFB41[26] .INIT="0xD8D8";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIJDB41[25]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_8[8]),
	.C(dsp_join_kb_18[4]),
	.D(GND_0),
	.Z(N_3320)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIJDB41[25] .INIT="0xD8D8";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIQDSS[24]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_6_2[2]),
	.C(dsp_join_kb_7[14]),
	.D(GND_0),
	.Z(N_3288)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIQDSS[24] .INIT="0xE4E4";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIOBSS[23]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_6_2[1]),
	.C(dsp_join_kb_7[13]),
	.D(GND_0),
	.Z(N_3256)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIOBSS[23] .INIT="0xE4E4";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIM9SS[22]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_6_2[0]),
	.C(dsp_join_kb_7[12]),
	.D(GND_0),
	.Z(N_3224)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIM9SS[22] .INIT="0xE4E4";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIB5B41[21]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_4[0]),
	.C(dsp_join_kb_7[11]),
	.D(GND_0),
	.Z(N_3192)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIB5B41[21] .INIT="0xE4E4";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNINASS[20]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_8[7]),
	.D(GND_0),
	.Z(N_3160)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNINASS[20] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIETC51[19]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[10]),
	.D(GND_0),
	.Z(N_3128)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIETC51[19] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNICRC51[18]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_8[6]),
	.D(GND_0),
	.Z(N_3096)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNICRC51[18] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI3MRS[17]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[9]),
	.D(GND_0),
	.Z(N_3064)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI3MRS[17] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI1KRS[16]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[8]),
	.D(GND_0),
	.Z(N_3032)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI1KRS[16] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIVHRS[15]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[7]),
	.D(GND_0),
	.Z(N_3000)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIVHRS[15] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNITFRS[14]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_8[5]),
	.D(GND_0),
	.Z(N_2968)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNITFRS[14] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIRDRS[13]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[6]),
	.D(GND_0),
	.Z(N_2936)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIRDRS[13] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIPBRS[12]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_8[4]),
	.D(GND_0),
	.Z(N_2904)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIPBRS[12] .INIT="0xE2E2";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNIO9441[2]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_5_4[2]),
	.C(dsp_join_kb_8[3]),
	.D(GND_0),
	.Z(N_2872)
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNIO9441[2] .INIT="0xE4E4";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNIM7441[1]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_5_4[1]),
	.C(dsp_join_kb_8[2]),
	.D(GND_0),
	.Z(N_2840)
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNIM7441[1] .INIT="0xE4E4";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIDHC41[9]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_5_4[0]),
	.C(dsp_join_kb_8[1]),
	.D(GND_0),
	.Z(N_2808)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIDHC41[9] .INIT="0xE4E4";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_RNIL0NO[8]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_3[0]),
	.C(dsp_join_kb_7[5]),
	.D(GND_0),
	.Z(N_2776)
);
defparam \io_cpu_fetch_data_regNextWhen_RNIL0NO[8] .INIT="0xE4E4";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_mod_RNIEIC41[3]  (
	.A(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.B(dsp_join_kb_3[1]),
	.C(dsp_join_kb_7[4]),
	.D(GND_0),
	.Z(N_2744)
);
defparam \io_cpu_fetch_data_regNextWhen_mod_RNIEIC41[3] .INIT="0xE4E4";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIHSMO[6]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[3]),
	.D(GND_0),
	.Z(N_2712)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIHSMO[6] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIFQMO[5]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[2]),
	.D(GND_0),
	.Z(N_2680)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIFQMO[5] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIDOMO[4]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[1]),
	.D(GND_0),
	.Z(N_2648)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIDOMO[4] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNIBMMO[3]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_7[0]),
	.D(GND_0),
	.Z(N_2616)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNIBMMO[3] .INIT="0xE2E2";
// @48:1683
  LUT4 \decodeStage_mmuRsp_physicalAddress_RNI9KMO[2]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(dsp_join_kb_8[0]),
	.D(GND_0),
	.Z(N_2584)
);
defparam \decodeStage_mmuRsp_physicalAddress_RNI9KMO[2] .INIT="0xE2E2";
  LUT4 \_zz_writeBack_DBusCachedPlugin_rspShifted_3[6]  (
	.A(N_1080),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted_2[7]),
	.C(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.D(GND_0),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted_5)
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[6] .INIT="0xCACA";
  LUT4 \_zz_writeBack_DBusCachedPlugin_rspShifted_3[4]  (
	.A(N_1078),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted_2[5]),
	.C(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.D(GND_0),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted[5])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[4] .INIT="0xCACA";
  LUT4 \_zz_writeBack_DBusCachedPlugin_rspShifted_3[1]  (
	.A(N_1074),
	.B(_zz_writeBack_DBusCachedPlugin_rspShifted_2[1]),
	.C(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.D(GND_0),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted[1])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_3[1] .INIT="0xCACA";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_0_8[0]  (
	.A(builder_slave_sel_2_0_a2_0_8_0_Z[0]),
	.B(builder_slave_sel_2_0_a2_0_8_1[0]),
	.C(builder_slave_sel_2_0_a2_0_8_2[0]),
	.D(builder_array_muxed0_Z[15]),
	.Z(builder_slave_sel_2_0_a2_0_8_0)
);
defparam \builder_slave_sel_2_0_a2_0_8[0] .INIT="0x0080";
// @47:1354
  LUT4 un4__zz_when_5_0_1_cZ (
	.A(un4__zz_when_5_0_0),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(N_3970),
	.D(N_4060),
	.Z(un4__zz_when_5_0_1)
);
defparam un4__zz_when_5_0_1_cZ.INIT="0xFBEA";
// @47:4852
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1_RNIEUAG (
	.A(_zz__zz_decode_IS_RS2_SIGNED_23_2[0]),
	.B(_zz__zz_decode_IS_RS2_SIGNED_69[0]),
	.C(un1_IBusCachedPlugin_cache_io_cpu_decode_data_11),
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1),
	.Z(un4__zz__zz_decode_IS_RS2_SIGNED_64_i)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1_RNIEUAG.INIT="0xFFFD";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[5]  (
	.A(N_1126),
	.B(N_4148),
	.C(decode_to_execute_INSTRUCTION_25),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[5])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[5] .INIT="0x1DE2";
// @47:3795
  LUT4 execute_BranchPlugin_eq_0_I_82 (
	.A(N_1126),
	.B(N_4148),
	.C(_zz_execute_SRC1[5]),
	.D(decode_to_execute_INSTRUCTION_25),
	.Z(execute_IntAluPlugin_bitwise_4[5])
);
defparam execute_BranchPlugin_eq_0_I_82.INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[30]  (
	.A(N_1151),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SrcPlugin_addSub_3[30])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[30] .INIT="0x1ED2";
// @47:4126
  LUT4 when_CsrPlugin_l1019 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
	.B(CsrPlugin_hadException),
	.C(CsrPlugin_interruptJump_3),
	.D(GND_0),
	.Z(when_CsrPlugin_l1019_1z)
);
defparam when_CsrPlugin_l1019.INIT="0xDCDC";
// @47:4587
  LUT4 CsrPlugin_interrupt_valid_7 (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
	.B(CsrPlugin_hadException),
	.C(CsrPlugin_interruptJump_3),
	.D(un1_CsrPlugin_interrupt_valid21_1z),
	.Z(CsrPlugin_interrupt_valid_7_1z)
);
defparam CsrPlugin_interrupt_valid_7.INIT="0x00EF";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_5_0_a2 (
	.A(N_4098),
	.B(dsp_join_kb_18[7]),
	.C(dsp_join_kb_18[8]),
	.D(GND_0),
	.Z(N_4008)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_5_0_a2.INIT="0x0202";
// @47:4573
  LUT4 un1_dBus_cmd_ready_cZ (
	.A(_zz_dBus_cmd_ready_4),
	.B(main_basesoc_dbus_we),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_dBus_cmd_ready)
);
defparam un1_dBus_cmd_ready_cZ.INIT="0xEEEE";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[13]  (
	.A(N_1134),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[13])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[13] .INIT="0x1ED2";
// @47:2608
  LUT4 \execute_to_memory_REGFILE_WRITE_DATA_m[0]  (
	.A(_zz_decode_RS2_1_2_sqmuxa_1z),
	.B(execute_to_memory_REGFILE_WRITE_DATA_0),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_REGFILE_WRITE_DATA_m_0)
);
defparam \execute_to_memory_REGFILE_WRITE_DATA_m[0] .INIT="0x8888";
// @47:1450
  LUT4 \un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0_a2_0_a4[0]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(N_4063),
	.C(dsp_join_kb_18[7]),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0)
);
defparam \un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0_a2_0_a4[0] .INIT="0x0202";
// @48:666
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re (
	.A(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1),
	.B(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0),
	.C(main_basesoc_uart_rx_clear6),
	.D(main_basesoc_uart_rx_fifo_readable),
	.Z(main_basesoc_uart_rx_fifo_syncfifo_re_1z)
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re.INIT="0x7077";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[3]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[3]),
	.D(main_dataout1[3]),
	.Z(N_1374)
);
defparam \builder_shared_dat_r_0_0_a5_0[3] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[4]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[4]),
	.D(main_dataout1[4]),
	.Z(N_1377)
);
defparam \builder_shared_dat_r_0_0_a5_0[4] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[5]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[5]),
	.D(main_dataout1[5]),
	.Z(N_1380)
);
defparam \builder_shared_dat_r_0_0_a5_0[5] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[6]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[6]),
	.D(main_dataout1[6]),
	.Z(N_1384)
);
defparam \builder_shared_dat_r_0_0_a5_0[6] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[0]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[0]),
	.D(main_dataout1[0]),
	.Z(N_1388)
);
defparam \builder_shared_dat_r_0_0_a5_0[0] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[1]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[1]),
	.D(main_dataout1[1]),
	.Z(N_1392)
);
defparam \builder_shared_dat_r_0_0_a5_0[1] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_0[2]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[2]),
	.D(main_dataout1[2]),
	.Z(N_1396)
);
defparam \builder_shared_dat_r_0_0_a5_0[2] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[16]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[16]),
	.D(main_dataout1[16]),
	.Z(N_1401)
);
defparam \builder_shared_dat_r_0_a5_1[16] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[15]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[15]),
	.D(main_dataout1[15]),
	.Z(N_1403)
);
defparam \builder_shared_dat_r_0_a5_1[15] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[14]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[14]),
	.D(main_dataout1[14]),
	.Z(N_1406)
);
defparam \builder_shared_dat_r_0_a5_1[14] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[13]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[13]),
	.D(main_dataout1[13]),
	.Z(N_1409)
);
defparam \builder_shared_dat_r_0_a5_1[13] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[11]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[11]),
	.D(main_dataout1[11]),
	.Z(N_1411)
);
defparam \builder_shared_dat_r_0_a5_1[11] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[10]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[10]),
	.D(main_dataout1[10]),
	.Z(N_1413)
);
defparam \builder_shared_dat_r_0_a5_1[10] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[9]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[9]),
	.D(main_dataout1[9]),
	.Z(N_1414)
);
defparam \builder_shared_dat_r_0_a5_1[9] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[8]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[8]),
	.D(main_dataout1[8]),
	.Z(N_1417)
);
defparam \builder_shared_dat_r_0_a5_1[8] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[30]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[30]),
	.D(main_dataout1[30]),
	.Z(N_1420)
);
defparam \builder_shared_dat_r_0_a5_1[30] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[29]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[29]),
	.D(main_dataout1[29]),
	.Z(N_1423)
);
defparam \builder_shared_dat_r_0_a5_1[29] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[28]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[28]),
	.D(main_dataout1[28]),
	.Z(N_1425)
);
defparam \builder_shared_dat_r_0_a5_1[28] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[27]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[27]),
	.D(main_dataout1[27]),
	.Z(N_1426)
);
defparam \builder_shared_dat_r_0_a5_1[27] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[26]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[26]),
	.D(main_dataout1[26]),
	.Z(N_1428)
);
defparam \builder_shared_dat_r_0_a5_1[26] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[24]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[24]),
	.D(main_dataout1[24]),
	.Z(N_1430)
);
defparam \builder_shared_dat_r_0_a5_1[24] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[23]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[23]),
	.D(main_dataout1[23]),
	.Z(N_1433)
);
defparam \builder_shared_dat_r_0_a5_1[23] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[22]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[22]),
	.D(main_dataout1[22]),
	.Z(N_127)
);
defparam \builder_shared_dat_r_0_a5_1[22] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[21]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[21]),
	.D(main_dataout1[21]),
	.Z(N_1436)
);
defparam \builder_shared_dat_r_0_a5_1[21] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[20]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[20]),
	.D(main_dataout1[20]),
	.Z(N_1437)
);
defparam \builder_shared_dat_r_0_a5_1[20] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_1[18]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[18]),
	.D(main_dataout1[18]),
	.Z(N_1440)
);
defparam \builder_shared_dat_r_0_a5_1[18] .INIT="0xA820";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_0[17]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[17]),
	.D(main_dataout1[17]),
	.Z(N_1442)
);
defparam \builder_shared_dat_r_0_a5_0[17] .INIT="0xA820";
// @48:1176
  LUT4 builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_cZ (
	.A(builder_basesoc_rs232phytx_next_state_0_sqmuxa),
	.B(builder_basesoc_rs232phytx_state),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_basesoc_rs232phytx_next_state_0_sqmuxa_1)
);
defparam builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_cZ.INIT="0x8888";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[1]  (
	.A(execute_RS1_0),
	.B(decode_to_execute_INSTRUCTION_16),
	.C(decode_to_execute_SRC1_CTRL_fast[0]),
	.D(decode_to_execute_SRC1_CTRL_fast[1]),
	.Z(_zz_execute_SRC1[1])
);
defparam \_zz_execute_SRC1_0_iv[1] .INIT="0xC00A";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[3]  (
	.A(decode_to_execute_INSTRUCTION_18),
	.B(decode_to_execute_SRC1_CTRL_fast[0]),
	.C(decode_to_execute_SRC1_CTRL_fast[1]),
	.D(dsp_join_kb_11[0]),
	.Z(_zz_execute_SRC1[3])
);
defparam \_zz_execute_SRC1_0_iv[3] .INIT="0x8380";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[4]  (
	.A(decode_to_execute_INSTRUCTION_19),
	.B(decode_to_execute_SRC1_CTRL_0_rep1),
	.C(decode_to_execute_SRC1_CTRL_1_rep1),
	.D(dsp_join_kb_11[1]),
	.Z(_zz_execute_SRC1[4])
);
defparam \_zz_execute_SRC1_0_iv[4] .INIT="0x8380";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[29]  (
	.A(N_1150),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SrcPlugin_addSub_3[29])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[29] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[27]  (
	.A(N_1148),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3[27])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[27] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[26]  (
	.A(N_1147),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3[26])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[26] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[24]  (
	.A(N_1145),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3[24])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[24] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[23]  (
	.A(N_1144),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3[23])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[23] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[22]  (
	.A(N_1143),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3[22])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[22] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[21]  (
	.A(N_1142),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3[21])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[21] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[20]  (
	.A(N_1141),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[20])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[20] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[19]  (
	.A(N_1140),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[19])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[19] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[17]  (
	.A(N_1138),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[17])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[17] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[16]  (
	.A(N_1137),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[16])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[16] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[15]  (
	.A(N_1136),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[15])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[15] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[12]  (
	.A(N_1133),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3[12])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[12] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[9]  (
	.A(N_1130),
	.B(N_4148),
	.C(decode_to_execute_INSTRUCTION_29),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[9])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[9] .INIT="0x1DE2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[8]  (
	.A(N_1129),
	.B(N_4148),
	.C(decode_to_execute_INSTRUCTION_28),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[8])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[8] .INIT="0x1DE2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[7]  (
	.A(N_1128),
	.B(N_4148),
	.C(decode_to_execute_INSTRUCTION_27),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[7])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[7] .INIT="0x1DE2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[4]  (
	.A(N_1125),
	.B(N_1157),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[4])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[4] .INIT="0x35CA";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[3]  (
	.A(N_1124),
	.B(N_1156),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[3])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[3] .INIT="0x35CA";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[2]  (
	.A(N_1123),
	.B(N_1155),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[2])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[2] .INIT="0x35CA";
// @47:3030
  LUT4 IBusCachedPlugin_iBusRsp_stages_2_output_valid (
	.A(decodeStage_hit_valid),
	.B(IBusCachedPlugin_cache_io_cpu_decode_error),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.D(GND_0),
	.Z(IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z)
);
defparam IBusCachedPlugin_iBusRsp_stages_2_output_valid.INIT="0x2020";
// @47:1575
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_143_i (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(N_4071),
	.D(N_4084),
	.Z(N_66)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_143_i.INIT="0xFF45";
// @47:3894
  LUT4 _zz_execute_BranchPlugin_missAlignedTarget_6_u (
	.A(N_1252),
	.B(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.C(dsp_split_kb_11),
	.D(GND_0),
	.Z(_zz_execute_BranchPlugin_missAlignedTarget_6)
);
defparam _zz_execute_BranchPlugin_missAlignedTarget_6_u.INIT="0xACAC";
// @47:4852
  LUT4 \io_cpu_fetch_data_regNextWhen_RNINQF5[3]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un10__zz__zz_decode_IS_RS2_SIGNED_10_i)
);
defparam \io_cpu_fetch_data_regNextWhen_RNINQF5[3] .INIT="0xCE02";
// @48:801
  LUT4 \un8_builder_shared_dat_r_cZ[19]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[19]),
	.D(main_dataout1[19]),
	.Z(un8_builder_shared_dat_r[19])
);
defparam \un8_builder_shared_dat_r_cZ[19] .INIT="0xA820";
// @48:801
  LUT4 \un8_builder_shared_dat_r_cZ[25]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[25]),
	.D(main_dataout1[25]),
	.Z(un8_builder_shared_dat_r[25])
);
defparam \un8_builder_shared_dat_r_cZ[25] .INIT="0xA820";
// @48:801
  LUT4 \un8_builder_shared_dat_r_cZ[31]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[31]),
	.D(main_dataout1[31]),
	.Z(un8_builder_shared_dat_r[31])
);
defparam \un8_builder_shared_dat_r_cZ[31] .INIT="0xA820";
// @48:801
  LUT4 \un8_builder_shared_dat_r_cZ[12]  (
	.A(N_141),
	.B(builder_array_muxed0_Z[14]),
	.C(main_dataout0[12]),
	.D(main_dataout1[12]),
	.Z(un8_builder_shared_dat_r[12])
);
defparam \un8_builder_shared_dat_r_cZ[12] .INIT="0xA820";
// @48:647
  LUT4 un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1_RNIICPM (
	.A(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1),
	.B(un1_main_basesoc_uart_tx_fifo_level0),
	.C(un1_main_basesoc_uart_tx_fifo_level0_0[2]),
	.D(un1_main_basesoc_uart_tx_fifo_level0_0[4]),
	.Z(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i)
);
defparam un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1_RNIICPM.INIT="0xFDFF";
// @47:4443
  LUT4 execute_arbitration_isStuck_2_cZ (
	.A(execute_arbitration_isStuck_2_1),
	.B(memory_arbitration_isValid),
	.C(when_CsrPlugin_l1180),
	.D(writeBack_arbitration_isValid),
	.Z(execute_arbitration_isStuck_2)
);
defparam execute_arbitration_isStuck_2_cZ.INIT="0xFAEA";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[12]  (
	.A(CsrPlugin_mepc[12]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[12]),
	.C(CsrPlugin_csrMapping_readDataInit_1_Z[12]),
	.D(execute_CsrPlugin_csr_833),
	.Z(CsrPlugin_csrMapping_readDataInit[12])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[12] .INIT="0xFEFC";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4 (
	.A(un4__zz_when_7_0_0_a4_0),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.Z(N_4073)
);
defparam un4__zz_when_7_0_0_a4.INIT="0x08AA";
// @47:3554
  LUT4 \_zz_execute_SRC1_iv[2]  (
	.A(decode_to_execute_INSTRUCTION_17),
	.B(decode_to_execute_SRC1_CTRL_fast[0]),
	.C(decode_to_execute_SRC1_CTRL_fast[1]),
	.D(dsp_join_kb_12_0),
	.Z(_zz_execute_SRC1[2])
);
defparam \_zz_execute_SRC1_iv[2] .INIT="0xB3B0";
// @47:4586
  LUT4 decode_RS2_0_sqmuxa_3 (
	.A(HazardSimplePlugin_addr1Match_0),
	.B(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
	.C(decode_RS2_0_sqmuxa_3_3),
	.D(dsp_join_kb_4[0]),
	.Z(decode_RS2_0_sqmuxa_3_1z)
);
defparam decode_RS2_0_sqmuxa_3.INIT="0x4010";
// @47:1452
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.B(N_4063),
	.C(dsp_join_kb_6_2[0]),
	.D(dsp_join_kb_18[7]),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4.INIT="0x0200";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_cZ[1]  (
	.A(NN_1),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
	.Z(builder_csr_interconnect_dat_r_3[1])
);
defparam \builder_csr_interconnect_dat_r_3_cZ[1] .INIT="0xFFFE";
// @47:4586
  LUT4 decode_RS1_0_sqmuxa_3 (
	.A(HazardSimplePlugin_addr0Match_3),
	.B(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
	.C(decode_RS1_0_sqmuxa_3_3),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.Z(decode_RS1_0_sqmuxa_3_1z)
);
defparam decode_RS1_0_sqmuxa_3.INIT="0x4010";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit[11]  (
	.A(CsrPlugin_csrMapping_readDataInit_0_Z[11]),
	.B(CsrPlugin_csrMapping_readDataInit_1_Z[11]),
	.C(CsrPlugin_csrMapping_readDataInit_2[11]),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit_1)
);
defparam \CsrPlugin_csrMapping_readDataInit[11] .INIT="0xFEFE";
// @47:3779
  LUT4 decode_RS1_0_sqmuxa (
	.A(decode_RS1_0_sqmuxa_0),
	.B(decode_RS1_0_sqmuxa_1_0),
	.C(when_HazardSimplePlugin_l48_3),
	.D(when_HazardSimplePlugin_l57),
	.Z(decode_RS1_0_sqmuxa_1z)
);
defparam decode_RS1_0_sqmuxa.INIT="0x0800";
// @47:3779
  LUT4 decode_RS2_0_sqmuxa (
	.A(decode_RS2_0_sqmuxa_0),
	.B(decode_RS2_0_sqmuxa_1_0),
	.C(when_HazardSimplePlugin_l51_0),
	.D(when_HazardSimplePlugin_l57),
	.Z(decode_RS2_0_sqmuxa_1z)
);
defparam decode_RS2_0_sqmuxa.INIT="0x0800";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[7]  (
	.A(CsrPlugin_csrMapping_readDataInit_0_Z[7]),
	.B(CsrPlugin_csrMapping_readDataInit_1_Z[7]),
	.C(_zz_CsrPlugin_csrMapping_readDataInit[7]),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit[7])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[7] .INIT="0xFEEE";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[3]  (
	.A(CsrPlugin_csrMapping_readDataInit_0_Z[3]),
	.B(CsrPlugin_csrMapping_readDataInit_1_Z[3]),
	.C(CsrPlugin_csrMapping_readDataInit_2[3]),
	.D(_zz_CsrPlugin_csrMapping_readDataInit_9[3]),
	.Z(CsrPlugin_csrMapping_readDataInit[3])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[3] .INIT="0xFFFE";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[1]  (
	.A(CsrPlugin_csrMapping_readDataInit_0_Z[1]),
	.B(CsrPlugin_csrMapping_readDataInit_1_Z[1]),
	.C(_zz_CsrPlugin_csrMapping_readDataInit_1[1]),
	.D(execute_CsrPlugin_csr_4032),
	.Z(CsrPlugin_csrMapping_readDataInit[1])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[1] .INIT="0xFEEE";
// @47:5145
  LUT4 execute_CsrPlugin_csr_768_2 (
	.A(N_3978_i),
	.B(N_4068),
	.C(execute_CsrPlugin_csr_768_2_8),
	.D(execute_CsrPlugin_csr_768_2_9),
	.Z(execute_CsrPlugin_csr_768_2_1z)
);
defparam execute_CsrPlugin_csr_768_2.INIT="0x2000";
// @47:5148
  LUT4 execute_CsrPlugin_csr_836_2 (
	.A(execute_CsrPlugin_csr_836_2_1),
	.B(N_3969_i),
	.C(N_3978_i),
	.D(execute_CsrPlugin_csr_833_2_9),
	.Z(execute_CsrPlugin_csr_836_2_1z)
);
defparam execute_CsrPlugin_csr_836_2.INIT="0x8000";
// @47:5151
  LUT4 execute_CsrPlugin_csr_772_2 (
	.A(execute_CsrPlugin_csr_772_2_0),
	.B(N_3978_i),
	.C(execute_CsrPlugin_csr_768_2_9),
	.D(execute_CsrPlugin_csr_772_2_8),
	.Z(execute_CsrPlugin_csr_772_2_1z)
);
defparam execute_CsrPlugin_csr_772_2.INIT="0x8000";
// @47:5154
  LUT4 execute_CsrPlugin_csr_773_2 (
	.A(N_3978_i),
	.B(N_4001_2),
	.C(execute_CsrPlugin_csr_768_2_9),
	.D(execute_CsrPlugin_csr_772_2_8),
	.Z(execute_CsrPlugin_csr_773_2_1z)
);
defparam execute_CsrPlugin_csr_773_2.INIT="0x8000";
// @47:5157
  LUT4 execute_CsrPlugin_csr_833_2 (
	.A(execute_CsrPlugin_csr_833_2_0),
	.B(N_3969_i),
	.C(execute_CsrPlugin_csr_833_2_7),
	.D(execute_CsrPlugin_csr_833_2_9),
	.Z(execute_CsrPlugin_csr_833_2_1z)
);
defparam execute_CsrPlugin_csr_833_2.INIT="0x8000";
// @47:5163
  LUT4 execute_CsrPlugin_csr_835_2 (
	.A(execute_CsrPlugin_csr_835_2_0),
	.B(N_3969_i),
	.C(execute_CsrPlugin_csr_833_2_7),
	.D(execute_CsrPlugin_csr_833_2_9),
	.Z(execute_CsrPlugin_csr_835_2_1z)
);
defparam execute_CsrPlugin_csr_835_2.INIT="0x8000";
// @47:1551
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_129_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz),
	.C(_zz__zz_decode_IS_RS2_SIGNED_23_2[0]),
	.D(un1__zz__zz_decode_IS_RS2_SIGNED_117_1),
	.Z(un1__zz__zz_decode_IS_RS2_SIGNED_129)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_129_cZ.INIT="0x000E";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_28_cZ (
	.A(un1_main_basesoc_bus_errors_16),
	.B(un1_main_basesoc_bus_errors_17),
	.C(un1_main_basesoc_bus_errors_18),
	.D(un1_main_basesoc_bus_errors_19),
	.Z(un1_main_basesoc_bus_errors_28)
);
defparam un1_main_basesoc_bus_errors_28_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_29_cZ (
	.A(un1_main_basesoc_bus_errors_20),
	.B(un1_main_basesoc_bus_errors_21),
	.C(un1_main_basesoc_bus_errors_22),
	.D(un1_main_basesoc_bus_errors_23),
	.Z(un1_main_basesoc_bus_errors_29)
);
defparam un1_main_basesoc_bus_errors_29_cZ.INIT="0x8000";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_28_cZ (
	.A(main_basesoc_timer_zero_trigger_16),
	.B(main_basesoc_timer_zero_trigger_17),
	.C(main_basesoc_timer_zero_trigger_18),
	.D(main_basesoc_timer_zero_trigger_19),
	.Z(main_basesoc_timer_zero_trigger_28)
);
defparam main_basesoc_timer_zero_trigger_28_cZ.INIT="0x8000";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_cZ[7]  (
	.A(N_140),
	.B(N_1635),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[7]),
	.Z(builder_shared_dat_r_0_0[7])
);
defparam \builder_shared_dat_r_0_0_cZ[7] .INIT="0xF888";
// @47:2641
  LUT4 decode_REGFILE_WRITE_VALID_i_0_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(N_4099),
	.Z(decode_REGFILE_WRITE_VALID_i_0)
);
defparam decode_REGFILE_WRITE_VALID_i_0_cZ.INIT="0xFF02";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[4]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_4),
	.C(memory_DivPlugin_div_result_mod_Q_4),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[4])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[4] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[3]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_3),
	.C(memory_DivPlugin_div_result_mod_Q_3),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[3])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[3] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[27]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_27),
	.C(memory_DivPlugin_div_result_mod_Q_27),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0_27)
);
defparam \_zz_decode_RS2_1_0_iv_0[27] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[5]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_5),
	.C(memory_DivPlugin_div_result_mod_Q_5),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[5])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[5] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[26]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_26),
	.C(memory_DivPlugin_div_result_mod_Q_26),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0_26)
);
defparam \_zz_decode_RS2_1_0_iv_0[26] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_0[30]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_30),
	.C(memory_DivPlugin_div_result_mod_Q_30),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0_0_Z[30])
);
defparam \_zz_decode_RS2_1_0_iv_0_0[30] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[31]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_31),
	.C(memory_DivPlugin_div_result_mod_Q_31),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[31])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[31] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[29]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_29),
	.C(memory_DivPlugin_div_result_mod_Q_29),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[29])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[29] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_0[1]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_1),
	.C(memory_DivPlugin_div_result_mod_Q_1),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0_0_Z[1])
);
defparam \_zz_decode_RS2_1_0_iv_0_0[1] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[28]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_28),
	.C(memory_DivPlugin_div_result_mod_Q_28),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[28])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[28] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[0]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_0),
	.C(memory_DivPlugin_div_result_mod_Q_0),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0_0)
);
defparam \_zz_decode_RS2_1_0_iv_0[0] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[2]  (
	.A(_zz_decode_RS2_1_1_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_2),
	.C(memory_DivPlugin_div_result_mod_Q_2),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(_zz_decode_RS2_1_0_iv_0[2])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[2] .INIT="0xF888";
// @47:1354
  LUT4 un4__zz_when_5_0_a2_0_3 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(N_3980),
	.C(GND_0),
	.D(GND_0),
	.Z(un4__zz_when_5_0_a2_0)
);
defparam un4__zz_when_5_0_a2_0_3.INIT="0x4444";
// @47:1354
  LUT4 un4__zz_when_2_0_1_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un4__zz_when_2_0_1)
);
defparam un4__zz_when_2_0_1_cZ.INIT="0x1B31";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[5]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3[5]),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[5]),
	.Z(builder_shared_dat_r_0_0_0[5])
);
defparam \builder_shared_dat_r_0_0_0_cZ[5] .INIT="0xF888";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[3]  (
	.A(N_1375),
	.B(builder_slave_sel_r[0]),
	.C(rom_dat0[3]),
	.D(GND_0),
	.Z(builder_shared_dat_r_0_0_0[3])
);
defparam \builder_shared_dat_r_0_0_0_cZ[3] .INIT="0xEAEA";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[6]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3[6]),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[6]),
	.Z(builder_shared_dat_r_0_0_0[6])
);
defparam \builder_shared_dat_r_0_0_0_cZ[6] .INIT="0xF888";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[4]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3[4]),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[4]),
	.Z(builder_shared_dat_r_0_0_0[4])
);
defparam \builder_shared_dat_r_0_0_0_cZ[4] .INIT="0xF888";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[0]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3[0]),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[0]),
	.Z(builder_shared_dat_r_0_0_0[0])
);
defparam \builder_shared_dat_r_0_0_0_cZ[0] .INIT="0xF888";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_0_cZ[2]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3[2]),
	.C(builder_slave_sel_r[0]),
	.D(rom_dat0[2]),
	.Z(builder_shared_dat_r_0_0_0[2])
);
defparam \builder_shared_dat_r_0_0_0_cZ[2] .INIT="0xF888";
// @47:4438
  LUT4 decode_arbitration_isStuckByOthers_2_cZ (
	.A(decode_arbitration_isStuckByOthers_0),
	.B(memory_DivPlugin_div_done),
	.C(when_CsrPlugin_l1064),
	.D(when_MulDivIterativePlugin_l128_1z),
	.Z(decode_arbitration_isStuckByOthers_2)
);
defparam decode_arbitration_isStuckByOthers_2_cZ.INIT="0xFBFA";
  LUT4 \un8_dBusWishbone_ADR[0]  (
	.A(_zz_dBus_cmd_ready[0]),
	.B(_zz_dBus_cmd_ready_5_0),
	.C(dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
	.D(dataCache_1_io_mem_cmd_s2mPipe_rData_size_0),
	.Z(main_basesoc_dbus_adr[0])
);
defparam \un8_dBusWishbone_ADR[0] .INIT="0xB8F0";
  LUT4 \un8_dBusWishbone_ADR[1]  (
	.A(_zz_dBus_cmd_ready[1]),
	.B(_zz_dBus_cmd_ready_5_0),
	.C(dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
	.D(dataCache_1_io_mem_cmd_s2mPipe_rData_size_0),
	.Z(main_basesoc_dbus_adr[1])
);
defparam \un8_dBusWishbone_ADR[1] .INIT="0xB8F0";
  LUT4 \un8_dBusWishbone_ADR[2]  (
	.A(_zz_dBus_cmd_ready[2]),
	.B(_zz_dBus_cmd_ready_5_0),
	.C(dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
	.D(dataCache_1_io_mem_cmd_s2mPipe_rData_size_0),
	.Z(main_basesoc_dbus_adr[2])
);
defparam \un8_dBusWishbone_ADR[2] .INIT="0xB8F0";
// @48:1331
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz (
	.A(builder_array_muxed0[4]),
	.B(builder_array_muxed0[5]),
	.C(builder_array_muxed0[6]),
	.D(builder_array_muxed0[7]),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz.INIT="0x0001";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_1[0]  (
	.A(builder_slave_sel_2_0_a2_1_0[0]),
	.B(builder_grant),
	.C(main_basesoc_dbus_adr[28]),
	.D(main_basesoc_ibus_adr[28]),
	.Z(N_181)
);
defparam \builder_slave_sel_2_0_a2_1[0] .INIT="0x082A";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_0_7_cZ[0]  (
	.A(builder_array_muxed0_Z[18]),
	.B(builder_array_muxed0_Z[19]),
	.C(builder_array_muxed0_Z[20]),
	.D(builder_array_muxed0_Z[21]),
	.Z(builder_slave_sel_2_0_a2_0_7[0])
);
defparam \builder_slave_sel_2_0_a2_0_7_cZ[0] .INIT="0x0001";
// @47:1354
  LUT4 un4__zz_when_5_0_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(N_1290_2),
	.Z(un4__zz_when_5_0_0)
);
defparam un4__zz_when_5_0_0_cZ.INIT="0xE0EF";
// @48:1176
  LUT4 builder_csr_bankarray_sel_r_r_0_a2_1_cZ (
	.A(builder_array_muxed0[10]),
	.B(builder_array_muxed0[11]),
	.C(builder_array_muxed0[12]),
	.D(builder_array_muxed0[13]),
	.Z(builder_csr_bankarray_sel_r_r_0_a2_1)
);
defparam builder_csr_bankarray_sel_r_r_0_a2_1_cZ.INIT="0x0001";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[29]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_2),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_Z[2])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[29] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[2]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_29),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[29])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[2] .INIT="0x8888";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[17]  (
	.A(decode_to_execute_INSTRUCTION_17),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_11[9]),
	.Z(_zz_execute_SRC1[17])
);
defparam \_zz_execute_SRC1_0_iv[17] .INIT="0x0B08";
// @47:4905
  LUT4 un1_CsrPlugin_interrupt_valid21 (
	.A(CsrPlugin_mie_MSIE),
	.B(CsrPlugin_mip_MSIP),
	.C(CsrPlugin_mstatus_MIE),
	.D(_zz_when_CsrPlugin_l952_2),
	.Z(un1_CsrPlugin_interrupt_valid21_1z)
);
defparam un1_CsrPlugin_interrupt_valid21.INIT="0x0F7F";
// @47:1354
  LUT4 un4__zz_when_7_0_0_o2_4 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(GND_0),
	.Z(N_4064)
);
defparam un4__zz_when_7_0_0_o2_4.INIT="0x9191";
// @47:4572
  LUT4 _zz_dBus_cmd_ready_4_cZ (
	.A(un4__zz_dBus_cmd_ready_4_0),
	.B(_zz_dBus_cmd_ready[1]),
	.C(_zz_dBus_cmd_ready_5_0),
	.D(dataCache_1_io_mem_cmd_s2mPipe_rData_size_0),
	.Z(_zz_dBus_cmd_ready_4)
);
defparam _zz_dBus_cmd_ready_4_cZ.INIT="0x8FFF";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[13]  (
	.A(decode_to_execute_INSTRUCTION_fast_1),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_11[6]),
	.Z(_zz_execute_SRC1[13])
);
defparam \_zz_execute_SRC1_0_iv[13] .INIT="0x0B08";
// @47:2608
  LUT4 _zz_decode_RS2_1_0_sqmuxa_RNI74IQ (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_4),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[4])
);
defparam _zz_decode_RS2_1_0_sqmuxa_RNI74IQ.INIT="0x8888";
// @47:2608
  LUT4 _zz_decode_RS2_1_0_sqmuxa_RNI85IQ (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_5),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[5])
);
defparam _zz_decode_RS2_1_0_sqmuxa_RNI85IQ.INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[5]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_26),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[26])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[5] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[4]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_27),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[27])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[4] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[28]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_3),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_Z[3])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[28] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[3]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_28),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[28])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[3] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[31]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_0),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_Z[0])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[31] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_a3_1[1]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_30),
	.C(GND_0),
	.D(GND_0),
	.Z(N_3943)
);
defparam \_zz_decode_RS2_1_0_iv_0_a3_1[1] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_a3_1[30]  (
	.A(_zz_decode_RS2_1_0_sqmuxa_1z),
	.B(execute_to_memory_SHIFT_RIGHT_1),
	.C(GND_0),
	.D(GND_0),
	.Z(N_3947)
);
defparam \_zz_decode_RS2_1_0_iv_0_a3_1[30] .INIT="0x8888";
// @48:555
  LUT4 SUM3 (
	.A(CO0_0),
	.B(main_basesoc_rx_count[1]),
	.C(main_basesoc_rx_count[2]),
	.D(main_basesoc_rx_count[3]),
	.Z(main_basesoc_rx_count_rs232phyrx_next_value0[3])
);
defparam SUM3.INIT="0x7F80";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a5_1[3]  (
	.A(N_140),
	.B(builder_csr_interconnect_dat_r_3_0[3]),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
	.D(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
	.Z(N_1375)
);
defparam \builder_shared_dat_r_0_0_a5_1[3] .INIT="0xAAA8";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_0[13]  (
	.A(N_140),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
	.C(builder_csr_bankarray_interface1_bank_bus_dat_r[13]),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r[13]),
	.Z(N_1408)
);
defparam \builder_shared_dat_r_0_a5_0[13] .INIT="0xAAA8";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_0[11]  (
	.A(N_140),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
	.C(builder_csr_bankarray_interface1_bank_bus_dat_r[11]),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r[11]),
	.Z(N_1410)
);
defparam \builder_shared_dat_r_0_a5_0[11] .INIT="0xAAA8";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_0[10]  (
	.A(N_140),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
	.C(builder_csr_bankarray_interface1_bank_bus_dat_r[10]),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r[10]),
	.Z(N_93)
);
defparam \builder_shared_dat_r_0_a5_0[10] .INIT="0xAAA8";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_0[9]  (
	.A(N_140),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
	.C(builder_csr_bankarray_interface1_bank_bus_dat_r[9]),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r[9]),
	.Z(N_96)
);
defparam \builder_shared_dat_r_0_a5_0[9] .INIT="0xAAA8";
// @48:802
  LUT4 \builder_shared_dat_r_0_a5_0[8]  (
	.A(N_140),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
	.C(builder_csr_bankarray_interface1_bank_bus_dat_r[8]),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r[8]),
	.Z(N_1416)
);
defparam \builder_shared_dat_r_0_a5_0[8] .INIT="0xAAA8";
// @48:516
  LUT4 SUM3_0 (
	.A(CO0_0_0),
	.B(main_basesoc_tx_count[1]),
	.C(main_basesoc_tx_count[2]),
	.D(main_basesoc_tx_count[3]),
	.Z(main_basesoc_tx_count_rs232phytx_next_value0[3])
);
defparam SUM3_0.INIT="0x7F80";
// @47:1516
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0.INIT="0xAABA";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_o2_1 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(dsp_join_kb_4[0]),
	.C(dsp_join_kb_6_2[0]),
	.D(dsp_join_kb_18[8]),
	.Z(N_3961)
);
defparam decodeExceptionPort_valid_1_a3_i_o2_1.INIT="0x0424";
// @47:3228
  LUT4 IBusCachedPlugin_decodeExceptionPort_valid (
	.A(decodeStage_hit_valid),
	.B(IBusCachedPlugin_cache_io_cpu_decode_error),
	.C(IBusCachedPlugin_injector_nextPcCalc_valids_1),
	.D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.Z(IBusCachedPlugin_decodeExceptionPort_valid_1z)
);
defparam IBusCachedPlugin_decodeExceptionPort_valid.INIT="0x8000";
// @47:6278
  LUT4 \lineLoader_wordIndex_RNO_cZ[2]  (
	.A(lineLoader_wordIndex_5[0]),
	.B(lineLoader_wordIndex_5[1]),
	.C(lineLoader_wordIndex_5[2]),
	.D(_zz_iBus_rsp_valid),
	.Z(lineLoader_wordIndex_RNO[2])
);
defparam \lineLoader_wordIndex_RNO_cZ[2] .INIT="0x78F0";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[25]  (
	.A(decode_to_execute_INSTRUCTION_25),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_12_8),
	.Z(_zz_execute_SRC1[25])
);
defparam \_zz_execute_SRC1_0_iv[25] .INIT="0x0B08";
// @47:3554
  LUT4 \decode_to_execute_INSTRUCTION_m_0_cZ[19]  (
	.A(decode_to_execute_INSTRUCTION_19),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(GND_0),
	.Z(decode_to_execute_INSTRUCTION_m_0[19])
);
defparam \decode_to_execute_INSTRUCTION_m_0_cZ[19] .INIT="0x8080";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[12]  (
	.A(decode_to_execute_INSTRUCTION_fast_0),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_12_4),
	.Z(_zz_execute_SRC1[12])
);
defparam \_zz_execute_SRC1_0_iv[12] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[15]  (
	.A(decode_to_execute_INSTRUCTION_15),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_11[7]),
	.Z(_zz_execute_SRC1[15])
);
defparam \_zz_execute_SRC1_0_iv[15] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[16]  (
	.A(decode_to_execute_INSTRUCTION_16),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_11[8]),
	.Z(_zz_execute_SRC1[16])
);
defparam \_zz_execute_SRC1_0_iv[16] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[19]  (
	.A(decode_to_execute_INSTRUCTION_19),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_11[10]),
	.Z(_zz_execute_SRC1[19])
);
defparam \_zz_execute_SRC1_0_iv[19] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[20]  (
	.A(decode_to_execute_INSTRUCTION_20),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_12_7),
	.Z(_zz_execute_SRC1[20])
);
defparam \_zz_execute_SRC1_0_iv[20] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[21]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_0_Q_0),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_11[11]),
	.Z(_zz_execute_SRC1[21])
);
defparam \_zz_execute_SRC1_0_iv[21] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[22]  (
	.A(decode_to_execute_SRC1_CTRL[0]),
	.B(decode_to_execute_SRC1_CTRL[1]),
	.C(dsp_join_kb_11[12]),
	.D(decode_to_execute_INSTRUCTION_mod_Q[0]),
	.Z(_zz_execute_SRC1[22])
);
defparam \_zz_execute_SRC1_0_iv[22] .INIT="0x3210";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[23]  (
	.A(decode_to_execute_SRC1_CTRL[0]),
	.B(decode_to_execute_SRC1_CTRL[1]),
	.C(dsp_join_kb_11[13]),
	.D(decode_to_execute_INSTRUCTION_mod_Q[1]),
	.Z(_zz_execute_SRC1[23])
);
defparam \_zz_execute_SRC1_0_iv[23] .INIT="0x3210";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[24]  (
	.A(decode_to_execute_SRC1_CTRL[0]),
	.B(decode_to_execute_SRC1_CTRL[1]),
	.C(dsp_join_kb_11[14]),
	.D(decode_to_execute_INSTRUCTION_mod_Q[2]),
	.Z(_zz_execute_SRC1[24])
);
defparam \_zz_execute_SRC1_0_iv[24] .INIT="0x3210";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[26]  (
	.A(decode_to_execute_INSTRUCTION_26),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_11[15]),
	.Z(_zz_execute_SRC1[26])
);
defparam \_zz_execute_SRC1_0_iv[26] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[27]  (
	.A(decode_to_execute_INSTRUCTION_27),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_11[16]),
	.Z(_zz_execute_SRC1[27])
);
defparam \_zz_execute_SRC1_0_iv[27] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[29]  (
	.A(decode_to_execute_INSTRUCTION_29),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_11[18]),
	.Z(_zz_execute_SRC1[29])
);
defparam \_zz_execute_SRC1_0_iv[29] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[30]  (
	.A(decode_to_execute_INSTRUCTION_30),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_11[19]),
	.Z(_zz_execute_SRC1[30])
);
defparam \_zz_execute_SRC1_0_iv[30] .INIT="0x0B08";
// @47:6212
  LUT4 lineLoader_write_tag_0_valid_cZ (
	.A(lineLoader_fire),
	.B(dsp_split_kb_29),
	.C(GND_0),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_valid)
);
defparam lineLoader_write_tag_0_valid_cZ.INIT="0xBBBB";
// @47:1354
  LUT4 un10__zz__zz_decode_IS_RS2_SIGNED_10_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un10__zz__zz_decode_IS_RS2_SIGNED_10)
);
defparam un10__zz__zz_decode_IS_RS2_SIGNED_10_cZ.INIT="0x31FD";
  LUT4 \_zz_execute_SRC2_5_3[7]  (
	.A(N_1134),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5[13])
);
defparam \_zz_execute_SRC2_5_3[7] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[8]  (
	.A(N_1136),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5_15)
);
defparam \_zz_execute_SRC2_5_3[8] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[9]  (
	.A(N_1137),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5[16])
);
defparam \_zz_execute_SRC2_5_3[9] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[10]  (
	.A(N_1138),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5[17])
);
defparam \_zz_execute_SRC2_5_3[10] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[11]  (
	.A(N_1140),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[19])
);
defparam \_zz_execute_SRC2_5_3[11] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[12]  (
	.A(N_1141),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[20])
);
defparam \_zz_execute_SRC2_5_3[12] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[13]  (
	.A(N_1142),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[21])
);
defparam \_zz_execute_SRC2_5_3[13] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[14]  (
	.A(N_1143),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[22])
);
defparam \_zz_execute_SRC2_5_3[14] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[15]  (
	.A(N_1144),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[23])
);
defparam \_zz_execute_SRC2_5_3[15] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[16]  (
	.A(N_1145),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5_24)
);
defparam \_zz_execute_SRC2_5_3[16] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[17]  (
	.A(N_1146),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5_25)
);
defparam \_zz_execute_SRC2_5_3[17] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[18]  (
	.A(N_1147),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[26])
);
defparam \_zz_execute_SRC2_5_3[18] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[19]  (
	.A(N_1148),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[27])
);
defparam \_zz_execute_SRC2_5_3[19] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[20]  (
	.A(N_1150),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5_29)
);
defparam \_zz_execute_SRC2_5_3[20] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[21]  (
	.A(N_1151),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_0),
	.Z(_zz_execute_SRC2_5_30)
);
defparam \_zz_execute_SRC2_5_3[21] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[6]  (
	.A(N_1133),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5[12])
);
defparam \_zz_execute_SRC2_5_3[6] .INIT="0xBE82";
  LUT4 \_zz_execute_SRC2_5_3[5]  (
	.A(N_1131),
	.B(decode_to_execute_INSTRUCTION_30),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(decode_to_execute_SRC2_CTRL[1]),
	.Z(_zz_execute_SRC2_5_10)
);
defparam \_zz_execute_SRC2_5_3[5] .INIT="0xACCA";
  LUT4 \_zz_execute_SRC2_5_3[4]  (
	.A(N_1130),
	.B(decode_to_execute_INSTRUCTION_29),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(decode_to_execute_SRC2_CTRL[1]),
	.Z(_zz_execute_SRC2_5[9])
);
defparam \_zz_execute_SRC2_5_3[4] .INIT="0xACCA";
  LUT4 \_zz_execute_SRC2_5_3[3]  (
	.A(N_1129),
	.B(decode_to_execute_INSTRUCTION_28),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(decode_to_execute_SRC2_CTRL[1]),
	.Z(_zz_execute_SRC2_5[8])
);
defparam \_zz_execute_SRC2_5_3[3] .INIT="0xACCA";
  LUT4 \_zz_execute_SRC2_5_3[2]  (
	.A(N_1128),
	.B(decode_to_execute_INSTRUCTION_27),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(decode_to_execute_SRC2_CTRL[1]),
	.Z(_zz_execute_SRC2_5[7])
);
defparam \_zz_execute_SRC2_5_3[2] .INIT="0xACCA";
  LUT4 \_zz_execute_SRC2_5_3[1]  (
	.A(N_1127),
	.B(decode_to_execute_INSTRUCTION_26),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(decode_to_execute_SRC2_CTRL[1]),
	.Z(_zz_execute_SRC2_5[6])
);
defparam \_zz_execute_SRC2_5_3[1] .INIT="0xACCA";
  LUT4 \_zz_execute_SRC2_5_3[0]  (
	.A(N_1126),
	.B(decode_to_execute_INSTRUCTION_25),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(decode_to_execute_SRC2_CTRL[1]),
	.Z(_zz_execute_SRC2_5[5])
);
defparam \_zz_execute_SRC2_5_3[0] .INIT="0xACCA";
  LUT4 \_zz_execute_SRC2_5_3_0[4]  (
	.A(N_1125),
	.B(N_1157),
	.C(decode_to_execute_SRC2_CTRL[0]),
	.D(GND_0),
	.Z(_zz_execute_SRC2_5_4)
);
defparam \_zz_execute_SRC2_5_3_0[4] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_3_0[3]  (
	.A(N_1124),
	.B(N_1156),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(GND_0),
	.Z(_zz_execute_SRC2_5_3)
);
defparam \_zz_execute_SRC2_5_3_0[3] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_3_0[2]  (
	.A(N_1123),
	.B(N_1155),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(GND_0),
	.Z(_zz_execute_SRC2_5_2)
);
defparam \_zz_execute_SRC2_5_3_0[2] .INIT="0xCACA";
  LUT4 \builder_csr_interconnect_dat_r_3_RNO[1]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r_pipe),
	.B(N_463),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_muxf),
	.D(GND_0),
	.Z(NN_1)
);
defparam \builder_csr_interconnect_dat_r_3_RNO[1] .INIT="0xACAC";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[8]  (
	.A(N_1058),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[11]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_10)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[8] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[6]  (
	.A(N_1056),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[9]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_8)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[6] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[7]  (
	.A(N_1057),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[10]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_9)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[7] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[9]  (
	.A(N_1060),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[13]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_12)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[9] .INIT="0xE2E2";
  LUT4 \builder_shared_dat_r_0_RNO[7]  (
	.A(builder_array_muxed0_Z[14]),
	.B(main_dataout0[7]),
	.C(main_dataout1[7]),
	.D(GND_0),
	.Z(N_1499)
);
defparam \builder_shared_dat_r_0_RNO[7] .INIT="0xE4E4";
  LUT4 \_zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[0]  (
	.A(dataCache_1_io_cpu_writeBack_data_5),
	.B(dataCache_1_io_cpu_writeBack_data_21),
	.C(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.D(GND_0),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted_2[0])
);
defparam \_zz_writeBack_DBusCachedPlugin_rspShifted_2_cZ[0] .INIT="0xCACA";
  LUT4 \execute_BranchPlugin_branch_src2[12]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_19),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_18)
);
defparam \execute_BranchPlugin_branch_src2[12] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2[11]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_18),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_17)
);
defparam \execute_BranchPlugin_branch_src2[11] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2_0[10]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_17),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_16)
);
defparam \execute_BranchPlugin_branch_src2_0[10] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2_0[9]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_16),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_15)
);
defparam \execute_BranchPlugin_branch_src2_0[9] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2_0[8]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_15),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_14)
);
defparam \execute_BranchPlugin_branch_src2_0[8] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2_0[7]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_14),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_13)
);
defparam \execute_BranchPlugin_branch_src2_0[7] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2_0[6]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_13_rep1),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_12)
);
defparam \execute_BranchPlugin_branch_src2_0[6] .INIT="0x5D08";
  LUT4 \execute_BranchPlugin_branch_src2_0[5]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_INSTRUCTION_12_rep1),
	.C(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.D(dsp_join_kb_9_0),
	.Z(dsp_join_kb_20_11)
);
defparam \execute_BranchPlugin_branch_src2_0[5] .INIT="0x5D08";
// @48:801
  LUT4 \un12_builder_shared_dat_r_cZ[12]  (
	.A(N_140),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
	.C(builder_csr_bankarray_interface1_bank_bus_dat_r[12]),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r[12]),
	.Z(un12_builder_shared_dat_r[12])
);
defparam \un12_builder_shared_dat_r_cZ[12] .INIT="0xAAA8";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[29]  (
	.A(CsrPlugin_mepc[29]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[29]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[29])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[29] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[30]  (
	.A(CsrPlugin_mepc[30]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[30]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[30])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[30] .INIT="0xECEC";
// @47:1449
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_21_0_a2_0_a4 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(N_4095),
	.D(N_4102),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_21)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_21_0_a2_0_a4.INIT="0x2000";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_2 (
	.A(un4__zz_when_7_0_0_a4_2_1),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(GND_0),
	.Z(N_4076)
);
defparam un4__zz_when_7_0_0_a4_2.INIT="0x0202";
// @47:1354
  LUT4 un4__zz_when_7_0_a2_3_0_a2 (
	.A(N_1277),
	.B(dsp_join_kb_4[1]),
	.C(dsp_join_kb_18[5]),
	.D(dsp_join_kb_18[6]),
	.Z(N_4098)
);
defparam un4__zz_when_7_0_a2_3_0_a2.INIT="0x0001";
// @47:1354
  LUT4 un4__zz_when_5_0_o2 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(N_4013),
	.D(dsp_join_kb_18[9]),
	.Z(N_3980)
);
defparam un4__zz_when_5_0_o2.INIT="0x40EE";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[22]  (
	.A(CsrPlugin_mepc[22]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[22]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[22])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[22] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[13]  (
	.A(CsrPlugin_mepc[13]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[13]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[13])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[13] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[2]  (
	.A(CsrPlugin_mepc[2]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[2]),
	.C(_zz_CsrPlugin_csrMapping_readDataInit_9[2]),
	.D(execute_CsrPlugin_csr_833),
	.Z(CsrPlugin_csrMapping_readDataInit[2])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[2] .INIT="0xFEFC";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0 (
	.A(decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.Z(N_4105)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0.INIT="0x0002";
// @48:652
  LUT4 un3_main_basesoc_uart_rx_fifo_syncfifo_writable_cZ (
	.A(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1),
	.B(un1_main_basesoc_uart_rx_fifo_level0),
	.C(un1_main_basesoc_uart_rx_fifo_level0_0[1]),
	.D(un1_main_basesoc_uart_rx_fifo_level0_0[4]),
	.Z(un3_main_basesoc_uart_rx_fifo_syncfifo_writable)
);
defparam un3_main_basesoc_uart_rx_fifo_syncfifo_writable_cZ.INIT="0x0200";
// @48:1176
  LUT4 builder_basesoc_rs232phyrx_next_state_0_sqmuxa_cZ (
	.A(CO0_0),
	.B(builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1),
	.C(main_basesoc_rx_count[3]),
	.D(main_basesoc_rx_tick),
	.Z(builder_basesoc_rs232phyrx_next_state_0_sqmuxa)
);
defparam builder_basesoc_rs232phyrx_next_state_0_sqmuxa_cZ.INIT="0x8000";
// @48:1176
  LUT4 builder_basesoc_rs232phytx_next_state_0_sqmuxa_cZ (
	.A(CO0_0_0),
	.B(builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0),
	.C(main_basesoc_tx_count[3]),
	.D(main_basesoc_tx_tick),
	.Z(builder_basesoc_rs232phytx_next_state_0_sqmuxa)
);
defparam builder_basesoc_rs232phytx_next_state_0_sqmuxa_cZ.INIT="0x8000";
// @48:652
  LUT4 un3_main_basesoc_uart_tx_fifo_syncfifo_writable (
	.A(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1),
	.B(un1_main_basesoc_uart_tx_fifo_level0),
	.C(un1_main_basesoc_uart_tx_fifo_level0_0[2]),
	.D(un1_main_basesoc_uart_tx_fifo_level0_0[4]),
	.Z(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z)
);
defparam un3_main_basesoc_uart_tx_fifo_syncfifo_writable.INIT="0x0200";
// @47:2641
  LUT4 decode_REGFILE_WRITE_VALID_i_a2 (
	.A(decode_REGFILE_WRITE_VALID_i_a2_1),
	.B(dsp_join_kb_3[0]),
	.C(dsp_join_kb_3[1]),
	.D(dsp_join_kb_5_4[0]),
	.Z(N_4099)
);
defparam decode_REGFILE_WRITE_VALID_i_a2.INIT="0x0002";
// @47:1463
  LUT4 un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_0 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(N_4060),
	.D(N_4095),
	.Z(N_4080)
);
defparam un4__zz__zz_decode_IS_RS2_SIGNED_20_i_a4_0.INIT="0x0200";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[25]  (
	.A(CsrPlugin_mtval[25]),
	.B(CsrPlugin_csrMapping_readDataInit_1_Z[25]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3264),
	.Z(CsrPlugin_csrMapping_readDataInit[25])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[25] .INIT="0xFFEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[16]  (
	.A(CsrPlugin_mepc[16]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[16]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[16])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[16] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[15]  (
	.A(CsrPlugin_mepc[15]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[15]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[15])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[15] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[9]  (
	.A(CsrPlugin_mepc[9]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[9]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[9])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[9] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[8]  (
	.A(CsrPlugin_mepc[8]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[8]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[8])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[8] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[6]  (
	.A(CsrPlugin_mepc[6]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[6]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[6])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[6] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[5]  (
	.A(CsrPlugin_mepc[5]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[5]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[5])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[5] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[4]  (
	.A(CsrPlugin_mepc[4]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[4]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[4])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[4] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[27]  (
	.A(CsrPlugin_mepc[27]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[27]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[27])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[27] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[26]  (
	.A(CsrPlugin_mepc[26]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[26]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[26])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[26] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[24]  (
	.A(CsrPlugin_mepc[24]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[24]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[24])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[24] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[23]  (
	.A(CsrPlugin_mepc[23]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[23]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[23])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[23] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[21]  (
	.A(CsrPlugin_mepc[21]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[21]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[21])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[21] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[20]  (
	.A(CsrPlugin_mepc[20]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[20]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[20])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[20] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[19]  (
	.A(CsrPlugin_mepc[19]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[19]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[19])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[19] .INIT="0xECEC";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[17]  (
	.A(CsrPlugin_mepc[17]),
	.B(CsrPlugin_csrMapping_readDataInit_0_Z[17]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[17])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[17] .INIT="0xECEC";
// @47:3481
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_31 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(_zz__zz_decode_IS_RS2_SIGNED_69[0]),
	.D(dsp_join_kb_18[4]),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_31.INIT="0x1000";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_0_0 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un4__zz_when_7_0_0_a4_0)
);
defparam un4__zz_when_7_0_0_a4_0_0.INIT="0x00F7";
// @47:4443
  LUT4 execute_arbitration_isStuck_2_1_cZ (
	.A(execute_arbitration_isStuck_2_0),
	.B(stageB_flusher_waitDone),
	.C(decode_to_execute_MEMORY_MANAGMENT),
	.D(execute_arbitration_isValid),
	.Z(execute_arbitration_isStuck_2_1)
);
defparam execute_arbitration_isStuck_2_1_cZ.INIT="0xBAAA";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_1_0_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un4__zz_when_7_0_0_a4_1_0)
);
defparam un4__zz_when_7_0_0_a4_1_0_cZ.INIT="0xD000";
// @47:1354
  LUT4 un4__zz_when_2_0_a2_2_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(N_3969_i),
	.D(N_4087_1),
	.Z(un4__zz_when_2_0_a2_2_1)
);
defparam un4__zz_when_2_0_a2_2_1_cZ.INIT="0x2000";
// @47:4586
  LUT4 decode_RS1_0_sqmuxa_3_3_cZ (
	.A(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
	.B(HazardSimplePlugin_writeBackBuffer_valid),
	.C(decode_RS1_0_sqmuxa_3_1),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.Z(decode_RS1_0_sqmuxa_3_3)
);
defparam decode_RS1_0_sqmuxa_3_3_cZ.INIT="0x8040";
// @47:4586
  LUT4 decode_RS2_0_sqmuxa_3_3_cZ (
	.A(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
	.B(HazardSimplePlugin_writeBackBuffer_valid),
	.C(decode_RS2_0_sqmuxa_3_1),
	.D(dsp_join_kb_6_2[2]),
	.Z(decode_RS2_0_sqmuxa_3_3)
);
defparam decode_RS2_0_sqmuxa_3_3_cZ.INIT="0x8040";
// @48:808
  LUT4 builder_done_16_cZ (
	.A(builder_done_5),
	.B(builder_done_13),
	.C(dsp_join_kb_25[7]),
	.D(dsp_join_kb_25[8]),
	.Z(builder_done_16)
);
defparam builder_done_16_cZ.INIT="0x0008";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_27_cZ (
	.A(main_basesoc_timer_value_7_1[8]),
	.B(main_basesoc_timer_value_7_1[10]),
	.C(main_basesoc_timer_zero_trigger_13),
	.D(main_basesoc_timer_zero_trigger_23),
	.Z(main_basesoc_timer_zero_trigger_27)
);
defparam main_basesoc_timer_zero_trigger_27_cZ.INIT="0x1000";
// @47:5142
  LUT4 execute_CsrPlugin_csr_3264_2_0_a2_0_2_cZ (
	.A(N_4068),
	.B(dsp_join_kb_4[1]),
	.C(dsp_join_kb_18[5]),
	.D(dsp_join_kb_18[6]),
	.Z(execute_CsrPlugin_csr_3264_2_0_a2_0_2)
);
defparam execute_CsrPlugin_csr_3264_2_0_a2_0_2_cZ.INIT="0x4000";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_3_1_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(N_4014),
	.D(N_4095),
	.Z(un4__zz_when_7_0_0_a4_3_1)
);
defparam un4__zz_when_7_0_0_a4_3_1_cZ.INIT="0x4000";
// @48:703
  LUT4 main_wren0_0_a2_0_0_cZ (
	.A(builder_array_muxed0_Z[14]),
	.B(builder_grant),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_dbus_we),
	.Z(main_wren0_0_a2_0_0)
);
defparam main_wren0_0_a2_0_0_cZ.INIT="0x4000";
// @48:708
  LUT4 main_wren1_0_a2_0_0 (
	.A(builder_array_muxed0_Z[14]),
	.B(builder_grant),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_dbus_we),
	.Z(main_wren1_0_a2_0)
);
defparam main_wren1_0_a2_0_0.INIT="0x8000";
// @47:3894
  LUT4 _zz_execute_BranchPlugin_missAlignedTarget_6_0 (
	.A(execute_RS1_0),
	.B(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.C(decode_to_execute_INSTRUCTION_0_mod_0_Q_0),
	.D(GND_0),
	.Z(N_1252)
);
defparam _zz_execute_BranchPlugin_missAlignedTarget_6_0.INIT="0x7878";
  LUT4 \execute_BranchPlugin_branch_src2_0[2]  (
	.A(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.B(decode_to_execute_INSTRUCTION_0_mod_1_Q[2]),
	.C(decode_to_execute_INSTRUCTION_mod_Q[2]),
	.D(dsp_split_kb_11),
	.Z(dsp_join_kb_9[3])
);
defparam \execute_BranchPlugin_branch_src2_0[2] .INIT="0xF0E4";
  LUT4 \execute_BranchPlugin_branch_src2_0[1]  (
	.A(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.B(decode_to_execute_INSTRUCTION_0_mod_1_Q[1]),
	.C(decode_to_execute_INSTRUCTION_mod_Q[1]),
	.D(dsp_split_kb_11),
	.Z(dsp_join_kb_9[2])
);
defparam \execute_BranchPlugin_branch_src2_0[1] .INIT="0xF0E4";
  LUT4 \execute_BranchPlugin_branch_src2_0[0]  (
	.A(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.B(decode_to_execute_INSTRUCTION_0_mod_1_Q[0]),
	.C(decode_to_execute_INSTRUCTION_mod_Q[0]),
	.D(dsp_split_kb_11),
	.Z(dsp_join_kb_9[1])
);
defparam \execute_BranchPlugin_branch_src2_0[0] .INIT="0xF0E4";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_0_0_RNO_cZ (
	.A(execute_MUL_HH_1[0]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[0]),
	.Z(_zz_decode_RS2_2_1_cry_0_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_0_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_1_0_RNO_cZ (
	.A(execute_MUL_HH_1[1]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[1]),
	.Z(_zz_decode_RS2_2_1_cry_1_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_1_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_1_RNO_0_cZ (
	.A(execute_MUL_HH_1[2]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[2]),
	.Z(_zz_decode_RS2_2_1_cry_1_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_1_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_3_0_RNO_cZ (
	.A(execute_MUL_HH_1[3]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[3]),
	.Z(_zz_decode_RS2_2_1_cry_3_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_3_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_3_RNO_0_cZ (
	.A(execute_MUL_HH_1[4]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[4]),
	.Z(_zz_decode_RS2_2_1_cry_3_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_3_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_5_0_RNO_cZ (
	.A(execute_MUL_HH_1[5]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[5]),
	.Z(_zz_decode_RS2_2_1_cry_5_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_5_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_5_RNO_0_cZ (
	.A(execute_MUL_HH_1[6]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[6]),
	.Z(_zz_decode_RS2_2_1_cry_5_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_5_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_7_0_RNO_cZ (
	.A(execute_MUL_HH_1[7]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[7]),
	.Z(_zz_decode_RS2_2_1_cry_7_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_7_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_7_RNO_0_cZ (
	.A(execute_MUL_HH_1[8]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[8]),
	.Z(_zz_decode_RS2_2_1_cry_7_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_7_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_9_0_RNO_cZ (
	.A(execute_MUL_HH_1[9]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[9]),
	.Z(_zz_decode_RS2_2_1_cry_9_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_9_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_9_RNO_0_cZ (
	.A(execute_MUL_HH_1[10]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[10]),
	.Z(_zz_decode_RS2_2_1_cry_9_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_9_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_11_0_RNO_cZ (
	.A(execute_MUL_HH_1[11]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[11]),
	.Z(_zz_decode_RS2_2_1_cry_11_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_11_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_11_RNO_0_cZ (
	.A(execute_MUL_HH_1[12]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[12]),
	.Z(_zz_decode_RS2_2_1_cry_11_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_11_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_13_0_RNO_cZ (
	.A(execute_MUL_HH_1[13]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[13]),
	.Z(_zz_decode_RS2_2_1_cry_13_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_13_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_13_RNO_0_cZ (
	.A(execute_MUL_HH_1[14]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[14]),
	.Z(_zz_decode_RS2_2_1_cry_13_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_13_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_15_0_RNO_cZ (
	.A(execute_MUL_HH_1[15]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[15]),
	.Z(_zz_decode_RS2_2_1_cry_15_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_15_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_15_RNO_0_cZ (
	.A(execute_MUL_HH_1[16]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[16]),
	.Z(_zz_decode_RS2_2_1_cry_15_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_15_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_17_0_RNO_cZ (
	.A(execute_MUL_HH_1[17]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[17]),
	.Z(_zz_decode_RS2_2_1_cry_17_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_17_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_17_RNO_0_cZ (
	.A(execute_MUL_HH_1[18]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[18]),
	.Z(_zz_decode_RS2_2_1_cry_17_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_17_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_19_0_RNO_cZ (
	.A(execute_MUL_HH_1[19]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[19]),
	.Z(_zz_decode_RS2_2_1_cry_19_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_19_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_19_RNO_0_cZ (
	.A(execute_MUL_HH_1[20]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[20]),
	.Z(_zz_decode_RS2_2_1_cry_19_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_19_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_21_0_RNO_cZ (
	.A(execute_MUL_HH_1[21]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[21]),
	.Z(_zz_decode_RS2_2_1_cry_21_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_21_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_21_RNO_0_cZ (
	.A(execute_MUL_HH_1[22]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[22]),
	.Z(_zz_decode_RS2_2_1_cry_21_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_21_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_23_0_RNO_cZ (
	.A(execute_MUL_HH_1[23]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[23]),
	.Z(_zz_decode_RS2_2_1_cry_23_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_23_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_23_RNO_0_cZ (
	.A(execute_MUL_HH_1[24]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[24]),
	.Z(_zz_decode_RS2_2_1_cry_23_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_23_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_25_0_RNO_cZ (
	.A(execute_MUL_HH_1[25]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[25]),
	.Z(_zz_decode_RS2_2_1_cry_25_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_25_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_25_RNO_0_cZ (
	.A(execute_MUL_HH_1[26]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[26]),
	.Z(_zz_decode_RS2_2_1_cry_25_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_25_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_27_0_RNO_cZ (
	.A(execute_MUL_HH_1[27]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[27]),
	.Z(_zz_decode_RS2_2_1_cry_27_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_27_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_27_RNO_0_cZ (
	.A(execute_MUL_HH_1[28]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[28]),
	.Z(_zz_decode_RS2_2_1_cry_27_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_27_RNO_0_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_29_0_RNO_cZ (
	.A(execute_MUL_HH_1[29]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[29]),
	.Z(_zz_decode_RS2_2_1_cry_29_0_RNO)
);
defparam _zz_decode_RS2_2_1_cry_29_0_RNO_cZ.INIT="0xABA8";
// @47:4290
  LUT4 _zz_decode_RS2_2_1_cry_29_RNO_0_cZ (
	.A(execute_MUL_HH_1[30]),
	.B(memory_to_writeBack_INSTRUCTION_5),
	.C(memory_to_writeBack_INSTRUCTION_6),
	.D(dsp_split_kb_9[30]),
	.Z(_zz_decode_RS2_2_1_cry_29_RNO_0)
);
defparam _zz_decode_RS2_2_1_cry_29_RNO_0_cZ.INIT="0xABA8";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_1_0_cZ[0]  (
	.A(builder_array_muxed0_Z[29]),
	.B(builder_grant),
	.C(main_basesoc_dbus_adr[27]),
	.D(main_basesoc_ibus_adr[27]),
	.Z(builder_slave_sel_2_0_a2_1_0[0])
);
defparam \builder_slave_sel_2_0_a2_1_0_cZ[0] .INIT="0x0415";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_0_8_0[0]  (
	.A(builder_array_muxed0_Z[25]),
	.B(builder_grant_rep1),
	.C(main_basesoc_dbus_adr[24]),
	.D(main_basesoc_ibus_adr[24]),
	.Z(builder_slave_sel_2_0_a2_0_8_0_Z[0])
);
defparam \builder_slave_sel_2_0_a2_0_8_0[0] .INIT="0x0415";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_0_8_1_cZ[0]  (
	.A(builder_array_muxed0_Z[17]),
	.B(builder_grant_rep1),
	.C(main_basesoc_dbus_adr[16]),
	.D(main_basesoc_ibus_adr[16]),
	.Z(builder_slave_sel_2_0_a2_0_8_1[0])
);
defparam \builder_slave_sel_2_0_a2_0_8_1_cZ[0] .INIT="0x0415";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_0_8_2_cZ[0]  (
	.A(builder_array_muxed0_Z[23]),
	.B(builder_grant_rep1),
	.C(main_basesoc_dbus_adr[22]),
	.D(main_basesoc_ibus_adr[22]),
	.Z(builder_slave_sel_2_0_a2_0_8_2[0])
);
defparam \builder_slave_sel_2_0_a2_0_8_2_cZ[0] .INIT="0x0415";
// @47:4910
  LUT4 _zz_when_CsrPlugin_l952_1_i (
	.A(CsrPlugin_mie_MSIE),
	.B(CsrPlugin_mip_MSIP),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_when_CsrPlugin_l952_1_i_1z)
);
defparam _zz_when_CsrPlugin_l952_1_i.INIT="0x7777";
// @47:3496
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNILBTC[5]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(GND_0),
	.Z(N_4063)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNILBTC[5] .INIT="0xEFEF";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a2_1_0 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(dsp_join_kb_4[0]),
	.C(dsp_join_kb_6_2[0]),
	.D(GND_0),
	.Z(N_4087_1)
);
defparam un4__zz_when_7_0_0_a2_1_0.INIT="0x0101";
// @47:1460
  LUT4 \un1_IBusCachedPlugin_cache_io_cpu_decode_data_8[0]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(GND_0),
	.Z(dsp_join_kb_2_0)
);
defparam \un1_IBusCachedPlugin_cache_io_cpu_decode_data_8[0] .INIT="0x1010";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[10]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep1),
	.B(decode_to_execute_SRC1_CTRL_1_rep1),
	.C(dsp_join_kb_12_2),
	.D(GND_0),
	.Z(_zz_execute_SRC1[10])
);
defparam \_zz_execute_SRC1_cZ[10] .INIT="0x1010";
// @48:621
  LUT4 main_basesoc_uart_irq (
	.A(main_basesoc_uart_enable_storage[0]),
	.B(main_basesoc_uart_enable_storage[1]),
	.C(main_basesoc_uart_rx_pending),
	.D(main_basesoc_uart_tx_pending),
	.Z(main_basesoc_uart_irq_1z)
);
defparam main_basesoc_uart_irq.INIT="0xEAC0";
// @48:555
  LUT4 SUM2 (
	.A(CO0_0),
	.B(main_basesoc_rx_count[1]),
	.C(main_basesoc_rx_count[2]),
	.D(GND_0),
	.Z(main_basesoc_rx_count_rs232phyrx_next_value0[2])
);
defparam SUM2.INIT="0x7878";
// @48:1461
  LUT4 serial_tx_4_iv (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[0]),
	.C(main_basesoc_uart_tx_fifo_readable),
	.D(GND_0),
	.Z(serial_tx_4)
);
defparam serial_tx_4_iv.INIT="0x8D8D";
// @48:516
  LUT4 SUM2_0_0 (
	.A(CO0_0_0),
	.B(main_basesoc_tx_count[1]),
	.C(main_basesoc_tx_count[2]),
	.D(GND_0),
	.Z(main_basesoc_tx_count_rs232phytx_next_value0[2])
);
defparam SUM2_0_0.INIT="0x7878";
// @47:6278
  LUT4 \lineLoader_wordIndex_RNO_cZ[1]  (
	.A(lineLoader_wordIndex_5[0]),
	.B(lineLoader_wordIndex_5[1]),
	.C(_zz_iBus_rsp_valid),
	.D(GND_0),
	.Z(lineLoader_wordIndex_RNO[1])
);
defparam \lineLoader_wordIndex_RNO_cZ[1] .INIT="0x6C6C";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[11]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep2),
	.B(decode_to_execute_SRC1_CTRL_1_rep2),
	.C(dsp_join_kb_12_3),
	.D(GND_0),
	.Z(_zz_execute_SRC1[11])
);
defparam \_zz_execute_SRC1_cZ[11] .INIT="0x1010";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[9]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep1),
	.B(decode_to_execute_SRC1_CTRL_1_rep1),
	.C(dsp_join_kb_12_1),
	.D(GND_0),
	.Z(_zz_execute_SRC1[9])
);
defparam \_zz_execute_SRC1_cZ[9] .INIT="0x1010";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[8]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep1),
	.B(decode_to_execute_SRC1_CTRL_1_rep1),
	.C(dsp_join_kb_11[5]),
	.D(GND_0),
	.Z(_zz_execute_SRC1[8])
);
defparam \_zz_execute_SRC1_cZ[8] .INIT="0x1010";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[7]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep1),
	.B(decode_to_execute_SRC1_CTRL_1_rep1),
	.C(dsp_join_kb_11[4]),
	.D(GND_0),
	.Z(_zz_execute_SRC1[7])
);
defparam \_zz_execute_SRC1_cZ[7] .INIT="0x1010";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[6]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep1),
	.B(decode_to_execute_SRC1_CTRL_1_rep1),
	.C(dsp_join_kb_11[3]),
	.D(GND_0),
	.Z(_zz_execute_SRC1[6])
);
defparam \_zz_execute_SRC1_cZ[6] .INIT="0x1010";
// @47:3555
  LUT4 \_zz_execute_SRC1_cZ[5]  (
	.A(decode_to_execute_SRC1_CTRL_0_rep1),
	.B(decode_to_execute_SRC1_CTRL_1_rep1),
	.C(dsp_join_kb_11[2]),
	.D(GND_0),
	.Z(_zz_execute_SRC1[5])
);
defparam \_zz_execute_SRC1_cZ[5] .INIT="0x1010";
// @47:3554
  LUT4 \execute_RS1_m_cZ[4]  (
	.A(decode_to_execute_SRC1_CTRL[0]),
	.B(decode_to_execute_SRC1_CTRL[1]),
	.C(dsp_join_kb_11[1]),
	.D(GND_0),
	.Z(execute_RS1_m[4])
);
defparam \execute_RS1_m_cZ[4] .INIT="0x1010";
  LUT4 main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_tick),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z)
);
defparam main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i.INIT="0xDDDD";
// @47:1551
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.D(GND_0),
	.Z(un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_129_1_tz_cZ.INIT="0xF1F1";
// @47:3815
  LUT4 _zz_execute_BRANCH_COND_RESULT_1_u_s_cZ (
	.A(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.B(decode_to_execute_INSTRUCTION_14),
	.C(decode_to_execute_INSTRUCTION_13_rep1),
	.D(dsp_split_kb_11),
	.Z(_zz_execute_BRANCH_COND_RESULT_1_u_s)
);
defparam _zz_execute_BRANCH_COND_RESULT_1_u_s_cZ.INIT="0x00A8";
// @47:4127
  LUT4 CsrPlugin_jumpInterface_payload_0_sqmuxa_cZ (
	.A(memory_to_writeBack_ENV_CTRL_0),
	.B(memory_to_writeBack_INSTRUCTION_21),
	.C(memory_to_writeBack_INSTRUCTION_22),
	.D(writeBack_arbitration_isValid),
	.Z(CsrPlugin_jumpInterface_payload_0_sqmuxa)
);
defparam CsrPlugin_jumpInterface_payload_0_sqmuxa_cZ.INIT="0x8000";
// @47:1487
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_44 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(GND_0),
	.Z(un1__zz__zz_decode_IS_RS2_SIGNED_44_1z)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_44.INIT="0x0808";
// @47:1471
  LUT4 \un1_IBusCachedPlugin_cache_io_cpu_decode_data_9[0]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0)
);
defparam \un1_IBusCachedPlugin_cache_io_cpu_decode_data_9[0] .INIT="0x0808";
// @47:2596
  LUT4 _zz_decode_RS2_1_0_sqmuxa (
	.A(execute_to_memory_IS_DIV),
	.B(execute_to_memory_SHIFT_CTRL[0]),
	.C(execute_to_memory_SHIFT_CTRL[1]),
	.D(memory_arbitration_isValid),
	.Z(_zz_decode_RS2_1_0_sqmuxa_1z)
);
defparam _zz_decode_RS2_1_0_sqmuxa.INIT="0x0400";
// @47:2596
  LUT4 _zz_decode_RS2_1_1_sqmuxa (
	.A(execute_to_memory_IS_DIV),
	.B(execute_to_memory_SHIFT_CTRL[1]),
	.C(memory_arbitration_isValid),
	.D(GND_0),
	.Z(_zz_decode_RS2_1_1_sqmuxa_1z)
);
defparam _zz_decode_RS2_1_1_sqmuxa.INIT="0x4040";
// @47:3998
  LUT4 BranchPlugin_branchExceptionPort_valid (
	.A(execute_to_memory_BRANCH_CALC[1]),
	.B(execute_to_memory_BRANCH_DO),
	.C(memory_arbitration_isValid),
	.D(GND_0),
	.Z(BranchPlugin_branchExceptionPort_valid_1z)
);
defparam BranchPlugin_branchExceptionPort_valid.INIT="0x8080";
// @48:1693
  LUT4 un1_sys_rst (
	.A(main_basesoc_reset_re),
	.B(main_basesoc_reset_storage[0]),
	.C(main_basesoc_reset_storage[1]),
	.D(sys_rst),
	.Z(un1_sys_rst_1z)
);
defparam un1_sys_rst.INIT="0xFFF8";
// @48:1071
  LUT4 \un1_builder_csr_interconnect_dat_r[7]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[7]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
	.Z(N_1635)
);
defparam \un1_builder_csr_interconnect_dat_r[7] .INIT="0xFFFE";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_cZ[0]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
	.Z(builder_csr_interconnect_dat_r_3[0])
);
defparam \builder_csr_interconnect_dat_r_3_cZ[0] .INIT="0xFFFE";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_cZ[2]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
	.Z(builder_csr_interconnect_dat_r_3[2])
);
defparam \builder_csr_interconnect_dat_r_3_cZ[2] .INIT="0xFFFE";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_cZ[4]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
	.Z(builder_csr_interconnect_dat_r_3[4])
);
defparam \builder_csr_interconnect_dat_r_3_cZ[4] .INIT="0xFFFE";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_cZ[5]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
	.Z(builder_csr_interconnect_dat_r_3[5])
);
defparam \builder_csr_interconnect_dat_r_3_cZ[5] .INIT="0xFFFE";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_cZ[6]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
	.B(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r[6]),
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
	.Z(builder_csr_interconnect_dat_r_3[6])
);
defparam \builder_csr_interconnect_dat_r_3_cZ[6] .INIT="0xFFFE";
// @47:1540
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_85_cZ[0]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(dsp_join_kb_18[4]),
	.Z(_zz__zz_decode_IS_RS2_SIGNED_85[0])
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_85_cZ[0] .INIT="0x0008";
// @47:6196
  LUT4 when_InstructionCache_l351_cZ (
	.A(lineLoader_flushPending),
	.B(lineLoader_valid),
	.C(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2),
	.D(GND_0),
	.Z(when_InstructionCache_l351)
);
defparam when_InstructionCache_l351_cZ.INIT="0x0202";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_12 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.Z(N_4029)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_12.INIT="0x0040";
// @47:6174
  LUT4 lineLoader_fire_cZ (
	.A(lineLoader_wordIndex_5[0]),
	.B(lineLoader_wordIndex_5[1]),
	.C(lineLoader_wordIndex_5[2]),
	.D(_zz_iBus_rsp_valid),
	.Z(lineLoader_fire)
);
defparam lineLoader_fire_cZ.INIT="0x8000";
// @48:653
  LUT4 un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0_cZ (
	.A(un1_main_basesoc_uart_rx_fifo_level0),
	.B(un1_main_basesoc_uart_rx_fifo_level0_0[1]),
	.C(un1_main_basesoc_uart_rx_fifo_level0_0[4]),
	.D(GND_0),
	.Z(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0)
);
defparam un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_0_cZ.INIT="0x0101";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[20]  (
	.A(CsrPlugin_mtval[20]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[20]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[20])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[20] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[5]  (
	.A(CsrPlugin_mtval[5]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[5]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[5])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[5] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[19]  (
	.A(CsrPlugin_mtval[19]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[19]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[19])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[19] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[23]  (
	.A(CsrPlugin_mtval[23]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[23]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[23])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[23] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[26]  (
	.A(CsrPlugin_mtval[26]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[26]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[26])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[26] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[15]  (
	.A(CsrPlugin_mtval[15]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[15]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[15])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[15] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[2]  (
	.A(CsrPlugin_mcause_exceptionCode[2]),
	.B(CsrPlugin_mtval[2]),
	.C(execute_CsrPlugin_csr_834),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[2])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[2] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[4]  (
	.A(CsrPlugin_mtval[4]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[4]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[4])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[4] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[22]  (
	.A(CsrPlugin_mtval[22]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[22]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[22])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[22] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[17]  (
	.A(CsrPlugin_mtval[17]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[17]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[17])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[17] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[9]  (
	.A(CsrPlugin_mtval[9]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[9]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[9])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[9] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[27]  (
	.A(CsrPlugin_mtval[27]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[27]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[27])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[27] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[13]  (
	.A(CsrPlugin_mtval[13]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[13]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[13])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[13] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[24]  (
	.A(CsrPlugin_mtval[24]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[24]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[24])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[24] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[29]  (
	.A(CsrPlugin_mtval[29]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[29]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[29])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[29] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1[25]  (
	.A(CsrPlugin_mepc[25]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[25]),
	.C(execute_CsrPlugin_csr_833),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_1_Z[25])
);
defparam \CsrPlugin_csrMapping_readDataInit_1[25] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[21]  (
	.A(CsrPlugin_mtval[21]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[21]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[21])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[21] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[30]  (
	.A(CsrPlugin_mtval[30]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[30]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[30])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[30] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[6]  (
	.A(CsrPlugin_mtval[6]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[6]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[6])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[6] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[16]  (
	.A(CsrPlugin_mtval[16]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[16]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[16])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[16] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[8]  (
	.A(CsrPlugin_mtval[8]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[8]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[8])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[8] .INIT="0xECA0";
// @47:1467
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_1_cZ.INIT="0x0020";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_4_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(un4__zz_when_7_0_0_a4_4_1)
);
defparam un4__zz_when_7_0_0_a4_4_1_cZ.INIT="0x1000";
// @47:1354
  LUT4 un4__zz_when_7_0_0_a4_2_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.Z(un4__zz_when_7_0_0_a4_2_1)
);
defparam un4__zz_when_7_0_0_a4_2_1_cZ.INIT="0x0007";
// @47:4089
  LUT4 CsrPlugin_interruptJump_3_cZ (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
	.B(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
	.C(CsrPlugin_interrupt_valid),
	.D(CsrPlugin_pipelineLiberator_pcValids_2),
	.Z(CsrPlugin_interruptJump_3)
);
defparam CsrPlugin_interruptJump_3_cZ.INIT="0x1000";
// @47:1468
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_1_cZ.INIT="0x0808";
// @47:4443
  LUT4 execute_arbitration_isStuck_2_0_cZ (
	.A(dataCache_1_io_cpu_execute_refilling),
	.B(execute_arbitration_isValid),
	.C(dsp_split_kb_28),
	.D(GND_0),
	.Z(execute_arbitration_isStuck_2_0)
);
defparam execute_arbitration_isStuck_2_0_cZ.INIT="0x8F8F";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[12]  (
	.A(CsrPlugin_mstatus_MPP[1]),
	.B(execute_CsrPlugin_csr_768),
	.C(execute_CsrPlugin_csr_3264),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[12])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[12] .INIT="0xF8F8";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1[12]  (
	.A(CsrPlugin_mtval[12]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[12]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_1_Z[12])
);
defparam \CsrPlugin_csrMapping_readDataInit_1[12] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[7]  (
	.A(CsrPlugin_mie_MTIE),
	.B(CsrPlugin_mstatus_MPIE),
	.C(execute_CsrPlugin_csr_768),
	.D(execute_CsrPlugin_csr_772),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[7])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[7] .INIT="0xEAC0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1[7]  (
	.A(CsrPlugin_mepc[7]),
	.B(CsrPlugin_mtval[7]),
	.C(execute_CsrPlugin_csr_833),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_1_Z[7])
);
defparam \CsrPlugin_csrMapping_readDataInit_1[7] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[1]  (
	.A(CsrPlugin_mcause_exceptionCode[1]),
	.B(CsrPlugin_mtval[1]),
	.C(execute_CsrPlugin_csr_834),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[1])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[1] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1[1]  (
	.A(CsrPlugin_mepc[1]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[1]),
	.C(execute_CsrPlugin_csr_833),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_1_Z[1])
);
defparam \CsrPlugin_csrMapping_readDataInit_1[1] .INIT="0xECA0";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_16_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[17]),
	.B(un1_main_basesoc_bus_errors_1_0[18]),
	.C(un1_main_basesoc_bus_errors_1_0[19]),
	.D(un1_main_basesoc_bus_errors_1_0[21]),
	.Z(un1_main_basesoc_bus_errors_16)
);
defparam un1_main_basesoc_bus_errors_16_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_17_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[20]),
	.B(un1_main_basesoc_bus_errors_1_0[22]),
	.C(un1_main_basesoc_bus_errors_1_0[23]),
	.D(un1_main_basesoc_bus_errors_1_0[30]),
	.Z(un1_main_basesoc_bus_errors_17)
);
defparam un1_main_basesoc_bus_errors_17_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_18_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[24]),
	.B(un1_main_basesoc_bus_errors_1_0[28]),
	.C(un1_main_basesoc_bus_errors_1_0[29]),
	.D(un1_main_basesoc_bus_errors_1_0[31]),
	.Z(un1_main_basesoc_bus_errors_18)
);
defparam un1_main_basesoc_bus_errors_18_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_19_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[0]),
	.B(un1_main_basesoc_bus_errors_1_0[25]),
	.C(un1_main_basesoc_bus_errors_1_0[26]),
	.D(un1_main_basesoc_bus_errors_1_0[27]),
	.Z(un1_main_basesoc_bus_errors_19)
);
defparam un1_main_basesoc_bus_errors_19_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_20_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[4]),
	.B(un1_main_basesoc_bus_errors_1_0[5]),
	.C(un1_main_basesoc_bus_errors_1_0[6]),
	.D(un1_main_basesoc_bus_errors_1_0[7]),
	.Z(un1_main_basesoc_bus_errors_20)
);
defparam un1_main_basesoc_bus_errors_20_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_21_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[1]),
	.B(un1_main_basesoc_bus_errors_1_0[2]),
	.C(un1_main_basesoc_bus_errors_1_0[3]),
	.D(un1_main_basesoc_bus_errors_1_0[9]),
	.Z(un1_main_basesoc_bus_errors_21)
);
defparam un1_main_basesoc_bus_errors_21_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_22_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[8]),
	.B(un1_main_basesoc_bus_errors_1_0[10]),
	.C(un1_main_basesoc_bus_errors_1_0[11]),
	.D(un1_main_basesoc_bus_errors_1_0[12]),
	.Z(un1_main_basesoc_bus_errors_22)
);
defparam un1_main_basesoc_bus_errors_22_cZ.INIT="0x8000";
// @48:1177
  LUT4 un1_main_basesoc_bus_errors_23_cZ (
	.A(un1_main_basesoc_bus_errors_1_0[13]),
	.B(un1_main_basesoc_bus_errors_1_0[14]),
	.C(un1_main_basesoc_bus_errors_1_0[15]),
	.D(un1_main_basesoc_bus_errors_1_0[16]),
	.Z(un1_main_basesoc_bus_errors_23)
);
defparam un1_main_basesoc_bus_errors_23_cZ.INIT="0x8000";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[11]  (
	.A(CsrPlugin_mie_MEIE),
	.B(CsrPlugin_mip_MEIP),
	.C(execute_CsrPlugin_csr_772),
	.D(execute_CsrPlugin_csr_836),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[11])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[11] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1[11]  (
	.A(CsrPlugin_mstatus_MPP[0]),
	.B(CsrPlugin_mtval[11]),
	.C(execute_CsrPlugin_csr_768),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_1_Z[11])
);
defparam \CsrPlugin_csrMapping_readDataInit_1[11] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_2_cZ[11]  (
	.A(CsrPlugin_mepc[11]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[11]),
	.C(execute_CsrPlugin_csr_833),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_2[11])
);
defparam \CsrPlugin_csrMapping_readDataInit_2_cZ[11] .INIT="0xECA0";
// @47:4586
  LUT4 decode_RS1_0_sqmuxa_3_1_cZ (
	.A(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
	.B(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
	.C(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.Z(decode_RS1_0_sqmuxa_3_1)
);
defparam decode_RS1_0_sqmuxa_3_1_cZ.INIT="0x8421";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0[3]  (
	.A(CsrPlugin_mie_MSIE),
	.B(CsrPlugin_mip_MSIP),
	.C(execute_CsrPlugin_csr_772),
	.D(execute_CsrPlugin_csr_836),
	.Z(CsrPlugin_csrMapping_readDataInit_0_Z[3])
);
defparam \CsrPlugin_csrMapping_readDataInit_0[3] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1[3]  (
	.A(CsrPlugin_mcause_exceptionCode[3]),
	.B(CsrPlugin_mstatus_MIE),
	.C(execute_CsrPlugin_csr_768),
	.D(execute_CsrPlugin_csr_834),
	.Z(CsrPlugin_csrMapping_readDataInit_1_Z[3])
);
defparam \CsrPlugin_csrMapping_readDataInit_1[3] .INIT="0xEAC0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_2_cZ[3]  (
	.A(CsrPlugin_mepc[3]),
	.B(CsrPlugin_mtval[3]),
	.C(execute_CsrPlugin_csr_833),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_2[3])
);
defparam \CsrPlugin_csrMapping_readDataInit_2_cZ[3] .INIT="0xECA0";
// @47:4586
  LUT4 decode_RS2_0_sqmuxa_3_1_cZ (
	.A(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
	.B(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
	.C(dsp_join_kb_6_2[0]),
	.D(dsp_join_kb_6_2[1]),
	.Z(decode_RS2_0_sqmuxa_3_1)
);
defparam decode_RS2_0_sqmuxa_3_1_cZ.INIT="0x8421";
// @47:3779
  LUT4 decode_RS2_0_sqmuxa_0_cZ (
	.A(memory_to_writeBack_INSTRUCTION_3),
	.B(memory_to_writeBack_INSTRUCTION_4),
	.C(dsp_join_kb_6_2[1]),
	.D(dsp_join_kb_6_2[2]),
	.Z(decode_RS2_0_sqmuxa_0)
);
defparam decode_RS2_0_sqmuxa_0_cZ.INIT="0x8421";
// @47:3779
  LUT4 decode_RS2_0_sqmuxa_1_0_cZ (
	.A(memory_to_writeBack_INSTRUCTION_1),
	.B(memory_to_writeBack_INSTRUCTION_2),
	.C(dsp_join_kb_4[0]),
	.D(dsp_join_kb_6_2[0]),
	.Z(decode_RS2_0_sqmuxa_1_0)
);
defparam decode_RS2_0_sqmuxa_1_0_cZ.INIT="0x8421";
// @47:3779
  LUT4 decode_RS1_0_sqmuxa_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.C(memory_to_writeBack_INSTRUCTION_0),
	.D(memory_to_writeBack_INSTRUCTION_4),
	.Z(decode_RS1_0_sqmuxa_0)
);
defparam decode_RS1_0_sqmuxa_0_cZ.INIT="0x8421";
// @47:3779
  LUT4 decode_RS1_0_sqmuxa_1_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.C(memory_to_writeBack_INSTRUCTION_1),
	.D(memory_to_writeBack_INSTRUCTION_2),
	.Z(decode_RS1_0_sqmuxa_1_0)
);
defparam decode_RS1_0_sqmuxa_1_0_cZ.INIT="0x8421";
// @48:808
  LUT4 builder_done_10_cZ (
	.A(builder_count_1),
	.B(dsp_join_kb_25[2]),
	.C(dsp_join_kb_25[18]),
	.D(dsp_join_kb_25[19]),
	.Z(builder_done_10)
);
defparam builder_done_10_cZ.INIT="0x0001";
// @48:808
  LUT4 builder_done_11_cZ (
	.A(dsp_join_kb_25[3]),
	.B(dsp_join_kb_25[4]),
	.C(dsp_join_kb_25[5]),
	.D(dsp_join_kb_25[6]),
	.Z(builder_done_11)
);
defparam builder_done_11_cZ.INIT="0x0001";
// @48:808
  LUT4 builder_done_13_cZ (
	.A(dsp_join_kb_25[11]),
	.B(dsp_join_kb_25[12]),
	.C(dsp_join_kb_25[13]),
	.D(dsp_join_kb_25[14]),
	.Z(builder_done_13)
);
defparam builder_done_13_cZ.INIT="0x0001";
// @48:808
  LUT4 builder_done_14_cZ (
	.A(dsp_join_kb_25[1]),
	.B(dsp_join_kb_25[15]),
	.C(dsp_join_kb_25[16]),
	.D(dsp_join_kb_25[17]),
	.Z(builder_done_14)
);
defparam builder_done_14_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_16_cZ (
	.A(main_basesoc_timer_value_7_0_0),
	.B(main_basesoc_timer_value_7_1[21]),
	.C(main_basesoc_timer_value_7_1[30]),
	.D(main_basesoc_timer_value_7_1[31]),
	.Z(main_basesoc_timer_zero_trigger_16)
);
defparam main_basesoc_timer_zero_trigger_16_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_17_cZ (
	.A(main_basesoc_timer_value_7_1[16]),
	.B(main_basesoc_timer_value_7_1[17]),
	.C(main_basesoc_timer_value_7_1[22]),
	.D(main_basesoc_timer_value_7_1[23]),
	.Z(main_basesoc_timer_zero_trigger_17)
);
defparam main_basesoc_timer_zero_trigger_17_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_18_cZ (
	.A(main_basesoc_timer_value_7_1[18]),
	.B(main_basesoc_timer_value_7_1[19]),
	.C(main_basesoc_timer_value_7_1[24]),
	.D(main_basesoc_timer_value_7_1[25]),
	.Z(main_basesoc_timer_zero_trigger_18)
);
defparam main_basesoc_timer_zero_trigger_18_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_19_cZ (
	.A(main_basesoc_timer_value_7_1[26]),
	.B(main_basesoc_timer_value_7_1[27]),
	.C(main_basesoc_timer_value_7_1[28]),
	.D(main_basesoc_timer_value_7_1[29]),
	.Z(main_basesoc_timer_zero_trigger_19)
);
defparam main_basesoc_timer_zero_trigger_19_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_20_cZ (
	.A(main_basesoc_timer_value_7_1[1]),
	.B(main_basesoc_timer_value_7_1[2]),
	.C(main_basesoc_timer_value_7_1[3]),
	.D(main_basesoc_timer_value_7_1[4]),
	.Z(main_basesoc_timer_zero_trigger_20)
);
defparam main_basesoc_timer_zero_trigger_20_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_21_cZ (
	.A(main_basesoc_timer_value_7_1[5]),
	.B(main_basesoc_timer_value_7_1[6]),
	.C(main_basesoc_timer_value_7_1[7]),
	.D(main_basesoc_timer_value_7_1[11]),
	.Z(main_basesoc_timer_zero_trigger_21)
);
defparam main_basesoc_timer_zero_trigger_21_cZ.INIT="0x0001";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_23_cZ (
	.A(main_basesoc_timer_value_7_1[13]),
	.B(main_basesoc_timer_value_7_1[14]),
	.C(main_basesoc_timer_value_7_1[15]),
	.D(main_basesoc_timer_value_7_1[20]),
	.Z(main_basesoc_timer_zero_trigger_23)
);
defparam main_basesoc_timer_zero_trigger_23_cZ.INIT="0x0001";
// @47:1354
  LUT4 un4__zz_when_5_0_a2_0_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(dsp_join_kb_18[4]),
	.Z(un4__zz_when_5_0_a2_0_1)
);
defparam un4__zz_when_5_0_a2_0_1_cZ.INIT="0x0888";
// @47:3766
  LUT4 HazardSimplePlugin_src1Hazard_f0_0_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(HazardSimplePlugin_src1Hazard_f0_0)
);
defparam HazardSimplePlugin_src1Hazard_f0_0_cZ.INIT="0x1050";
// @47:4438
  LUT4 decode_arbitration_isStuckByOthers_0_cZ (
	.A(decode_to_execute_ENV_CTRL[0]),
	.B(execute_arbitration_isValid),
	.C(execute_to_memory_ENV_CTRL_0),
	.D(memory_arbitration_isValid),
	.Z(decode_arbitration_isStuckByOthers_0)
);
defparam decode_arbitration_isStuckByOthers_0_cZ.INIT="0xF888";
// @48:510
  LUT4 main_basesoc_tx_data_rs232phytx_next_value_ce2_1 (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_tick),
	.C(main_basesoc_uart_tx_fifo_readable),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z)
);
defparam main_basesoc_tx_data_rs232phytx_next_value_ce2_1.INIT="0xD8D8";
  LUT4 \_zz_execute_SRC2_5_1[2]  (
	.A(N_719),
	.B(decode_to_execute_SRC2_CTRL_fast[1]),
	.C(decode_to_execute_INSTRUCTION_0_mod_1_Q[0]),
	.D(GND_0),
	.Z(N_1123)
);
defparam \_zz_execute_SRC2_5_1[2] .INIT="0xE2E2";
  LUT4 \_zz_execute_SRC2_5_1[3]  (
	.A(decode_to_execute_SRC2_CTRL_fast[1]),
	.B(decode_to_execute_INSTRUCTION_0_mod_1_Q[1]),
	.C(execute_RS2_0),
	.D(GND_0),
	.Z(N_1124)
);
defparam \_zz_execute_SRC2_5_1[3] .INIT="0xD8D8";
  LUT4 \_zz_execute_SRC2_5_1[4]  (
	.A(N_721),
	.B(decode_to_execute_SRC2_CTRL_fast[1]),
	.C(decode_to_execute_INSTRUCTION_0_mod_1_Q[2]),
	.D(GND_0),
	.Z(N_1125)
);
defparam \_zz_execute_SRC2_5_1[4] .INIT="0xE2E2";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[0]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[1]),
	.C(storage_dat1[0]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[0])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[0] .INIT="0xD8D8";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[1]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[2]),
	.C(storage_dat1[1]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[1])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[1] .INIT="0xD8D8";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[2]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[3]),
	.C(storage_dat1[2]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[2])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[2] .INIT="0xD8D8";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[3]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[4]),
	.C(storage_dat1[3]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[3])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[3] .INIT="0xD8D8";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[4]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[5]),
	.C(storage_dat1[4]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[4])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[4] .INIT="0xD8D8";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[5]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[6]),
	.C(storage_dat1[5]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[5])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[5] .INIT="0xD8D8";
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[6]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_tx_data[7]),
	.C(storage_dat1[6]),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[6])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[6] .INIT="0xD8D8";
  LUT4 \main_leds[0]  (
	.A(main_chaser[0]),
	.B(main_mode),
	.C(main_storage[0]),
	.D(GND_0),
	.Z(user_led0_c)
);
defparam \main_leds[0] .INIT="0xE2E2";
  LUT4 \main_leds[1]  (
	.A(main_chaser[1]),
	.B(main_mode),
	.C(main_storage[1]),
	.D(GND_0),
	.Z(user_led1_c)
);
defparam \main_leds[1] .INIT="0xE2E2";
  LUT4 \main_leds[2]  (
	.A(main_chaser[2]),
	.B(main_mode),
	.C(main_storage[2]),
	.D(GND_0),
	.Z(user_led2_c)
);
defparam \main_leds[2] .INIT="0xE2E2";
  LUT4 \main_leds[3]  (
	.A(main_chaser[3]),
	.B(main_mode),
	.C(main_storage[3]),
	.D(GND_0),
	.Z(user_led3_c)
);
defparam \main_leds[3] .INIT="0xE2E2";
  LUT4 \main_leds[4]  (
	.A(main_chaser[4]),
	.B(main_mode),
	.C(main_storage[4]),
	.D(GND_0),
	.Z(user_led4_c)
);
defparam \main_leds[4] .INIT="0xE2E2";
  LUT4 \main_leds[5]  (
	.A(main_chaser[5]),
	.B(main_mode),
	.C(main_storage[5]),
	.D(GND_0),
	.Z(user_led5_c)
);
defparam \main_leds[5] .INIT="0xE2E2";
  LUT4 \main_leds[6]  (
	.A(main_chaser[6]),
	.B(main_mode),
	.C(main_storage[6]),
	.D(GND_0),
	.Z(user_led6_c)
);
defparam \main_leds[6] .INIT="0xE2E2";
  LUT4 \main_leds[7]  (
	.A(main_chaser[7]),
	.B(main_mode),
	.C(main_storage[7]),
	.D(GND_0),
	.Z(user_led7_c)
);
defparam \main_leds[7] .INIT="0xE2E2";
  LUT4 \main_leds[8]  (
	.A(main_chaser[8]),
	.B(main_mode),
	.C(main_storage[8]),
	.D(GND_0),
	.Z(user_led8_c)
);
defparam \main_leds[8] .INIT="0xE2E2";
  LUT4 \main_leds[9]  (
	.A(main_chaser[9]),
	.B(main_mode),
	.C(main_storage[9]),
	.D(GND_0),
	.Z(user_led9_c)
);
defparam \main_leds[9] .INIT="0xE2E2";
  LUT4 \main_leds[10]  (
	.A(main_chaser[10]),
	.B(main_mode),
	.C(main_storage[10]),
	.D(GND_0),
	.Z(user_led10_c)
);
defparam \main_leds[10] .INIT="0xE2E2";
  LUT4 \main_leds[11]  (
	.A(main_chaser[11]),
	.B(main_mode),
	.C(main_storage[11]),
	.D(GND_0),
	.Z(user_led11_c)
);
defparam \main_leds[11] .INIT="0xE2E2";
  LUT4 \main_leds[12]  (
	.A(main_chaser[12]),
	.B(main_mode),
	.C(main_storage[12]),
	.D(GND_0),
	.Z(user_led12_c)
);
defparam \main_leds[12] .INIT="0xE2E2";
  LUT4 \main_leds[13]  (
	.A(main_chaser[13]),
	.B(main_mode),
	.C(main_storage[13]),
	.D(GND_0),
	.Z(user_led13_c)
);
defparam \main_leds[13] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[0]  (
	.A(N_718),
	.B(decode_to_execute_INSTRUCTION_12),
	.C(execute_RS2_6),
	.D(GND_0),
	.Z(N_1056)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[0] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[1]  (
	.A(N_719),
	.B(N_727),
	.C(decode_to_execute_INSTRUCTION_12),
	.D(GND_0),
	.Z(N_1057)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[1] .INIT="0xCACA";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[2]  (
	.A(N_728),
	.B(decode_to_execute_INSTRUCTION_12),
	.C(execute_RS2_0),
	.D(GND_0),
	.Z(N_1058)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[2] .INIT="0xB8B8";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[3]  (
	.A(N_722),
	.B(decode_to_execute_INSTRUCTION_12),
	.C(execute_RS2_10),
	.D(GND_0),
	.Z(N_1060)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[3] .INIT="0xE2E2";
  LUT4 \_zz_execute_SRC2_5_1[26]  (
	.A(decode_to_execute_PC_mod[19]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[14]),
	.D(GND_0),
	.Z(N_1151)
);
defparam \_zz_execute_SRC2_5_1[26] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[25]  (
	.A(decode_to_execute_PC_0_mod_0_0),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[13]),
	.D(GND_0),
	.Z(N_1150)
);
defparam \_zz_execute_SRC2_5_1[25] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[24]  (
	.A(decode_to_execute_PC_mod[16]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[11]),
	.D(GND_0),
	.Z(N_1148)
);
defparam \_zz_execute_SRC2_5_1[24] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[23]  (
	.A(decode_to_execute_PC_mod[15]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[10]),
	.D(GND_0),
	.Z(N_1147)
);
defparam \_zz_execute_SRC2_5_1[23] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[22]  (
	.A(decode_to_execute_PC_0_0_mod_8),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[9]),
	.D(GND_0),
	.Z(N_1146)
);
defparam \_zz_execute_SRC2_5_1[22] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[21]  (
	.A(decode_to_execute_PC_mod[14]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[8]),
	.D(GND_0),
	.Z(N_1145)
);
defparam \_zz_execute_SRC2_5_1[21] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[20]  (
	.A(decode_to_execute_PC_mod[13]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[7]),
	.D(GND_0),
	.Z(N_1144)
);
defparam \_zz_execute_SRC2_5_1[20] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[19]  (
	.A(decode_to_execute_PC_mod[12]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[6]),
	.D(GND_0),
	.Z(N_1143)
);
defparam \_zz_execute_SRC2_5_1[19] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[18]  (
	.A(decode_to_execute_PC_mod[11]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[5]),
	.D(GND_0),
	.Z(N_1142)
);
defparam \_zz_execute_SRC2_5_1[18] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[17]  (
	.A(decode_to_execute_PC_0_0_mod_7),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[4]),
	.D(GND_0),
	.Z(N_1141)
);
defparam \_zz_execute_SRC2_5_1[17] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[16]  (
	.A(decode_to_execute_PC_mod[10]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[3]),
	.D(GND_0),
	.Z(N_1140)
);
defparam \_zz_execute_SRC2_5_1[16] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[15]  (
	.A(decode_to_execute_PC_mod[9]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[1]),
	.D(GND_0),
	.Z(N_1138)
);
defparam \_zz_execute_SRC2_5_1[15] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[14]  (
	.A(decode_to_execute_PC_mod[8]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[0]),
	.D(GND_0),
	.Z(N_1137)
);
defparam \_zz_execute_SRC2_5_1[14] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[13]  (
	.A(N_732),
	.B(decode_to_execute_PC_mod[7]),
	.C(decode_to_execute_SRC2_CTRL_1_rep2),
	.D(GND_0),
	.Z(N_1136)
);
defparam \_zz_execute_SRC2_5_1[13] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_1[12]  (
	.A(decode_to_execute_PC_mod[6]),
	.B(decode_to_execute_SRC2_CTRL_1_rep1),
	.C(execute_RS2_10),
	.D(GND_0),
	.Z(N_1134)
);
defparam \_zz_execute_SRC2_5_1[12] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[11]  (
	.A(N_729),
	.B(decode_to_execute_PC_0_0_mod_4),
	.C(decode_to_execute_SRC2_CTRL_1_rep1),
	.D(GND_0),
	.Z(N_1133)
);
defparam \_zz_execute_SRC2_5_1[11] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_1[10]  (
	.A(N_727),
	.B(decode_to_execute_PC_0_0_mod_2),
	.C(decode_to_execute_SRC2_CTRL_1_rep1),
	.D(GND_0),
	.Z(N_1131)
);
defparam \_zz_execute_SRC2_5_1[10] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_1[9]  (
	.A(decode_to_execute_PC_0_0_mod_1),
	.B(decode_to_execute_SRC2_CTRL_1_rep1),
	.C(execute_RS2_6),
	.D(GND_0),
	.Z(N_1130)
);
defparam \_zz_execute_SRC2_5_1[9] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[8]  (
	.A(decode_to_execute_PC_mod[5]),
	.B(decode_to_execute_SRC2_CTRL_1_rep1),
	.C(execute_RS2_5),
	.D(GND_0),
	.Z(N_1129)
);
defparam \_zz_execute_SRC2_5_1[8] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_1[7]  (
	.A(N_724),
	.B(decode_to_execute_PC_mod[4]),
	.C(decode_to_execute_SRC2_CTRL_1_rep1),
	.D(GND_0),
	.Z(N_1128)
);
defparam \_zz_execute_SRC2_5_1[7] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_1[6]  (
	.A(N_723),
	.B(decode_to_execute_PC_mod[3]),
	.C(decode_to_execute_SRC2_CTRL_1_rep1),
	.D(GND_0),
	.Z(N_1127)
);
defparam \_zz_execute_SRC2_5_1[6] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_1[5]  (
	.A(N_722),
	.B(decode_to_execute_PC_mod[2]),
	.C(decode_to_execute_SRC2_CTRL_1_rep1),
	.D(GND_0),
	.Z(N_1126)
);
defparam \_zz_execute_SRC2_5_1[5] .INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_2[2]  (
	.A(decode_to_execute_PC_mod[1]),
	.B(decode_to_execute_SRC2_CTRL_1_rep1),
	.C(decode_to_execute_INSTRUCTION_mod_Q[2]),
	.D(GND_0),
	.Z(N_1157)
);
defparam \_zz_execute_SRC2_5_2[2] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_2_0[1]  (
	.A(decode_to_execute_PC_mod[0]),
	.B(decode_to_execute_SRC2_CTRL_1_rep1),
	.C(decode_to_execute_INSTRUCTION_mod_Q[1]),
	.D(GND_0),
	.Z(N_1156)
);
defparam \_zz_execute_SRC2_5_2_0[1] .INIT="0xB8B8";
  LUT4 \_zz_execute_SRC2_5_2_0[0]  (
	.A(decode_to_execute_PC_0_0_mod_0),
	.B(decode_to_execute_SRC2_CTRL_fast[1]),
	.C(decode_to_execute_INSTRUCTION_mod_Q[0]),
	.D(GND_0),
	.Z(N_1155)
);
defparam \_zz_execute_SRC2_5_2_0[0] .INIT="0xB8B8";
  LUT4 \builder_csr_interconnect_dat_r_3_RNO_0[1]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10f),
	.B(main_basesoc_scratch_storagef[1]),
	.C(un1_main_basesoc_bus_errors_1_0f[1]),
	.D(GND_0),
	.Z(N_463)
);
defparam \builder_csr_interconnect_dat_r_3_RNO_0[1] .INIT="0xE4E4";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[0]  (
	.A(N_718),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[1]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_0)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[0] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[1]  (
	.A(N_719),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[2]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_1)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[1] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[3]  (
	.A(N_721),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[4]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_3)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[3] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[2]  (
	.A(decode_to_execute_INSTRUCTION_13),
	.B(dsp_join_kb_14[3]),
	.C(execute_RS2_0),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_2)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[2] .INIT="0xD8D8";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[4]  (
	.A(N_722),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[5]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_4)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[4] .INIT="0xE2E2";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[5]  (
	.A(N_723),
	.B(decode_to_execute_INSTRUCTION_13),
	.C(dsp_join_kb_14[6]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_5)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[5] .INIT="0xE2E2";
  LUT4 \lineLoader_address_4_RNI9Q9O[13]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[11]),
	.C(main_basesoc_ibus_adr[11]),
	.D(GND_0),
	.Z(builder_array_muxed0[11])
);
defparam \lineLoader_address_4_RNI9Q9O[13] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIBS9O[14]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[12]),
	.C(main_basesoc_ibus_adr[12]),
	.D(GND_0),
	.Z(builder_array_muxed0[12])
);
defparam \lineLoader_address_4_RNIBS9O[14] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNI4P0R[16]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[14]),
	.C(main_basesoc_ibus_adr[14]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[14])
);
defparam \lineLoader_address_4_RNI4P0R[16] .INIT="0xD8D8";
  LUT4 \builder_slave_sel_2_0_a2_0_8_RNO[0]  (
	.A(builder_grant_rep1),
	.B(main_basesoc_dbus_adr[15]),
	.C(main_basesoc_ibus_adr[15]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[15])
);
defparam \builder_slave_sel_2_0_a2_0_8_RNO[0] .INIT="0xD8D8";
  LUT4 \builder_slave_sel_2_0_a2_0_8_1_RNO[0]  (
	.A(builder_grant_rep1),
	.B(main_basesoc_dbus_adr[17]),
	.C(main_basesoc_ibus_adr[17]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[17])
);
defparam \builder_slave_sel_2_0_a2_0_8_1_RNO[0] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIQG2R[20]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[18]),
	.C(main_basesoc_ibus_adr[18]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[18])
);
defparam \lineLoader_address_4_RNIQG2R[20] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNISI2R[21]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[19]),
	.C(main_basesoc_ibus_adr[19]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[19])
);
defparam \lineLoader_address_4_RNISI2R[21] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIUK2R[22]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[20]),
	.C(main_basesoc_ibus_adr[20]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[20])
);
defparam \lineLoader_address_4_RNIUK2R[22] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNI0N2R[23]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[21]),
	.C(main_basesoc_ibus_adr[21]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[21])
);
defparam \lineLoader_address_4_RNI0N2R[23] .INIT="0xD8D8";
  LUT4 \builder_slave_sel_2_0_a2_0_8_2_RNO[0]  (
	.A(builder_grant_rep1),
	.B(main_basesoc_dbus_adr[23]),
	.C(main_basesoc_ibus_adr[23]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[23])
);
defparam \builder_slave_sel_2_0_a2_0_8_2_RNO[0] .INIT="0xD8D8";
  LUT4 \builder_slave_sel_2_0_a2_0_8_0_RNO[0]  (
	.A(builder_grant_rep1),
	.B(main_basesoc_dbus_adr[25]),
	.C(main_basesoc_ibus_adr[25]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[25])
);
defparam \builder_slave_sel_2_0_a2_0_8_0_RNO[0] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIK8CO[28]  (
	.A(builder_grant_rep1),
	.B(main_basesoc_dbus_adr[26]),
	.C(main_basesoc_ibus_adr[26]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[26])
);
defparam \lineLoader_address_4_RNIK8CO[28] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIUM4R[31]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[29]),
	.C(main_basesoc_ibus_adr[29]),
	.D(GND_0),
	.Z(builder_array_muxed0_Z[29])
);
defparam \lineLoader_address_4_RNIUM4R[31] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNI5M9O[11]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[9]),
	.C(main_basesoc_ibus_adr[9]),
	.D(GND_0),
	.Z(builder_array_muxed0[9])
);
defparam \lineLoader_address_4_RNI5M9O[11] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNI3K9O[10]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[8]),
	.C(main_basesoc_ibus_adr[8]),
	.D(GND_0),
	.Z(builder_array_muxed0[8])
);
defparam \lineLoader_address_4_RNI3K9O[10] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIJIBF[9]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[7]),
	.C(main_basesoc_ibus_adr[7]),
	.D(GND_0),
	.Z(builder_array_muxed0[7])
);
defparam \lineLoader_address_4_RNIJIBF[9] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIHGBF[8]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[6]),
	.C(main_basesoc_ibus_adr[6]),
	.D(GND_0),
	.Z(builder_array_muxed0[6])
);
defparam \lineLoader_address_4_RNIHGBF[8] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIFEBF[7]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[5]),
	.C(main_basesoc_ibus_adr[5]),
	.D(GND_0),
	.Z(builder_array_muxed0[5])
);
defparam \lineLoader_address_4_RNIFEBF[7] .INIT="0xD8D8";
  LUT4 \lineLoader_address_4_RNIDCBF[6]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[4]),
	.C(main_basesoc_ibus_adr[4]),
	.D(GND_0),
	.Z(builder_array_muxed0[4])
);
defparam \lineLoader_address_4_RNIDCBF[6] .INIT="0xD8D8";
// @47:3256
  LUT4 dataCache_1_io_mem_cmd_s2mPipe_payload_wr (
	.A(dataCache_1_io_mem_cmd_rData_wr),
	.B(dataCache_1_io_mem_cmd_rValid),
	.C(memory_to_writeBack_MEMORY_WR),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z)
);
defparam dataCache_1_io_mem_cmd_s2mPipe_payload_wr.INIT="0xB8B8";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]  (
	.A(dataCache_1_io_mem_cmd_payload_data_0),
	.B(dataCache_1_io_mem_cmd_rData_data_0),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_0)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[0] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]  (
	.A(dataCache_1_io_mem_cmd_payload_data_4),
	.B(dataCache_1_io_mem_cmd_rData_data_4),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_4)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[1] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]  (
	.A(dataCache_1_io_mem_cmd_payload_data_6),
	.B(dataCache_1_io_mem_cmd_rData_data_6),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_6)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[2] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]  (
	.A(dataCache_1_io_mem_cmd_payload_data_7),
	.B(dataCache_1_io_mem_cmd_rData_data_7),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_7)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[3] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]  (
	.A(dataCache_1_io_mem_cmd_payload_data_11),
	.B(dataCache_1_io_mem_cmd_rData_data_11),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_11)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[4] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]  (
	.A(dataCache_1_io_mem_cmd_payload_data_12),
	.B(dataCache_1_io_mem_cmd_rData_data_12),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_12)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[5] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]  (
	.A(dataCache_1_io_mem_cmd_payload_data_15),
	.B(dataCache_1_io_mem_cmd_rData_data_15),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_15)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[6] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]  (
	.A(dataCache_1_io_mem_cmd_payload_data_19),
	.B(dataCache_1_io_mem_cmd_rData_data_19),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_19)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[7] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]  (
	.A(dataCache_1_io_mem_cmd_payload_data_21),
	.B(dataCache_1_io_mem_cmd_rData_data_21),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_21)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[8] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]  (
	.A(dataCache_1_io_mem_cmd_payload_data_22),
	.B(dataCache_1_io_mem_cmd_rData_data_22),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_22)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[9] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]  (
	.A(dataCache_1_io_mem_cmd_payload_data_24),
	.B(dataCache_1_io_mem_cmd_rData_data_24),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_24)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[10] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]  (
	.A(dataCache_1_io_mem_cmd_payload_data_25),
	.B(dataCache_1_io_mem_cmd_rData_data_25),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_25)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[11] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]  (
	.A(dataCache_1_io_mem_cmd_payload_data_26),
	.B(dataCache_1_io_mem_cmd_rData_data_26),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_26)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[12] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]  (
	.A(dataCache_1_io_mem_cmd_payload_data_28),
	.B(dataCache_1_io_mem_cmd_rData_data_28),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_28)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[13] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]  (
	.A(dataCache_1_io_mem_cmd_payload_data_29),
	.B(dataCache_1_io_mem_cmd_rData_data_29),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_29)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[14] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]  (
	.A(dataCache_1_io_mem_cmd_payload_data_30),
	.B(dataCache_1_io_mem_cmd_rData_data_30),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_30)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[15] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]  (
	.A(dataCache_1_io_mem_cmd_payload_data_31),
	.B(dataCache_1_io_mem_cmd_rData_data_31),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_31)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[16] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[0]  (
	.A(dataCache_1_io_mem_cmd_payload_mask[0]),
	.B(dataCache_1_io_mem_cmd_rData_mask[0]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[0] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[1]  (
	.A(dataCache_1_io_mem_cmd_payload_mask[1]),
	.B(dataCache_1_io_mem_cmd_rData_mask[1]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[1] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[2]  (
	.A(dataCache_1_io_mem_cmd_payload_mask[2]),
	.B(dataCache_1_io_mem_cmd_rData_mask[2]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[2] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[3]  (
	.A(dataCache_1_io_mem_cmd_payload_mask[3]),
	.B(dataCache_1_io_mem_cmd_rData_mask[3]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_mask_cZ[3] .INIT="0xCACA";
// @48:1074
  LUT4 \builder_array_muxed0_i_m2[3]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[3]),
	.C(main_basesoc_ibus_adr[3]),
	.D(GND_0),
	.Z(N_103)
);
defparam \builder_array_muxed0_i_m2[3] .INIT="0xD8D8";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]  (
	.A(dataCache_1_io_mem_cmd_payload_address[11]),
	.B(dataCache_1_io_mem_cmd_rData_address[11]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[11])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_address[4] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]  (
	.A(dataCache_1_io_mem_cmd_payload_address[9]),
	.B(dataCache_1_io_mem_cmd_rData_address[9]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[9])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_address[3] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]  (
	.A(dataCache_1_io_mem_cmd_payload_address[8]),
	.B(dataCache_1_io_mem_cmd_rData_address[8]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[8])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_address[2] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_address[1]  (
	.A(dataCache_1_io_mem_cmd_payload_address[7]),
	.B(dataCache_1_io_mem_cmd_rData_address[7]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[7])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_address[1] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_address[0]  (
	.A(dataCache_1_io_mem_cmd_payload_address[6]),
	.B(dataCache_1_io_mem_cmd_rData_address[6]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[6])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_address[0] .INIT="0xCACA";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_5 (
	.A(un1_lineLoader_flushCounter_1_0[6]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[9]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[6])
);
defparam ways_0_tags_ways_0_tags_0_RNO_5.INIT="0xE2E2";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_4 (
	.A(un1_lineLoader_flushCounter_1_0[5]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[8]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[5])
);
defparam ways_0_tags_ways_0_tags_0_RNO_4.INIT="0xE2E2";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_3 (
	.A(un1_lineLoader_flushCounter_1_0[4]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[7]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[4])
);
defparam ways_0_tags_ways_0_tags_0_RNO_3.INIT="0xE2E2";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_2 (
	.A(un1_lineLoader_flushCounter_1_0[3]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[6]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[3])
);
defparam ways_0_tags_ways_0_tags_0_RNO_2.INIT="0xE2E2";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_1 (
	.A(un1_lineLoader_flushCounter_1_0[2]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[5]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[2])
);
defparam ways_0_tags_ways_0_tags_0_RNO_1.INIT="0xE2E2";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_0 (
	.A(un1_lineLoader_flushCounter_1_0[1]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[4]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[1])
);
defparam ways_0_tags_ways_0_tags_0_RNO_0.INIT="0xE2E2";
  LUT4 ways_0_tags_ways_0_tags_0_0_RNO (
	.A(un1_lineLoader_flushCounter_1_0[0]),
	.B(dsp_split_kb_29),
	.C(main_basesoc_ibus_adr[3]),
	.D(GND_0),
	.Z(lineLoader_write_tag_0_payload_address[0])
);
defparam ways_0_tags_ways_0_tags_0_0_RNO.INIT="0xE2E2";
// @47:3090
  LUT4 execute_BranchPlugin_branch_src2_sn_m3_i_m2_cZ (
	.A(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.B(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.C(dsp_split_kb_11),
	.D(GND_0),
	.Z(execute_BranchPlugin_branch_src2_sn_m3_i_m2)
);
defparam execute_BranchPlugin_branch_src2_sn_m3_i_m2_cZ.INIT="0x5C5C";
  LUT4 \execute_BranchPlugin_branch_src2_0_0[0]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.B(decode_to_execute_INSTRUCTION_0_mod_0_Q_0),
	.C(dsp_split_kb_11),
	.D(GND_0),
	.Z(dsp_join_kb_9[0])
);
defparam \execute_BranchPlugin_branch_src2_0_0[0] .INIT="0xCACA";
// @47:6231
  LUT4 fetchStage_hit_hits_0_cZ (
	.A(_zz_ways_0_tags_port1[0]),
	.B(un2_fetchStage_hit_hits_0_0_I_9_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(fetchStage_hit_hits_0)
);
defparam fetchStage_hit_hits_0_cZ.INIT="0x8888";
// @47:4127
  LUT4 when_CsrPlugin_l1064_cZ (
	.A(memory_to_writeBack_ENV_CTRL_0),
	.B(writeBack_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_CsrPlugin_l1064)
);
defparam when_CsrPlugin_l1064_cZ.INIT="0x8888";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_RNILMN2[0]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_1277)
);
defparam \io_cpu_fetch_data_regNextWhen_RNILMN2[0] .INIT="0x7777";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_6_0_a2 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.B(dsp_join_kb_18[9]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4014)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_6_0_a2.INIT="0x2222";
// @47:1354
  LUT4 un4__zz_when_2_0_a2_3_0_a2 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4010)
);
defparam un4__zz_when_2_0_a2_3_0_a2.INIT="0x1111";
// @47:1449
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_21_0_o2_i_a2 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.B(dsp_join_kb_18[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4102)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_21_0_o2_i_a2.INIT="0x8888";
// @47:1354
  LUT4 un4__zz_when_7_0_o2_i_o2 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4060)
);
defparam un4__zz_when_7_0_o2_i_o2.INIT="0xBBBB";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_13_0_a2 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4095)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_13_0_a2.INIT="0x1111";
// @47:1475
  LUT4 un4__zz__zz_decode_IS_RS2_SIGNED_37_i_o2 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_3970)
);
defparam un4__zz__zz_decode_IS_RS2_SIGNED_37_i_o2.INIT="0xDDDD";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[5]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[5]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[5])
);
defparam \builder_array_muxed1_cZ[5] .INIT="0x8888";
// @47:3789
  LUT4 when_HazardSimplePlugin_l57_2 (
	.A(decode_to_execute_REGFILE_WRITE_VALID),
	.B(execute_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_HazardSimplePlugin_l57_2_1z)
);
defparam when_HazardSimplePlugin_l57_2.INIT="0x8888";
// @47:3246
  LUT4 when_IBusCachedPlugin_l250_cZ (
	.A(decodeStage_hit_valid),
	.B(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_IBusCachedPlugin_l250)
);
defparam when_IBusCachedPlugin_l250_cZ.INIT="0x4444";
// @47:4529
  LUT4 \_zz_CsrPlugin_csrMapping_readDataInit_9_cZ[2]  (
	.A(_zz_CsrPlugin_csrMapping_readDataInit[2]),
	.B(execute_CsrPlugin_csr_3008),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_CsrPlugin_csrMapping_readDataInit_9[2])
);
defparam \_zz_CsrPlugin_csrMapping_readDataInit_9_cZ[2] .INIT="0x8888";
// @47:6198
  LUT4 io_mem_cmd_valid (
	.A(lineLoader_cmdSent),
	.B(lineLoader_valid),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_cache_io_mem_cmd_valid)
);
defparam io_mem_cmd_valid.INIT="0x4444";
// @47:4325
  LUT4 when_MulDivIterativePlugin_l128 (
	.A(execute_to_memory_IS_DIV),
	.B(memory_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_MulDivIterativePlugin_l128_1z)
);
defparam when_MulDivIterativePlugin_l128.INIT="0x8888";
// @47:1367
  LUT4 \_zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1_v[0]  (
	.A(execute_to_memory_BRANCH_DO),
	.B(memory_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(ANB2)
);
defparam \_zz__zz_IBusCachedPlugin_jump_pcLoad_payload_1_v[0] .INIT="0x8888";
// @47:3775
  LUT4 HazardSimplePlugin_addr1Match_0_cZ (
	.A(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(HazardSimplePlugin_addr1Match_0)
);
defparam HazardSimplePlugin_addr1Match_0_cZ.INIT="0x6666";
// @47:4291
  LUT4 when_MulPlugin_l147 (
	.A(memory_to_writeBack_IS_MUL),
	.B(writeBack_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_MulPlugin_l147_1z)
);
defparam when_MulPlugin_l147.INIT="0x8888";
// @47:3449
  LUT4 _zz_decode_RS2_2_sn_m1 (
	.A(memory_to_writeBack_INSTRUCTION_5),
	.B(memory_to_writeBack_INSTRUCTION_6),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_decode_RS2_2_sn_N_2)
);
defparam _zz_decode_RS2_2_sn_m1.INIT="0x1111";
// @48:617
  LUT4 main_basesoc_uart_rx_clear6_cZ (
	.A(main_basesoc_uart_pending_r[1]),
	.B(main_basesoc_uart_pending_re),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_uart_rx_clear6)
);
defparam main_basesoc_uart_rx_clear6_cZ.INIT="0x8888";
// @48:1176
  LUT4 main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa (
	.A(builder_basesoc_rs232phyrx_state),
	.B(main_basesoc_rx_tick),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z)
);
defparam main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa.INIT="0x8888";
// @48:551
  LUT4 main_basesoc_rx_count_rs232phyrx_next_value_ce0 (
	.A(builder_basesoc_rs232phyrx_state),
	.B(main_basesoc_rx_tick),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z)
);
defparam main_basesoc_rx_count_rs232phyrx_next_value_ce0.INIT="0xDDDD";
// @48:555
  LUT4 SUM1 (
	.A(CO0_0),
	.B(main_basesoc_rx_count[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_rx_count_rs232phyrx_next_value0[1])
);
defparam SUM1.INIT="0x6666";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[11]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[11]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[11])
);
defparam \builder_array_muxed1_cZ[11] .INIT="0x8888";
// @48:609
  LUT4 main_basesoc_uart_tx_clear6_cZ (
	.A(main_basesoc_uart_pending_r[0]),
	.B(main_basesoc_uart_pending_re),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_uart_tx_clear6)
);
defparam main_basesoc_uart_tx_clear6_cZ.INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[2]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[2])
);
defparam \builder_array_muxed1_cZ[2] .INIT="0x8888";
// @48:802
  LUT4 \builder_shared_dat_r_0_0_a2[3]  (
	.A(builder_basesoc_state),
	.B(builder_slave_sel_r[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_140)
);
defparam \builder_shared_dat_r_0_0_a2[3] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[14]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[14]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[14])
);
defparam \builder_array_muxed1_cZ[14] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[16]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[16]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[16])
);
defparam \builder_array_muxed1_cZ[16] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[24]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[24]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[24])
);
defparam \builder_array_muxed1_cZ[24] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[28]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[28]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[28])
);
defparam \builder_array_muxed1_cZ[28] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[1]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[1])
);
defparam \builder_array_muxed1_cZ[1] .INIT="0x8888";
// @48:693
  LUT4 main_basesoc_timer_irq (
	.A(main_basesoc_timer_enable_storage),
	.B(main_basesoc_timer_zero_pending),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_timer_irq_1z)
);
defparam main_basesoc_timer_irq.INIT="0x8888";
// @48:516
  LUT4 SUM1_0_0 (
	.A(CO0_0_0),
	.B(main_basesoc_tx_count[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_tx_count_rs232phytx_next_value0[1])
);
defparam SUM1_0_0.INIT="0x6666";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[13]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[13]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[13])
);
defparam \builder_array_muxed1_cZ[13] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[9]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[9]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[9])
);
defparam \builder_array_muxed1_cZ[9] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[7]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[7]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[7])
);
defparam \builder_array_muxed1_cZ[7] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[0]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[0])
);
defparam \builder_array_muxed1_cZ[0] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[10]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[10]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[10])
);
defparam \builder_array_muxed1_cZ[10] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[23]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[23]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[23])
);
defparam \builder_array_muxed1_cZ[23] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[29]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[29]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[29])
);
defparam \builder_array_muxed1_cZ[29] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[25]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[25]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[25])
);
defparam \builder_array_muxed1_cZ[25] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[19]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[19]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[19])
);
defparam \builder_array_muxed1_cZ[19] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[30]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[30]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[30])
);
defparam \builder_array_muxed1_cZ[30] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[27]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[27]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[27])
);
defparam \builder_array_muxed1_cZ[27] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[31]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[31]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[31])
);
defparam \builder_array_muxed1_cZ[31] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[3]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[3])
);
defparam \builder_array_muxed1_cZ[3] .INIT="0x8888";
// @48:511
  LUT4 main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa (
	.A(builder_basesoc_rs232phytx_state),
	.B(main_basesoc_uart_tx_fifo_readable),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z)
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa.INIT="0x4444";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[22]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[22]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[22])
);
defparam \builder_array_muxed1_cZ[22] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[21]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[21]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[21])
);
defparam \builder_array_muxed1_cZ[21] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[20]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[20]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[20])
);
defparam \builder_array_muxed1_cZ[20] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[18]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[18]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[18])
);
defparam \builder_array_muxed1_cZ[18] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[17]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[17]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[17])
);
defparam \builder_array_muxed1_cZ[17] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[15]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[15]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[15])
);
defparam \builder_array_muxed1_cZ[15] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[12]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[12]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[12])
);
defparam \builder_array_muxed1_cZ[12] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[8]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[8]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[8])
);
defparam \builder_array_muxed1_cZ[8] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[6]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[6]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[6])
);
defparam \builder_array_muxed1_cZ[6] .INIT="0x8888";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[4]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[4])
);
defparam \builder_array_muxed1_cZ[4] .INIT="0x8888";
// @48:510
  LUT4 \main_basesoc_tx_data_rs232phytx_next_value2_cZ[7]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(storage_dat1[7]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_tx_data_rs232phytx_next_value2[7])
);
defparam \main_basesoc_tx_data_rs232phytx_next_value2_cZ[7] .INIT="0xEEEE";
// @48:689
  LUT4 main_basesoc_timer_zero_clear6_cZ (
	.A(main_basesoc_timer_pending_r),
	.B(main_basesoc_timer_pending_re),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_timer_zero_clear6)
);
defparam main_basesoc_timer_zero_clear6_cZ.INIT="0x8888";
// @48:1683
  LUT4 \_zz_execute_SRC2_5_2[10]  (
	.A(decode_to_execute_SRC2_CTRL_0_rep1),
	.B(decode_to_execute_SRC2_CTRL_fast[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4148)
);
defparam \_zz_execute_SRC2_5_2[10] .INIT="0x6666";
// @47:1535
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_15_1_cZ.INIT="0x2222";
// @47:3774
  LUT4 HazardSimplePlugin_addr0Match_3_cZ (
	.A(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.C(GND_0),
	.D(GND_0),
	.Z(HazardSimplePlugin_addr0Match_3)
);
defparam HazardSimplePlugin_addr0Match_3_cZ.INIT="0x6666";
// @47:1354
  LUT4 \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIH6HB[1]  (
	.A(dsp_join_kb_6_2[1]),
	.B(dsp_join_kb_6_2[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_3969_i)
);
defparam \io_cpu_fetch_data_regNextWhen_0_0_mod_RNIH6HB[1] .INIT="0x1111";
// @47:5166
  LUT4 \io_cpu_fetch_data_regNextWhen_RNI9CFQ[29]  (
	.A(dsp_join_kb_18[7]),
	.B(dsp_join_kb_18[8]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_3978_i)
);
defparam \io_cpu_fetch_data_regNextWhen_RNI9CFQ[29] .INIT="0x8888";
// @47:1470
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_23_2_0_a2[0]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz__zz_decode_IS_RS2_SIGNED_23_2[0])
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_23_2_0_a2[0] .INIT="0x1111";
// @47:1524
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4[0]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4071)
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4[0] .INIT="0x7777";
// @47:5145
  LUT4 execute_CsrPlugin_csr_768_2_2_0_a2_i_o4 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(dsp_join_kb_4[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4068)
);
defparam execute_CsrPlugin_csr_768_2_2_0_a2_i_o4.INIT="0xEEEE";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_16_2 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(dsp_join_kb_6_2[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4001_2)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_16_2.INIT="0x8888";
// @47:1354
  LUT4 un4__zz_when_7_0_a2_11_0_a4 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(dsp_join_kb_18[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4013)
);
defparam un4__zz_when_7_0_a2_11_0_a4.INIT="0x1111";
// @47:1585
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_134_1[0]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_1290_2)
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_134_1[0] .INIT="0x2222";
// @47:4218
  LUT4 when_CsrPlugin_l1144_cZ (
	.A(decode_to_execute_ENV_CTRL[1]),
	.B(execute_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_CsrPlugin_l1144)
);
defparam when_CsrPlugin_l1144_cZ.INIT="0x8888";
// @47:4336
  LUT4 _zz_memory_DivPlugin_rs2 (
	.A(decode_to_execute_IS_RS1_SIGNED),
	.B(dsp_join_kb_14[15]),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_rs2_1z)
);
defparam _zz_memory_DivPlugin_rs2.INIT="0x8888";
// @47:6278
  LUT4 \lineLoader_wordIndex_RNO_cZ[0]  (
	.A(lineLoader_wordIndex_5[0]),
	.B(_zz_iBus_rsp_valid),
	.C(GND_0),
	.D(GND_0),
	.Z(lineLoader_wordIndex_RNO[0])
);
defparam \lineLoader_wordIndex_RNO_cZ[0] .INIT="0x6666";
// @47:3326
  LUT4 dataCache_1_io_cpu_writeBack_isValid (
	.A(memory_to_writeBack_MEMORY_ENABLE),
	.B(writeBack_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_isValid_1z)
);
defparam dataCache_1_io_cpu_writeBack_isValid.INIT="0x8888";
// @47:1522
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_69_cZ[0]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz__zz_decode_IS_RS2_SIGNED_69[0])
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_69_cZ[0] .INIT="0x8888";
// @47:4343
  LUT4 \_zz_CsrPlugin_csrMapping_readDataInit_1_cZ[1]  (
	.A(_zz_CsrPlugin_csrMapping_readDataInit[1]),
	.B(externalInterruptArray_regNext_0),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_CsrPlugin_csrMapping_readDataInit_1[1])
);
defparam \_zz_CsrPlugin_csrMapping_readDataInit_1_cZ[1] .INIT="0x8888";
// @47:1484
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_10 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_10.INIT="0x4444";
// @47:1496
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_11_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.B(dsp_join_kb_18[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_11)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_11_cZ.INIT="0x2222";
// @47:4529
  LUT4 \_zz_CsrPlugin_csrMapping_readDataInit_9_cZ[3]  (
	.A(_zz_CsrPlugin_csrMapping_readDataInit[3]),
	.B(execute_CsrPlugin_csr_3008),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_CsrPlugin_csrMapping_readDataInit_9[3])
);
defparam \_zz_CsrPlugin_csrMapping_readDataInit_9_cZ[3] .INIT="0x8888";
// @47:3513
  LUT4 \lastStageRegFileWrite_payload_address_cZ[1]  (
	.A(_zz_7),
	.B(memory_to_writeBack_INSTRUCTION_1),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_payload_address[1])
);
defparam \lastStageRegFileWrite_payload_address_cZ[1] .INIT="0x4444";
// @47:3513
  LUT4 \lastStageRegFileWrite_payload_address_cZ[2]  (
	.A(_zz_7),
	.B(memory_to_writeBack_INSTRUCTION_2),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_payload_address[2])
);
defparam \lastStageRegFileWrite_payload_address_cZ[2] .INIT="0x4444";
// @47:3513
  LUT4 \lastStageRegFileWrite_payload_address_cZ[3]  (
	.A(_zz_7),
	.B(memory_to_writeBack_INSTRUCTION_3),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_payload_address[3])
);
defparam \lastStageRegFileWrite_payload_address_cZ[3] .INIT="0x4444";
// @47:3513
  LUT4 \lastStageRegFileWrite_payload_address_cZ[4]  (
	.A(_zz_7),
	.B(memory_to_writeBack_INSTRUCTION_4),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_payload_address[4])
);
defparam \lastStageRegFileWrite_payload_address_cZ[4] .INIT="0x4444";
// @47:3778
  LUT4 when_HazardSimplePlugin_l51_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(memory_to_writeBack_INSTRUCTION_0),
	.C(GND_0),
	.D(GND_0),
	.Z(when_HazardSimplePlugin_l51_0)
);
defparam when_HazardSimplePlugin_l51_0_cZ.INIT="0x6666";
// @47:3777
  LUT4 when_HazardSimplePlugin_l48_3_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.B(memory_to_writeBack_INSTRUCTION_3),
	.C(GND_0),
	.D(GND_0),
	.Z(when_HazardSimplePlugin_l48_3)
);
defparam when_HazardSimplePlugin_l48_3_cZ.INIT="0x6666";
// @47:1402
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_117_1_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(un1__zz__zz_decode_IS_RS2_SIGNED_117_1)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_117_1_cZ.INIT="0x1111";
// @48:1176
  LUT4 main_basesoc_tx_tick_0 (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_31),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_tx_tick_0_1z)
);
defparam main_basesoc_tx_tick_0.INIT="0x8888";
// @48:1176
  LUT4 main_basesoc_rx_tick_0 (
	.A(builder_basesoc_rs232phyrx_state),
	.B(un5_main_basesoc_rx_phase_cry_31),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_rx_tick_0_1z)
);
defparam main_basesoc_rx_tick_0.INIT="0x8888";
// @47:1548
  LUT4 \_zz__zz_decode_IS_RS2_SIGNED_121_0[0]  (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_24_2)
);
defparam \_zz__zz_decode_IS_RS2_SIGNED_121_0[0] .INIT="0x2222";
// @48:653
  LUT4 un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_cZ (
	.A(un1_main_basesoc_uart_rx_fifo_level0_0[2]),
	.B(un1_main_basesoc_uart_rx_fifo_level0_0[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1)
);
defparam un3_main_basesoc_uart_rx_fifo_syncfifo_readable_1_cZ.INIT="0x1111";
// @47:1468
  LUT4 un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_0 (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.B(dsp_join_kb_18[4]),
	.C(GND_0),
	.D(GND_0),
	.Z(N_4092_1)
);
defparam un1_IBusCachedPlugin_cache_io_cpu_decode_data_25_0.INIT="0x1111";
// @47:3505
  LUT4 lastStageRegFileWrite_valid_2_0 (
	.A(memory_to_writeBack_REGFILE_WRITE_VALID),
	.B(writeBack_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_HazardSimplePlugin_l57)
);
defparam lastStageRegFileWrite_valid_2_0.INIT="0x8888";
// @48:1071
  LUT4 \builder_csr_interconnect_dat_r_3_0_cZ[3]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
	.B(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_csr_interconnect_dat_r_3_0[3])
);
defparam \builder_csr_interconnect_dat_r_3_0_cZ[3] .INIT="0xEEEE";
// @47:4545
  LUT4 un4__zz_dBus_cmd_ready_4_0_cZ (
	.A(_zz_dBus_cmd_ready[0]),
	.B(_zz_dBus_cmd_ready[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(un4__zz_dBus_cmd_ready_4_0)
);
defparam un4__zz_dBus_cmd_ready_4_0_cZ.INIT="0x8888";
// @48:1176
  LUT4 builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1_0 (
	.A(main_basesoc_rx_count[1]),
	.B(main_basesoc_rx_count[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1)
);
defparam builder_basesoc_rs232phyrx_next_state_0_sqmuxa_1_0.INIT="0x1111";
// @48:1176
  LUT4 builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0_cZ (
	.A(main_basesoc_tx_count[1]),
	.B(main_basesoc_tx_count[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0)
);
defparam builder_basesoc_rs232phytx_next_state_0_sqmuxa_1_0_cZ.INIT="0x1111";
// @48:652
  LUT4 un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1_cZ (
	.A(un1_main_basesoc_uart_tx_fifo_level0_0[1]),
	.B(un1_main_basesoc_uart_tx_fifo_level0_0[3]),
	.C(GND_0),
	.D(GND_0),
	.Z(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1)
);
defparam un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1_cZ.INIT="0x1111";
// @47:2641
  LUT4 decode_REGFILE_WRITE_VALID_i_a2_1_cZ (
	.A(dsp_join_kb_5_4[1]),
	.B(dsp_join_kb_5_4[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(decode_REGFILE_WRITE_VALID_i_a2_1)
);
defparam decode_REGFILE_WRITE_VALID_i_a2_1_cZ.INIT="0x1111";
// @47:3496
  LUT4 decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.C(GND_0),
	.D(GND_0),
	.Z(decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1)
);
defparam decodeExceptionPort_valid_1_a3_i_a2_13_0_a2_0_1_cZ.INIT="0x1111";
// @48:808
  LUT4 builder_done_5_cZ (
	.A(dsp_join_kb_25[9]),
	.B(dsp_join_kb_25[10]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_done_5)
);
defparam builder_done_5_cZ.INIT="0x1111";
// @47:5157
  LUT4 execute_CsrPlugin_csr_833_2_0_cZ (
	.A(dsp_join_kb_4[0]),
	.B(dsp_join_kb_6_2[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_CsrPlugin_csr_833_2_0)
);
defparam execute_CsrPlugin_csr_833_2_0_cZ.INIT="0x1111";
// @47:5163
  LUT4 execute_CsrPlugin_csr_835_2_0_cZ (
	.A(dsp_join_kb_4[0]),
	.B(dsp_join_kb_6_2[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_CsrPlugin_csr_835_2_0)
);
defparam execute_CsrPlugin_csr_835_2_0_cZ.INIT="0x2222";
// @48:684
  LUT4 main_basesoc_timer_zero_trigger_13_cZ (
	.A(main_basesoc_timer_value_7_1[9]),
	.B(main_basesoc_timer_value_7_1[12]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_timer_zero_trigger_13)
);
defparam main_basesoc_timer_zero_trigger_13_cZ.INIT="0x1111";
// @47:5151
  LUT4 execute_CsrPlugin_csr_772_2_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(dsp_join_kb_6_2[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_CsrPlugin_csr_772_2_0)
);
defparam execute_CsrPlugin_csr_772_2_0_cZ.INIT="0x4444";
// @47:3253
  LUT4 IBusCachedPlugin_cache_io_flush_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.C(GND_0),
	.D(GND_0),
	.Z(IBusCachedPlugin_cache_io_flush_1)
);
defparam IBusCachedPlugin_cache_io_flush_1_cZ.INIT="0x1111";
// @48:1420
  LUT4 builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_RNO (
	.A(un3_m2_0_a2_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0),
	.D(GND_0),
	.Z(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_m_0)
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_RNO.INIT="0x8080";
// @47:4458
  LUT4 when_Pipeline_l151_2 (
	.A(CO0),
	.B(when_DBusCachedPlugin_l458_1z),
	.C(GND_0),
	.D(GND_0),
	.Z(when_Pipeline_l151_2_1z)
);
defparam when_Pipeline_l151_2.INIT="0xBBBB";
// @48:867
  LUT4 builder_csr_bankarray_csrbank2_sel (
	.A(builder_csr_bankarray_csrbank2_sel_0),
	.B(builder_array_muxed0[13]),
	.C(builder_csr_bankarray_csrbank0_sel_2),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank2_sel_1z)
);
defparam builder_csr_bankarray_csrbank2_sel.INIT="0x2020";
  LUT4 \execute_BranchPlugin_branch_src2[3]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.C(dsp_join_kb_9[3]),
	.D(GND_0),
	.Z(dsp_join_kb_20_3)
);
defparam \execute_BranchPlugin_branch_src2[3] .INIT="0x7070";
  LUT4 \execute_BranchPlugin_branch_src2[2]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.C(dsp_join_kb_9[2]),
	.D(GND_0),
	.Z(dsp_join_kb_20_2)
);
defparam \execute_BranchPlugin_branch_src2[2] .INIT="0x7070";
  LUT4 \execute_BranchPlugin_branch_src2[1]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.C(dsp_join_kb_9[1]),
	.D(GND_0),
	.Z(dsp_join_kb_20_1)
);
defparam \execute_BranchPlugin_branch_src2[1] .INIT="0xF8F8";
  LUT4 \execute_BranchPlugin_branch_src2[0]  (
	.A(execute_BranchPlugin_branch_src2_sn_m3_i_m2),
	.B(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.C(dsp_join_kb_9[0]),
	.D(GND_0),
	.Z(dsp_join_kb_20_0)
);
defparam \execute_BranchPlugin_branch_src2[0] .INIT="0x7070";
// @48:1239
  LUT4 main_wren0_0_a2_1_RNIQBPB3 (
	.A(N_167),
	.B(iBusWishbone_STB_RNIBI961_1z),
	.C(builder_csr_bankarray_csrbank3_sel_a0_a0_3_4),
	.D(builder_m2_0_a2_2),
	.Z(un1_N_7_mux_i_a0_1)
);
defparam main_wren0_0_a2_1_RNIQBPB3.INIT="0x0080";
// @48:1239
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 (
	.A(main_bus_ack_r_0_o2_RNIONOR1_1z),
	.B(main_bus_ack_r_0_o2_RNILKOR1_1z),
	.C(un1_N_7_mux_i_a0_0),
	.D(un1_N_7_mux_i_a0_1),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8.INIT="0x1000";
// @47:5160
  LUT4 execute_CsrPlugin_csr_834_2_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(N_3978_i),
	.C(dsp_join_kb_4[0]),
	.D(dsp_join_kb_18[5]),
	.Z(execute_CsrPlugin_csr_834_2_1)
);
defparam execute_CsrPlugin_csr_834_2_1_cZ.INIT="0x4000";
// @47:5160
  LUT4 execute_CsrPlugin_csr_834_2 (
	.A(execute_CsrPlugin_csr_834_2_1),
	.B(N_3969_i),
	.C(execute_CsrPlugin_csr_833_2_9),
	.D(dsp_join_kb_6_2[0]),
	.Z(execute_CsrPlugin_csr_834_2_1z)
);
defparam execute_CsrPlugin_csr_834_2.INIT="0x0080";
// @47:2952
  LUT4 IBusCachedPlugin_fetchPc_output_fire_1_4_1_cZ (
	.A(_zz_when_InstructionCache_l342),
	.B(lineLoader_flushPending),
	.C(lineLoader_valid),
	.D(IBusCachedPlugin_fetchPc_booted),
	.Z(IBusCachedPlugin_fetchPc_output_fire_1_4_1)
);
defparam IBusCachedPlugin_fetchPc_output_fire_1_4_1_cZ.INIT="0x0200";
// @47:2952
  LUT4 IBusCachedPlugin_fetchPc_output_fire_1_4_cZ (
	.A(IBusCachedPlugin_fetchPc_output_fire_1_4_1),
	.B(when_CsrPlugin_l1019_1z),
	.C(when_CsrPlugin_l1064),
	.D(dsp_split_kb_29),
	.Z(IBusCachedPlugin_fetchPc_output_fire_1_4)
);
defparam IBusCachedPlugin_fetchPc_output_fire_1_4_cZ.INIT="0x0200";
// @48:636
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_1_cZ (
	.A(un1_main_basesoc_uart_tx_fifo_level0),
	.B(un1_main_basesoc_uart_tx_fifo_level0_0[1]),
	.C(un1_main_basesoc_uart_tx_fifo_level0_0[2]),
	.D(un1_main_basesoc_uart_tx_fifo_level0_0[3]),
	.Z(main_basesoc_uart_tx_fifo_syncfifo_re_1)
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_1_cZ.INIT="0x0001";
// @48:636
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re (
	.A(main_basesoc_uart_tx_fifo_syncfifo_re_1),
	.B(builder_basesoc_rs232phytx_next_state_0_sqmuxa_1),
	.C(main_basesoc_uart_tx_fifo_readable),
	.D(un1_main_basesoc_uart_tx_fifo_level0_0[4]),
	.Z(main_basesoc_uart_tx_fifo_syncfifo_re_1z)
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re.INIT="0xCF45";
// @48:1683
  LUT4 \io_cpu_fetch_data_regNextWhen_RNI8FFP[1]  (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
	.B(IBusCachedPlugin_decodeExceptionPort_valid_1z),
	.C(decode_to_execute_INSTRUCTION_1),
	.D(when_CsrPlugin_l1144),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_29_157_1)
);
defparam \io_cpu_fetch_data_regNextWhen_RNI8FFP[1] .INIT="0x0FDD";
// @48:1683
  LUT4 DBusCachedPlugin_exceptionBus_valid_RNIUK6B1 (
	.A(BranchPlugin_branchExceptionPort_valid_1z),
	.B(DBusCachedPlugin_exceptionBus_valid_1z),
	.C(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_29_157_1),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.Z(DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z)
);
defparam DBusCachedPlugin_exceptionBus_valid_RNIUK6B1.INIT="0xEF23";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[4]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[4]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_7[1]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[4])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[4] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[4]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_1_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[4]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[4]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_5209)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[4] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[3]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[3]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_7[0]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[3])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[3] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[3]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_1_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[3]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[3]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1003)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[3] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[6]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[6]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_7[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[6])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[6] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[6]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_3_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[6]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[6]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1006)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[6] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[8]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[8]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_7[5]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[8])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[8] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[8]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_5_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[8]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[8]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_5210)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[8] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[9]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[9]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_8[1]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[9])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[9] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[9]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_7_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[9]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[9]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1009)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[9] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[11]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[11]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_8[3]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[11])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[11] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[11]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_9_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[11]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[11]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1011)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[11] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[2]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[2]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_8[0]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[2])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[2] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[2]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_0_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[2]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[2]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(dsp_split_kb_38)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[2] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[5]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[5]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_7[2]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[5])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[5] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[5]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_3_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[5]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[5]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1005)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[5] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[10]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[10]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_8[2]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[10])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[10] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[10]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_7_0_S1),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[10]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[10]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1010)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[10] .INIT="0xFBF3";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[7]  (
	.A(IBusCachedPlugin_fetchPc_pc_0_sqmuxa),
	.B(IBusCachedPlugin_predictionJumpInterface_payload[7]),
	.C(_zz_IBusCachedPlugin_jump_pcLoad_payload_1[3]),
	.D(dsp_join_kb_7[4]),
	.Z(IBusCachedPlugin_fetchPc_pc_6_iv_1[7])
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv_1_cZ[7] .INIT="0x153F";
// @47:2969
  LUT4 \IBusCachedPlugin_fetchPc_pc_6_iv[7]  (
	.A(IBusCachedPlugin_fetchPc_pc_cry_5_0_S0),
	.B(IBusCachedPlugin_fetchPc_pc_6_iv_1[7]),
	.C(IBusCachedPlugin_fetchPc_pc_6_iv_2[7]),
	.D(IBusCachedPlugin_fetchPc_pc_1_sqmuxa),
	.Z(N_1007)
);
defparam \IBusCachedPlugin_fetchPc_pc_6_iv[7] .INIT="0xFBF3";
  LUT4 \_zz_execute_SRC2_5_3_0_1_cZ[0]  (
	.A(N_717),
	.B(decode_to_execute_INSTRUCTION_fast_8),
	.C(decode_to_execute_SRC2_CTRL_fast[0]),
	.D(GND_0),
	.Z(_zz_execute_SRC2_5_3_0_1[0])
);
defparam \_zz_execute_SRC2_5_3_0_1_cZ[0] .INIT="0x3535";
  LUT4 \_zz_execute_SRC2_5_3_0[0]  (
	.A(_zz_execute_SRC2_5_3_0_1[0]),
	.B(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(decode_to_execute_SRC2_CTRL_fast[1]),
	.Z(_zz_execute_SRC2_5_0)
);
defparam \_zz_execute_SRC2_5_3_0[0] .INIT="0x0C55";
  LUT4 \_zz_execute_SRC2_5_3_0_1_cZ[1]  (
	.A(N_718),
	.B(decode_to_execute_INSTRUCTION_0_mod_0_fast_0),
	.C(decode_to_execute_SRC2_CTRL_fast[0]),
	.D(GND_0),
	.Z(_zz_execute_SRC2_5_3_0_1[1])
);
defparam \_zz_execute_SRC2_5_3_0_1_cZ[1] .INIT="0x3535";
  LUT4 \_zz_execute_SRC2_5_3_0[1]  (
	.A(_zz_execute_SRC2_5_3_0_1[1]),
	.B(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.C(decode_to_execute_SRC2_CTRL_0_rep1),
	.D(decode_to_execute_SRC2_CTRL_fast[1]),
	.Z(_zz_execute_SRC2_5_1)
);
defparam \_zz_execute_SRC2_5_3_0[1] .INIT="0x0C55";
// @47:2450
  LUT4 execute_BRANCH_DO_1_cZ (
	.A(_zz_execute_BRANCH_COND_RESULT_1_u_s),
	.B(_zz_execute_BRANCH_COND_RESULT_1_u_am),
	.C(_zz_execute_BranchPlugin_missAlignedTarget_6),
	.D(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.Z(execute_BRANCH_DO_1)
);
defparam execute_BRANCH_DO_1_cZ.INIT="0x0E11";
// @47:2450
  LUT4 execute_BRANCH_DO (
	.A(_zz_execute_BRANCH_COND_RESULT_1_u_s),
	.B(_zz_execute_BRANCH_COND_RESULT_1_u_bm),
	.C(execute_BRANCH_DO_1),
	.D(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.Z(execute_BRANCH_DO_1z)
);
defparam execute_BRANCH_DO.INIT="0x2F8D";
  LUT4 \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1_cZ[0]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.B(main_basesoc_scratch_storage[0]),
	.C(un1_main_basesoc_bus_errors_1_0[0]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[0])
);
defparam \builder_csr_bankarray_interface0_bank_bus_dat_r_6_1_cZ[0] .INIT="0x1B1B";
  LUT4 builder_csr_bankarray_csrbank0_sel_1_RNIVAVD3 (
	.A(builder_csr_bankarray_csrbank0_sel_1_RNIV9CB1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r_6_1[0]),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_N_7_mux),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6[0])
);
defparam builder_csr_bankarray_csrbank0_sel_1_RNIVAVD3.INIT="0xA3A3";
// @48:1337
  LUT4 builder_csr_bankarray_csrbank0_sel_1_RNISM191 (
	.A(builder_csr_bankarray_csrbank0_sel_1_1z),
	.B(builder_csr_bankarray_csrbank0_sel_2),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso)
);
defparam builder_csr_bankarray_csrbank0_sel_1_RNISM191.INIT="0x777F";
  LUT4 iBusWishbone_STB_RNI43K61 (
	.A(sys_rst),
	.B(builder_grant_fast),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_ibus_cyc),
	.Z(N_1210_i_fast)
);
defparam iBusWishbone_STB_RNI43K61.INIT="0x4054";
  LUT4 iBusWishbone_STB_RNIEAT31 (
	.A(sys_rst),
	.B(builder_grant_rep1),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_ibus_cyc),
	.Z(N_1210_i_rep1)
);
defparam iBusWishbone_STB_RNIEAT31.INIT="0x4054";
  LUT4 iBusWishbone_STB_RNIFAT31 (
	.A(sys_rst),
	.B(builder_grant_rep2),
	.C(main_basesoc_dbus_cyc),
	.D(main_basesoc_ibus_cyc),
	.Z(N_1210_i_rep2)
);
defparam iBusWishbone_STB_RNIFAT31.INIT="0x4054";
// @47:1516
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_fast (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(N_3960_fast)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_fast.INIT="0xAABA";
// @47:1516
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_rep1 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(N_3960_rep1)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_rep1.INIT="0xAABA";
// @47:1516
  LUT4 un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_rep2 (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(N_3960_rep2)
);
defparam un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_rep2.INIT="0xAABA";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_1_cZ[0]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.B(decode_to_execute_SRC2_CTRL_0_rep1),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_execute_SrcPlugin_addSub_3_1[0])
);
defparam \_zz_execute_SrcPlugin_addSub_3_1_cZ[0] .INIT="0x2222";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_1_cZ[1]  (
	.A(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.B(decode_to_execute_SRC2_CTRL_0_rep1),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_execute_SrcPlugin_addSub_3_1[1])
);
defparam \_zz_execute_SrcPlugin_addSub_3_1_cZ[1] .INIT="0x2222";
// @48:1176
  LUT4 main_bus_ack_r_0_o2_1_cZ (
	.A(main_basesoc_ibus_adr_0),
	.B(main_basesoc_ibus_adr_1),
	.C(main_basesoc_ibus_adr_2),
	.D(GND_0),
	.Z(main_bus_ack_r_0_o2_1)
);
defparam main_bus_ack_r_0_o2_1_cZ.INIT="0x0101";
// @48:1176
  LUT4 main_bus_ack_r_0_o2 (
	.A(main_bus_ack_r_0_o2_1),
	.B(IBusCachedPlugin_cache_io_mem_cmd_valid),
	.C(builder_grant_rep2),
	.D(main_basesoc_dbus_cyc),
	.Z(N_1212)
);
defparam main_bus_ack_r_0_o2.INIT="0xFD0D";
// @48:1420
  LUT4 \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_cZ[0]  (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1),
	.B(builder_csr_bankarray_csrbank3_sel),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.D(main_basesoc_uart_rx_fifo_readable),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2[0])
);
defparam \builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_cZ[0] .INIT="0x55D5";
// @48:1420
  LUT4 builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_cZ (
	.A(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_m_0),
	.B(builder_csr_bankarray_csrbank3_sel),
	.C(builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa),
	.D(main_basesoc_uart_tx_pending),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1)
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_11_iv_2_N_2L1_cZ.INIT="0x0777";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0_s_1_sx_cZ[2]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[14]),
	.C(main_basesoc_ibus_adr[14]),
	.D(GND_0),
	.Z(builder_slave_sel_r_r_0_a2_0_s_1_sx[2])
);
defparam \builder_slave_sel_r_r_0_a2_0_s_1_sx_cZ[2] .INIT="0xD8D8";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0_s_1_cZ[2]  (
	.A(builder_slave_sel_r_r_0_a2_0_s_1_sx[2]),
	.B(builder_grant_rep1),
	.C(main_basesoc_dbus_adr[28]),
	.D(main_basesoc_ibus_adr[28]),
	.Z(builder_slave_sel_r_r_0_a2_0_s_1[2])
);
defparam \builder_slave_sel_r_r_0_a2_0_s_1_cZ[2] .INIT="0x5140";
// @48:703
  LUT4 main_wren0_0_a2_1 (
	.A(builder_slave_sel_2_0_a2_0_7[0]),
	.B(builder_slave_sel_2_0_a2_0_8_0),
	.C(builder_array_muxed0_Z[26]),
	.D(GND_0),
	.Z(N_167)
);
defparam main_wren0_0_a2_1.INIT="0x8080";
// @48:766
  LUT4 \builder_slave_sel_2_0_a2_0_7_x_cZ[0]  (
	.A(builder_array_muxed0_Z[19]),
	.B(builder_array_muxed0_Z[20]),
	.C(builder_array_muxed0_Z[21]),
	.D(GND_0),
	.Z(builder_slave_sel_2_0_a2_0_7_x[0])
);
defparam \builder_slave_sel_2_0_a2_0_7_x_cZ[0] .INIT="0x0101";
// @48:703
  LUT4 main_wren0_0_a2_1_0 (
	.A(builder_slave_sel_2_0_a2_0_7_x[0]),
	.B(builder_array_muxed0_Z[18]),
	.C(builder_array_muxed0_Z[26]),
	.D(GND_0),
	.Z(main_wren0_0_a2_1_0_1z)
);
defparam main_wren0_0_a2_1_0.INIT="0x2020";
// @47:4564
  LUT4 iBusWishbone_STB_sx_cZ (
	.A(lineLoader_cmdSent),
	.B(lineLoader_valid),
	.C(main_basesoc_ibus_adr_0),
	.D(main_basesoc_ibus_adr_2),
	.Z(iBusWishbone_STB_sx)
);
defparam iBusWishbone_STB_sx_cZ.INIT="0xFFF4";
// @47:4564
  LUT4 iBusWishbone_STB (
	.A(iBusWishbone_STB_sx),
	.B(main_basesoc_ibus_adr_1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_ibus_cyc)
);
defparam iBusWishbone_STB.INIT="0xEEEE";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_x0_cZ[6]  (
	.A(decode_to_execute_INSTRUCTION_26),
	.B(decode_to_execute_SRC2_CTRL_0_rep1),
	.C(decode_to_execute_SRC2_CTRL_fast[1]),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3_x0[6])
);
defparam \_zz_execute_SrcPlugin_addSub_3_x0_cZ[6] .INIT="0xD728";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0_s_0_x_cZ[2]  (
	.A(builder_grant_rep1),
	.B(main_basesoc_dbus_adr[27]),
	.C(main_basesoc_ibus_adr[27]),
	.D(GND_0),
	.Z(builder_slave_sel_r_r_0_a2_0_s_0_x[2])
);
defparam \builder_slave_sel_r_r_0_a2_0_s_0_x_cZ[2] .INIT="0xD8D8";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0_s[2]  (
	.A(builder_slave_sel_r_r_0_a2_0_s_0_x[2]),
	.B(builder_slave_sel_r_r_0_a2_0_s_1[2]),
	.C(builder_array_muxed0_Z[29]),
	.D(GND_0),
	.Z(builder_slave_sel_r_r_0_a2_0_out)
);
defparam \builder_slave_sel_r_r_0_a2_0_s[2] .INIT="0x8080";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0_s_0_sx_cZ[2]  (
	.A(builder_grant_fast),
	.B(main_basesoc_dbus_adr[29]),
	.C(main_basesoc_ibus_adr[29]),
	.D(GND_0),
	.Z(builder_slave_sel_r_r_0_a2_0_s_0_sx[2])
);
defparam \builder_slave_sel_r_r_0_a2_0_s_0_sx_cZ[2] .INIT="0x2727";
// @48:1176
  LUT4 \builder_slave_sel_r_r_0_a2_0_s_0_cZ[2]  (
	.A(builder_slave_sel_r_r_0_a2_0_s_0_sx[2]),
	.B(builder_grant_rep1),
	.C(main_basesoc_dbus_adr[27]),
	.D(main_basesoc_ibus_adr[27]),
	.Z(builder_slave_sel_r_r_0_a2_0_s_0[2])
);
defparam \builder_slave_sel_r_r_0_a2_0_s_0_cZ[2] .INIT="0x5140";
// @48:741
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2dup_x_cZ (
	.A(builder_slave_sel_2_0_a2_0_8_0),
	.B(builder_slave_sel_r_r_0_a2_0_out),
	.C(main_wren0_0_a2_1_0_1z),
	.D(GND_0),
	.Z(builder_basesoc_next_state_0_sqmuxa_0_a2dup_x)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2dup_x_cZ.INIT="0x8080";
// @48:1461
  LUT4 builder_basesoc_next_state_0_sqmuxa_0_a2dup_x_RNI76AP3 (
	.A(iBusWishbone_STB_RNIBI961_1z),
	.B(main_bus_ack_r_0_o2_RNILKOR1_1z),
	.C(builder_basesoc_next_state_0_sqmuxa_0_a2dup_x),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3)
);
defparam builder_basesoc_next_state_0_sqmuxa_0_a2dup_x_RNI76AP3.INIT="0x7F5F";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[0]  (
	.A(_zz_execute_SrcPlugin_addSub_3_1[0]),
	.B(_zz_execute_SrcPlugin_addSub_3_N_2L1),
	.C(decode_to_execute_SRC2_CTRL_fast[1]),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[0])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[0] .INIT="0x5CA3";
// @47:1387
  LUT4 _zz_execute_SrcPlugin_addSub_3_N_2L1_cZ (
	.A(N_717),
	.B(decode_to_execute_INSTRUCTION_fast_8),
	.C(decode_to_execute_SRC2_CTRL_fast[0]),
	.D(GND_0),
	.Z(_zz_execute_SrcPlugin_addSub_3_N_2L1)
);
defparam _zz_execute_SrcPlugin_addSub_3_N_2L1_cZ.INIT="0x3535";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_1_cZ[6]  (
	.A(decode_to_execute_INSTRUCTION_26),
	.B(decode_to_execute_SRC2_CTRL_0_rep1),
	.C(decode_to_execute_SRC2_CTRL_fast[1]),
	.D(GND_0),
	.Z(_zz_execute_SrcPlugin_addSub_3_1[6])
);
defparam \_zz_execute_SrcPlugin_addSub_3_1_cZ[6] .INIT="0x1414";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[6]  (
	.A(_zz_execute_SrcPlugin_addSub_3_x0[6]),
	.B(_zz_execute_SrcPlugin_addSub_3_1[6]),
	.C(N_1127),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[6])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[6] .INIT="0xCA3A";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[1]  (
	.A(_zz_execute_SrcPlugin_addSub_3_1[1]),
	.B(_zz_execute_SrcPlugin_addSub_3_N_2L1_0),
	.C(decode_to_execute_SRC2_CTRL_fast[1]),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3[1])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[1] .INIT="0x5CA3";
// @47:1387
  LUT4 _zz_execute_SrcPlugin_addSub_3_N_2L1_0_cZ (
	.A(N_718),
	.B(decode_to_execute_INSTRUCTION_0_mod_0_fast_0),
	.C(decode_to_execute_SRC2_CTRL_fast[0]),
	.D(GND_0),
	.Z(_zz_execute_SrcPlugin_addSub_3_N_2L1_0)
);
defparam _zz_execute_SrcPlugin_addSub_3_N_2L1_0_cZ.INIT="0x3535";
// @47:4852
  LUT4 HazardSimplePlugin_src0Hazard_0_sqmuxa_cZ (
	.A(when_HazardSimplePlugin_l48_1_NE),
	.B(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
	.C(memory_arbitration_isValid),
	.D(execute_to_memory_REGFILE_WRITE_VALID),
	.Z(HazardSimplePlugin_src0Hazard_0_sqmuxa)
);
defparam HazardSimplePlugin_src0Hazard_0_sqmuxa_cZ.INIT="0x1000";
// @47:4852
  LUT4 HazardSimplePlugin_src1Hazard_0_sqmuxa_cZ (
	.A(when_HazardSimplePlugin_l51_1_NE),
	.B(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
	.C(memory_arbitration_isValid),
	.D(execute_to_memory_REGFILE_WRITE_VALID),
	.Z(HazardSimplePlugin_src1Hazard_0_sqmuxa)
);
defparam HazardSimplePlugin_src1Hazard_0_sqmuxa_cZ.INIT="0x1000";
  LUT4 \_zz_execute_SRC1_0_iv_RNIA8721_0[12]  (
	.A(_zz_execute_SRC1[19]),
	.B(_zz_execute_SRC1[12]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[19])
);
defparam \_zz_execute_SRC1_0_iv_RNIA8721_0[12] .INIT="0xACAA";
  LUT4 \_zz_execute_SRC1_0_iv_RNIB6KU_0[20]  (
	.A(_zz_execute_SRC1[20]),
	.B(_zz_execute_SRC1[11]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[20])
);
defparam \_zz_execute_SRC1_0_iv_RNIB6KU_0[20] .INIT="0xACAA";
  LUT4 \_zz_execute_SRC1_0_iv_RNI96KU[21]  (
	.A(_zz_execute_SRC1[21]),
	.B(_zz_execute_SRC1[10]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[21])
);
defparam \_zz_execute_SRC1_0_iv_RNI96KU[21] .INIT="0xACAA";
  LUT4 \_zz_execute_SRC1_0_iv_RNI22S01_0[22]  (
	.A(_zz_execute_SRC1[22]),
	.B(_zz_execute_SRC1[9]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[22])
);
defparam \_zz_execute_SRC1_0_iv_RNI22S01_0[22] .INIT="0xACAA";
  LUT4 \_zz_execute_SRC1_0_iv_RNIFO3O_0[13]  (
	.A(_zz_execute_SRC1[18]),
	.B(_zz_execute_SRC1[13]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[18])
);
defparam \_zz_execute_SRC1_0_iv_RNIFO3O_0[13] .INIT="0xACAA";
  LUT4 when_DBusCachedPlugin_l458_537 (
	.A(dataCache_1_io_cpu_writeBack_accessError),
	.B(stageB_unaligned),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(when_DBusCachedPlugin_l458_537_1z)
);
defparam when_DBusCachedPlugin_l458_537.INIT="0x1000";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[2]  (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_889),
	.D(N_856),
	.Z(lastStageRegFileWrite_payload_data[2])
);
defparam \lastStageRegFileWrite_payload_data_cZ[2] .INIT="0x5410";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[3]  (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_890),
	.D(N_857),
	.Z(lastStageRegFileWrite_payload_data[3])
);
defparam \lastStageRegFileWrite_payload_data_cZ[3] .INIT="0x5410";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[4]  (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_4151_mux),
	.D(N_858),
	.Z(lastStageRegFileWrite_payload_data[4])
);
defparam \lastStageRegFileWrite_payload_data_cZ[4] .INIT="0x5410";
// @47:3520
  LUT4 \lastStageRegFileWrite_payload_data_cZ[5]  (
	.A(_zz_7),
	.B(when_MulPlugin_l147_1z),
	.C(N_892),
	.D(N_859),
	.Z(lastStageRegFileWrite_payload_data[5])
);
defparam \lastStageRegFileWrite_payload_data_cZ[5] .INIT="0x5410";
// @47:5166
  LUT4 execute_CsrPlugin_csr_3008_2_0_a4 (
	.A(dsp_join_kb_18[9]),
	.B(N_3978_i),
	.C(execute_CsrPlugin_csr_768_2_8),
	.D(execute_CsrPlugin_csr_3264_2_0_a2_0_2),
	.Z(execute_CsrPlugin_csr_3008_2)
);
defparam execute_CsrPlugin_csr_3008_2_0_a4.INIT="0x4000";
// @47:5169
  LUT4 execute_CsrPlugin_csr_4032_2_0_a4 (
	.A(dsp_join_kb_18[9]),
	.B(N_3978_i),
	.C(execute_CsrPlugin_csr_768_2_8),
	.D(execute_CsrPlugin_csr_3264_2_0_a2_0_2),
	.Z(execute_CsrPlugin_csr_4032_2)
);
defparam execute_CsrPlugin_csr_4032_2_0_a4.INIT="0x8000";
  LUT4 builder_wait_0_a2_RNIIMH51 (
	.A(builder_count_1_2_13),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_124_i)
);
defparam builder_wait_0_a2_RNIIMH51.INIT="0xFBFB";
  LUT4 builder_wait_0_a2_RNIBK811 (
	.A(builder_count_1_2_12),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_123_i)
);
defparam builder_wait_0_a2_RNIBK811.INIT="0xFBFB";
  LUT4 builder_wait_0_a2_RNIBK811_0 (
	.A(builder_count_1_2_11),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_1218_i)
);
defparam builder_wait_0_a2_RNIBK811_0.INIT="0xFBFB";
  LUT4 builder_wait_0_a2_RNI9G611 (
	.A(builder_count_1_2_10),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_121_i)
);
defparam builder_wait_0_a2_RNI9G611.INIT="0xFBFB";
  LUT4 builder_wait_0_a2_RNI7C411 (
	.A(builder_count_1_2_8),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_120_i)
);
defparam builder_wait_0_a2_RNI7C411.INIT="0xFBFB";
  LUT4 builder_wait_0_a2_RNISON61 (
	.A(builder_count_1_2_3),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_1219_i)
);
defparam builder_wait_0_a2_RNISON61.INIT="0xFBFB";
  LUT4 builder_wait_0_a2_RNIOGJ61 (
	.A(builder_count_1_2_0),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(N_137_i)
);
defparam builder_wait_0_a2_RNIOGJ61.INIT="0xFBFB";
// @47:6231
  CCU2 un2_fetchStage_hit_hits_0_0_I_9_0 (
	.A0(un2_fetchStage_hit_hits_0_0_I_9_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_fetchStage_hit_hits_0_0_data_tmp[8]),
	.COUT(un2_fetchStage_hit_hits_0_0_I_9_0_COUT),
	.S0(un2_fetchStage_hit_hits_0_0_I_9_0_S0),
	.S1(un2_fetchStage_hit_hits_0_0_I_9_0_S1)
);
defparam un2_fetchStage_hit_hits_0_0_I_9_0.INIT0="A033";
defparam un2_fetchStage_hit_hits_0_0_I_9_0.INIT1="5033";
defparam un2_fetchStage_hit_hits_0_0_I_9_0.INJECT="NO";
// @47:6231
  CCU2 un2_fetchStage_hit_hits_0_0_I_27_0 (
	.A0(un2_fetchStage_hit_hits_0_0_I_27_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_fetchStage_hit_hits_0_0_I_27_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_fetchStage_hit_hits_0_0_data_tmp[6]),
	.COUT(un2_fetchStage_hit_hits_0_0_data_tmp[8]),
	.S0(un2_fetchStage_hit_hits_0_0_I_27_0_S0),
	.S1(un2_fetchStage_hit_hits_0_0_I_27_0_S1)
);
defparam un2_fetchStage_hit_hits_0_0_I_27_0.INIT0="A033";
defparam un2_fetchStage_hit_hits_0_0_I_27_0.INIT1="A033";
defparam un2_fetchStage_hit_hits_0_0_I_27_0.INJECT="NO";
// @47:6231
  CCU2 un2_fetchStage_hit_hits_0_0_I_15_0 (
	.A0(un2_fetchStage_hit_hits_0_0_I_15_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_fetchStage_hit_hits_0_0_I_15_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_fetchStage_hit_hits_0_0_data_tmp[4]),
	.COUT(un2_fetchStage_hit_hits_0_0_data_tmp[6]),
	.S0(un2_fetchStage_hit_hits_0_0_I_15_0_S0),
	.S1(un2_fetchStage_hit_hits_0_0_I_15_0_S1)
);
defparam un2_fetchStage_hit_hits_0_0_I_15_0.INIT0="A033";
defparam un2_fetchStage_hit_hits_0_0_I_15_0.INIT1="A033";
defparam un2_fetchStage_hit_hits_0_0_I_15_0.INJECT="NO";
// @47:6231
  CCU2 un2_fetchStage_hit_hits_0_0_I_51_0 (
	.A0(un2_fetchStage_hit_hits_0_0_I_51_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_fetchStage_hit_hits_0_0_I_51_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_fetchStage_hit_hits_0_0_data_tmp[2]),
	.COUT(un2_fetchStage_hit_hits_0_0_data_tmp[4]),
	.S0(un2_fetchStage_hit_hits_0_0_I_51_0_S0),
	.S1(un2_fetchStage_hit_hits_0_0_I_51_0_S1)
);
defparam un2_fetchStage_hit_hits_0_0_I_51_0.INIT0="A033";
defparam un2_fetchStage_hit_hits_0_0_I_51_0.INIT1="A033";
defparam un2_fetchStage_hit_hits_0_0_I_51_0.INJECT="NO";
// @47:6231
  CCU2 un2_fetchStage_hit_hits_0_0_I_39_0 (
	.A0(un2_fetchStage_hit_hits_0_0_I_39_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_fetchStage_hit_hits_0_0_I_39_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_fetchStage_hit_hits_0_0_data_tmp[0]),
	.COUT(un2_fetchStage_hit_hits_0_0_data_tmp[2]),
	.S0(un2_fetchStage_hit_hits_0_0_I_39_0_S0),
	.S1(un2_fetchStage_hit_hits_0_0_I_39_0_S1)
);
defparam un2_fetchStage_hit_hits_0_0_I_39_0.INIT0="A033";
defparam un2_fetchStage_hit_hits_0_0_I_39_0.INIT1="A033";
defparam un2_fetchStage_hit_hits_0_0_I_39_0.INJECT="NO";
  CCU2 un2_fetchStage_hit_hits_0_0_I_1_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_fetchStage_hit_hits_0_0_I_1_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un2_fetchStage_hit_hits_0_0_data_tmp[0]),
	.S0(un2_fetchStage_hit_hits_0_0_I_1_0_S0),
	.S1(un2_fetchStage_hit_hits_0_0_I_1_0_S1)
);
defparam un2_fetchStage_hit_hits_0_0_I_1_0.INIT0="50CC";
defparam un2_fetchStage_hit_hits_0_0_I_1_0.INIT1="A033";
defparam un2_fetchStage_hit_hits_0_0_I_1_0.INJECT="NO";
// @47:6291
  CCU2 un1_lineLoader_flushCounter_1_s_7_0 (
	.A0(dsp_split_kb_29),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_lineLoader_flushCounter_1_cry_6),
	.COUT(un1_lineLoader_flushCounter_1_s_7_0_COUT),
	.S0(un1_lineLoader_flushCounter_1[7]),
	.S1(un1_lineLoader_flushCounter_1_s_7_0_S1)
);
defparam un1_lineLoader_flushCounter_1_s_7_0.INIT0="A033";
defparam un1_lineLoader_flushCounter_1_s_7_0.INIT1="5033";
defparam un1_lineLoader_flushCounter_1_s_7_0.INJECT="NO";
// @47:6291
  CCU2 un1_lineLoader_flushCounter_1_cry_5_0 (
	.A0(un1_lineLoader_flushCounter_1_0[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_lineLoader_flushCounter_1_0[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_lineLoader_flushCounter_1_cry_4),
	.COUT(un1_lineLoader_flushCounter_1_cry_6),
	.S0(un1_lineLoader_flushCounter_1[5]),
	.S1(un1_lineLoader_flushCounter_1[6])
);
defparam un1_lineLoader_flushCounter_1_cry_5_0.INIT0="A033";
defparam un1_lineLoader_flushCounter_1_cry_5_0.INIT1="A033";
defparam un1_lineLoader_flushCounter_1_cry_5_0.INJECT="NO";
// @47:6291
  CCU2 un1_lineLoader_flushCounter_1_cry_3_0 (
	.A0(un1_lineLoader_flushCounter_1_0[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_lineLoader_flushCounter_1_0[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_lineLoader_flushCounter_1_cry_2),
	.COUT(un1_lineLoader_flushCounter_1_cry_4),
	.S0(un1_lineLoader_flushCounter_1[3]),
	.S1(un1_lineLoader_flushCounter_1[4])
);
defparam un1_lineLoader_flushCounter_1_cry_3_0.INIT0="A033";
defparam un1_lineLoader_flushCounter_1_cry_3_0.INIT1="A033";
defparam un1_lineLoader_flushCounter_1_cry_3_0.INJECT="NO";
// @47:6291
  CCU2 un1_lineLoader_flushCounter_1_cry_1_0 (
	.A0(un1_lineLoader_flushCounter_1_0[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_lineLoader_flushCounter_1_0[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_lineLoader_flushCounter_1_cry_0),
	.COUT(un1_lineLoader_flushCounter_1_cry_2),
	.S0(un1_lineLoader_flushCounter_1[1]),
	.S1(un1_lineLoader_flushCounter_1[2])
);
defparam un1_lineLoader_flushCounter_1_cry_1_0.INIT0="A033";
defparam un1_lineLoader_flushCounter_1_cry_1_0.INIT1="A033";
defparam un1_lineLoader_flushCounter_1_cry_1_0.INJECT="NO";
  CCU2 un1_lineLoader_flushCounter_1_cry_0_0 (
	.A0(VCC),
	.B0(dsp_split_kb_29_i),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_lineLoader_flushCounter_1_0[0]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un1_lineLoader_flushCounter_1_cry_0),
	.S0(un1_lineLoader_flushCounter_1_cry_0_0_S0),
	.S1(un1_lineLoader_flushCounter_1[0])
);
defparam un1_lineLoader_flushCounter_1_cry_0_0.INIT0="50CC";
defparam un1_lineLoader_flushCounter_1_cry_0_0.INIT1="A033";
defparam un1_lineLoader_flushCounter_1_cry_0_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_s_31_0 (
	.A0(main_basesoc_timer_value_7_1_i[31]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_30),
	.COUT(main_basesoc_timer_value_7_0_0_s_31_0_COUT),
	.S0(main_basesoc_timer_value_7_0_0_s_31_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_s_31_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_s_31_0.INIT0="A033";
defparam main_basesoc_timer_value_7_0_0_s_31_0.INIT1="5033";
defparam main_basesoc_timer_value_7_0_0_s_31_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_29_0 (
	.A0(main_basesoc_timer_value_7_1[29]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[30]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_28),
	.COUT(main_basesoc_timer_value_7_0_0_cry_30),
	.S0(main_basesoc_timer_value_7_0_0_cry_29_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_29_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_29_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_29_0.INIT1="50FF";
defparam main_basesoc_timer_value_7_0_0_cry_29_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_27_0 (
	.A0(main_basesoc_timer_value_7_1[27]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[28]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_26),
	.COUT(main_basesoc_timer_value_7_0_0_cry_28),
	.S0(main_basesoc_timer_value_7_0_0_cry_27_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_27_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_27_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_27_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_27_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_25_0 (
	.A0(main_basesoc_timer_value_7_1[25]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[26]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_24),
	.COUT(main_basesoc_timer_value_7_0_0_cry_26),
	.S0(main_basesoc_timer_value_7_0_0_cry_25_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_25_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_25_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_25_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_25_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_23_0 (
	.A0(main_basesoc_timer_value_7_1[23]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[24]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_22),
	.COUT(main_basesoc_timer_value_7_0_0_cry_24),
	.S0(main_basesoc_timer_value_7_0_0_cry_23_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_23_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_23_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_23_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_23_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_21_0 (
	.A0(main_basesoc_timer_value_7_1[21]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[22]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_20),
	.COUT(main_basesoc_timer_value_7_0_0_cry_22),
	.S0(main_basesoc_timer_value_7_0_0_cry_21_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_21_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_21_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_21_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_21_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_19_0 (
	.A0(main_basesoc_timer_value_7_1[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_18),
	.COUT(main_basesoc_timer_value_7_0_0_cry_20),
	.S0(main_basesoc_timer_value_7_0_0_cry_19_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_19_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_19_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_19_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_19_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_17_0 (
	.A0(main_basesoc_timer_value_7_1[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_16),
	.COUT(main_basesoc_timer_value_7_0_0_cry_18),
	.S0(main_basesoc_timer_value_7_0_0_cry_17_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_17_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_17_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_17_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_17_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_15_0 (
	.A0(main_basesoc_timer_value_7_1[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_14),
	.COUT(main_basesoc_timer_value_7_0_0_cry_16),
	.S0(main_basesoc_timer_value_7_0_0_cry_15_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_15_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_15_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_15_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_15_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_13_0 (
	.A0(main_basesoc_timer_value_7_1[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_12),
	.COUT(main_basesoc_timer_value_7_0_0_cry_14),
	.S0(main_basesoc_timer_value_7_0_0_cry_13_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_13_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_13_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_13_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_13_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_11_0 (
	.A0(main_basesoc_timer_value_7_1[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_10),
	.COUT(main_basesoc_timer_value_7_0_0_cry_12),
	.S0(main_basesoc_timer_value_7_0_0_cry_11_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_11_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_11_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_11_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_11_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_9_0 (
	.A0(main_basesoc_timer_value_7_1[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_8),
	.COUT(main_basesoc_timer_value_7_0_0_cry_10),
	.S0(main_basesoc_timer_value_7_0_0_cry_9_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_9_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_9_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_9_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_9_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_7_0 (
	.A0(main_basesoc_timer_value_7_1[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_6),
	.COUT(main_basesoc_timer_value_7_0_0_cry_8),
	.S0(main_basesoc_timer_value_7_0_0_cry_7_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_7_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_7_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_7_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_7_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_5_0 (
	.A0(main_basesoc_timer_value_7_1[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_4),
	.COUT(main_basesoc_timer_value_7_0_0_cry_6),
	.S0(main_basesoc_timer_value_7_0_0_cry_5_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_5_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_5_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_5_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_5_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_3_0 (
	.A0(main_basesoc_timer_value_7_1[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_2),
	.COUT(main_basesoc_timer_value_7_0_0_cry_4),
	.S0(main_basesoc_timer_value_7_0_0_cry_3_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_3_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_3_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_3_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_3_0.INJECT="NO";
// @48:1274
  CCU2 main_basesoc_timer_value_7_0_0_cry_1_0 (
	.A0(main_basesoc_timer_value_7_1[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_1[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_basesoc_timer_value_7_0_0_cry_0),
	.COUT(main_basesoc_timer_value_7_0_0_cry_2),
	.S0(main_basesoc_timer_value_7_0_0_cry_1_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_1_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_1_0.INIT0="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_1_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_1_0.INJECT="NO";
  CCU2 main_basesoc_timer_value_7_0_0_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_basesoc_timer_value_7_0_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(main_basesoc_timer_value_7_0_0_cry_0),
	.S0(main_basesoc_timer_value_7_0_0_cry_0_0_S0),
	.S1(main_basesoc_timer_value_7_0_0_cry_0_0_S1)
);
defparam main_basesoc_timer_value_7_0_0_cry_0_0.INIT0="5033";
defparam main_basesoc_timer_value_7_0_0_cry_0_0.INIT1="50AA";
defparam main_basesoc_timer_value_7_0_0_cry_0_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_s_31_0 (
	.A0(_zz_decode_RS2_2_1_s_31_0_RNO),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(dsp_split_kb_72_0[18]),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_30),
	.COUT(_zz_decode_RS2_2_1_s_31_0_COUT),
	.S0(N_885),
	.S1(_zz_decode_RS2_2_1_s_31_0_S1)
);
defparam _zz_decode_RS2_2_1_s_31_0.INIT0="9AAA";
defparam _zz_decode_RS2_2_1_s_31_0.INIT1="5033";
defparam _zz_decode_RS2_2_1_s_31_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_29_0 (
	.A0(dsp_split_kb_72_0[18]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_29_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_29_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_28),
	.COUT(_zz_decode_RS2_2_1_cry_30),
	.S0(N_883),
	.S1(N_884)
);
defparam _zz_decode_RS2_2_1_cry_29_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_29_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_29_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_27_0 (
	.A0(dsp_split_kb_72_0[18]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_27_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_27_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_26),
	.COUT(_zz_decode_RS2_2_1_cry_28),
	.S0(N_881),
	.S1(N_882)
);
defparam _zz_decode_RS2_2_1_cry_27_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_27_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_27_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_25_0 (
	.A0(dsp_split_kb_72_0[18]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_25_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_25_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_24),
	.COUT(_zz_decode_RS2_2_1_cry_26),
	.S0(N_879),
	.S1(N_880)
);
defparam _zz_decode_RS2_2_1_cry_25_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_25_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_25_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_23_0 (
	.A0(dsp_split_kb_72_0[18]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_23_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_23_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_22),
	.COUT(_zz_decode_RS2_2_1_cry_24),
	.S0(N_877),
	.S1(N_878)
);
defparam _zz_decode_RS2_2_1_cry_23_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_23_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_23_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_21_0 (
	.A0(dsp_split_kb_72_0[18]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_21_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_21_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_20),
	.COUT(_zz_decode_RS2_2_1_cry_22),
	.S0(N_875),
	.S1(N_876)
);
defparam _zz_decode_RS2_2_1_cry_21_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_21_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_21_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_19_0 (
	.A0(dsp_split_kb_72_0[18]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_19_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_19_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_18),
	.COUT(_zz_decode_RS2_2_1_cry_20),
	.S0(N_873),
	.S1(N_874)
);
defparam _zz_decode_RS2_2_1_cry_19_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_19_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_19_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_17_0 (
	.A0(dsp_split_kb_72_0[17]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_17_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[18]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_17_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_16),
	.COUT(_zz_decode_RS2_2_1_cry_18),
	.S0(N_871),
	.S1(N_872)
);
defparam _zz_decode_RS2_2_1_cry_17_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_17_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_17_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_15_0 (
	.A0(dsp_split_kb_72_0[15]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_15_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[16]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_15_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_14),
	.COUT(_zz_decode_RS2_2_1_cry_16),
	.S0(N_869),
	.S1(N_870)
);
defparam _zz_decode_RS2_2_1_cry_15_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_15_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_15_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_13_0 (
	.A0(dsp_split_kb_72_0[13]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_13_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[14]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_13_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_12),
	.COUT(_zz_decode_RS2_2_1_cry_14),
	.S0(N_867),
	.S1(N_868)
);
defparam _zz_decode_RS2_2_1_cry_13_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_13_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_13_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_11_0 (
	.A0(dsp_split_kb_72_0[11]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_11_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[12]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_11_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_10),
	.COUT(_zz_decode_RS2_2_1_cry_12),
	.S0(N_865),
	.S1(N_866)
);
defparam _zz_decode_RS2_2_1_cry_11_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_11_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_11_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_9_0 (
	.A0(dsp_split_kb_72_0[9]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_9_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[10]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_9_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_8),
	.COUT(_zz_decode_RS2_2_1_cry_10),
	.S0(N_863),
	.S1(N_864)
);
defparam _zz_decode_RS2_2_1_cry_9_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_9_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_9_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_7_0 (
	.A0(dsp_split_kb_72_0[7]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_7_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[8]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_7_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_6),
	.COUT(_zz_decode_RS2_2_1_cry_8),
	.S0(N_861),
	.S1(N_862)
);
defparam _zz_decode_RS2_2_1_cry_7_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_7_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_7_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_5_0 (
	.A0(dsp_split_kb_72_0[5]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_5_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[6]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_5_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_4),
	.COUT(_zz_decode_RS2_2_1_cry_6),
	.S0(N_859),
	.S1(N_860)
);
defparam _zz_decode_RS2_2_1_cry_5_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_5_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_5_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_3_0 (
	.A0(dsp_split_kb_72_0[3]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_3_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[4]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_3_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_2),
	.COUT(_zz_decode_RS2_2_1_cry_4),
	.S0(N_857),
	.S1(N_858)
);
defparam _zz_decode_RS2_2_1_cry_3_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_3_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_3_0.INJECT="NO";
// @47:4290
  CCU2 _zz_decode_RS2_2_1_cry_1_0 (
	.A0(dsp_split_kb_72_0[1]),
	.B0(_zz_decode_RS2_2_sn_N_2),
	.C0(_zz_decode_RS2_2_1_cry_1_0_RNO),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[2]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_1_RNO_0),
	.D1(VCC),
	.CIN(_zz_decode_RS2_2_1_cry_0),
	.COUT(_zz_decode_RS2_2_1_cry_2),
	.S0(N_855),
	.S1(N_856)
);
defparam _zz_decode_RS2_2_1_cry_1_0.INIT0="D222";
defparam _zz_decode_RS2_2_1_cry_1_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_1_0.INJECT="NO";
  CCU2 _zz_decode_RS2_2_1_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_72_0[0]),
	.B1(_zz_decode_RS2_2_sn_N_2),
	.C1(_zz_decode_RS2_2_1_cry_0_0_RNO),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(_zz_decode_RS2_2_1_cry_0),
	.S0(_zz_decode_RS2_2_1_cry_0_0_S0),
	.S1(_zz_decode_RS2_2_1_cry_0_0_S1)
);
defparam _zz_decode_RS2_2_1_cry_0_0.INIT0="5033";
defparam _zz_decode_RS2_2_1_cry_0_0.INIT1="D222";
defparam _zz_decode_RS2_2_1_cry_0_0.INJECT="NO";
// @47:6134
  PDP16K banks_0_banks_0_0_1 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dBusWishbone_DAT_MISO_regNext[31:18]}),
	.ADW({main_basesoc_ibus_adr[9:3], lineLoader_wordIndex_5[2:0], VCC, VCC, VCC, VCC}),
	.ADR({N_1011, N_1010, N_1009, N_5210, N_1007, N_1006, N_1005, N_5209, N_1003, dsp_split_kb_38, VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(_zz_iBus_rsp_valid),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(decodeStage_hit_error_RNIVE5V_1z),
	.RST(GND_0),
	.DO({banks_0_banks_0_0_1_DO[35:14], dsp_join_kb_5[4], _zz_banks_0_port1[30:25], dsp_join_kb_6[2:0], IBusCachedPlugin_cache_io_cpu_fetch_data[21], dsp_join_kb_6[3], dsp_join_kb_6[11:10]}),
	.ONEBITERR(banks_0_banks_0_0_1_ONEBITERR),
	.TWOBITERR(banks_0_banks_0_0_1_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.IBusCachedPlugin_cache.banks_0[31:0]" ECO_MEM_SIZE="[32,1024]" ECO_MEM_BLOCK_SIZE="[14,1024]" ECO_MEM_BLOCK_POS="[18,0]"  */
;
defparam banks_0_banks_0_0_1.DATA_WIDTH_W="X18";
defparam banks_0_banks_0_0_1.DATA_WIDTH_R="X18";
defparam banks_0_banks_0_0_1.OUTREG="BYPASSED";
defparam banks_0_banks_0_0_1.RESETMODE="SYNC";
defparam banks_0_banks_0_0_1.ASYNC_RST_RELEASE="ASYNC";
// @47:6134
  PDP16K banks_0_banks_0_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dBusWishbone_DAT_MISO_regNext[17:0]}),
	.ADW({main_basesoc_ibus_adr[9:3], lineLoader_wordIndex_5[2:0], VCC, VCC, VCC, VCC}),
	.ADR({N_1011, N_1010, N_1009, N_5210, N_1007, N_1006, N_1005, N_5209, N_1003, dsp_split_kb_38, VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(_zz_iBus_rsp_valid),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(decodeStage_hit_error_RNIVE5V_1z),
	.RST(GND_0),
	.DO({banks_0_banks_0_0_0_DO[35:18], dsp_join_kb_6[9:4], dsp_join_kb_5[2:0], _zz_banks_0_port1[8], dsp_join_kb_5[3], _zz_banks_0_port1[6:0]}),
	.ONEBITERR(banks_0_banks_0_0_0_ONEBITERR),
	.TWOBITERR(banks_0_banks_0_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.IBusCachedPlugin_cache.banks_0[31:0]" ECO_MEM_SIZE="[32,1024]" ECO_MEM_BLOCK_SIZE="[18,1024]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam banks_0_banks_0_0_0.DATA_WIDTH_W="X18";
defparam banks_0_banks_0_0_0.DATA_WIDTH_R="X18";
defparam banks_0_banks_0_0_0.OUTREG="BYPASSED";
defparam banks_0_banks_0_0_0.RESETMODE="SYNC";
defparam banks_0_banks_0_0_0.ASYNC_RST_RELEASE="ASYNC";
// @47:6146
  PDP16K ways_0_tags_ways_0_tags_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, main_basesoc_ibus_adr[29:14], main_basesoc_ibus_adr_13, main_basesoc_ibus_adr[12:11], main_basesoc_ibus_adr_10, GND_0, dsp_split_kb_29}),
	.ADW({GND_0, GND_0, lineLoader_write_tag_0_payload_address[6:0], VCC, VCC, VCC, VCC, VCC}),
	.ADR({GND_0, GND_0, N_1011, N_1010, N_1009, N_5210, N_1007, N_1006, N_1005, VCC, VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(lineLoader_write_tag_0_valid),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(decodeStage_hit_error_RNIVE5V_1z),
	.RST(GND_0),
	.DO({ways_0_tags_ways_0_tags_0_0_DO[35:22], _zz_ways_0_tags_port1[21:0]}),
	.ONEBITERR(ways_0_tags_ways_0_tags_0_0_ONEBITERR),
	.TWOBITERR(ways_0_tags_ways_0_tags_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.IBusCachedPlugin_cache.ways_0_tags[21:0]" ECO_MEM_SIZE="[22,128]" ECO_MEM_BLOCK_SIZE="[22,128]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam ways_0_tags_ways_0_tags_0_0.DATA_WIDTH_W="X36";
defparam ways_0_tags_ways_0_tags_0_0.DATA_WIDTH_R="X36";
defparam ways_0_tags_ways_0_tags_0_0.OUTREG="BYPASSED";
defparam ways_0_tags_ways_0_tags_0_0.RESETMODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0.ASYNC_RST_RELEASE="ASYNC";
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6286
//@47:6248
//@47:6248
//@47:6248
  VLO GND_0_cZ (
	.Z(GND_0)
);
// @48:512
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* InstructionCache */

module DataCache (
  memory_DivPlugin_accumulator_7,
  memory_DivPlugin_div_stage_0_remainderMinusDenominator,
  dataCache_1_io_cpu_writeBack_data_15,
  dataCache_1_io_cpu_writeBack_data_23,
  dataCache_1_io_cpu_writeBack_data_20,
  dataCache_1_io_cpu_writeBack_data_28,
  dataCache_1_io_cpu_writeBack_data_3,
  dataCache_1_io_cpu_writeBack_data_19,
  dataCache_1_io_cpu_writeBack_data_11,
  dataCache_1_io_cpu_writeBack_data_27,
  dataCache_1_io_cpu_writeBack_data_18,
  dataCache_1_io_cpu_writeBack_data_26,
  dataCache_1_io_cpu_writeBack_data_1,
  dataCache_1_io_cpu_writeBack_data_17,
  dataCache_1_io_cpu_writeBack_data_9,
  dataCache_1_io_cpu_writeBack_data_25,
  dataCache_1_io_cpu_writeBack_data_0,
  dataCache_1_io_cpu_writeBack_data_16,
  dataCache_1_io_cpu_writeBack_data_8,
  dataCache_1_io_cpu_writeBack_data_24,
  dataCache_1_io_cpu_writeBack_data_14,
  dataCache_1_io_cpu_writeBack_data_22,
  dataCache_1_io_cpu_writeBack_data_13,
  dataCache_1_io_cpu_writeBack_data_5,
  dataCache_1_io_cpu_writeBack_data_21,
  _zz_memory_DivPlugin_div_result,
  dsp_join_kb_15,
  memory_DivPlugin_rs1,
  dataCache_1_io_mem_cmd_s2mPipe_payload_address_2,
  dataCache_1_io_mem_cmd_s2mPipe_payload_address_1,
  dataCache_1_io_mem_cmd_s2mPipe_payload_address_0,
  dataCache_1_io_mem_cmd_s2mPipe_payload_address_8,
  dataCache_1_io_mem_cmd_rData_address_2,
  dataCache_1_io_mem_cmd_rData_address_1,
  dataCache_1_io_mem_cmd_rData_address_0,
  dataCache_1_io_mem_cmd_rData_address_8,
  dataCache_1_io_mem_cmd_s2mPipe_payload_data_0,
  dataCache_1_io_mem_cmd_rData_data_0,
  _zz_execute_MEMORY_STORE_DATA_RF_16,
  _zz_execute_MEMORY_STORE_DATA_RF_0,
  _zz_execute_MEMORY_STORE_DATA_RF_1,
  _zz_execute_MEMORY_STORE_DATA_RF_2,
  _zz_execute_MEMORY_STORE_DATA_RF_5,
  _zz_execute_MEMORY_STORE_DATA_RF_3,
  _zz_execute_MEMORY_STORE_DATA_RF_8,
  dsp_join_kb_14_8,
  dsp_join_kb_14_0,
  _zz_CsrPlugin_csrMapping_readDataInit_0,
  CsrPlugin_mtval_0,
  memory_DivPlugin_rs2_1_0_0_0,
  execute_RS2_5,
  execute_RS2_6,
  execute_RS2_10,
  execute_RS2_0,
  CsrPlugin_mepc_0,
  decode_to_execute_SRC2_CTRL,
  execute_to_memory_REGFILE_WRITE_DATA,
  memory_DivPlugin_div_result_mod_Q,
  execute_to_memory_SHIFT_RIGHT,
  execute_SrcPlugin_addSub,
  _zz_execute_SrcPlugin_addSub_3_1,
  _zz_execute_SrcPlugin_addSub_3_15,
  _zz_execute_SrcPlugin_addSub_3_0,
  dataCache_1_io_mem_cmd_payload_address,
  dataCache_1_io_mem_cmd_payload_size,
  dsp_join_kb_9_fast_0,
  dsp_join_kb_11,
  execute_RS1_0,
  dataCache_1_io_mem_cmd_s2mPipe_payload_size,
  dataCache_1_io_mem_cmd_rData_size,
  dsp_join_kb_18_0,
  dsp_join_kb_7_0,
  dsp_join_kb_8_0,
  dsp_join_kb_4_0,
  _zz_decode_RS2_1,
  execute_to_memory_SHIFT_RIGHT_m_0_0,
  execute_to_memory_SHIFT_RIGHT_m_0_4,
  execute_to_memory_SHIFT_RIGHT_m_0_6,
  execute_to_memory_SHIFT_RIGHT_m_0_8,
  execute_to_memory_SHIFT_RIGHT_m_0_7,
  _zz_decode_RS2_1_0_iv_0_8,
  _zz_decode_RS2_1_0_iv_0_4,
  _zz_decode_RS2_1_0_iv_0_2,
  _zz_decode_RS2_1_0_iv_0_0,
  _zz_decode_RS2_1_0_iv_0_1,
  _zz_decode_RS2_1_0_iv_1_0,
  execute_to_memory_BRANCH_CALC,
  _zz_decode_RS2,
  decode_to_execute_ALU_CTRL_0,
  _zz_execute_SRC2_5_9,
  _zz_execute_SRC2_5_1,
  _zz_execute_SRC2_5_2,
  _zz_execute_SRC2_5_0,
  memory_to_writeBack_REGFILE_WRITE_DATA_1,
  memory_to_writeBack_REGFILE_WRITE_DATA_0,
  memory_to_writeBack_REGFILE_WRITE_DATA_10,
  memory_to_writeBack_REGFILE_WRITE_DATA_31,
  memory_to_writeBack_REGFILE_WRITE_DATA_30,
  memory_to_writeBack_REGFILE_WRITE_DATA_29,
  _zz_execute_SRC2_5_3_RNIFAKD2_0,
  _zz_execute_SRC1_19,
  _zz_execute_SRC1_8,
  _zz_execute_SRC1_9,
  _zz_execute_SRC1_0,
  _zz_execute_SRC1_1,
  loader_counter_valueNext,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_0,
  decode_to_execute_INSTRUCTION_1,
  stageB_dataReadRsp_0_0,
  stageB_dataReadRsp_0_1,
  stageB_dataReadRsp_0_5,
  stageB_dataReadRsp_0_7,
  stageB_dataReadRsp_0_9,
  stageB_dataReadRsp_0_13,
  stageB_dataReadRsp_0_15,
  stageB_dataReadRsp_0_16,
  stageB_dataReadRsp_0_17,
  stageB_dataReadRsp_0_21,
  stageB_dataReadRsp_0_23,
  stageB_dataReadRsp_0_25,
  stageB_dataReadRsp_0_29,
  stageB_dataReadRsp_0_31,
  sys_clk_0,
  _zz_execute_SHIFT_RIGHT_1_0,
  memory_to_writeBack_INSTRUCTION,
  _zz_writeBack_DBusCachedPlugin_rspShifted_0,
  _zz_writeBack_DBusCachedPlugin_rspShifted_5,
  CsrPlugin_csrMapping_readDataInit,
  decode_to_execute_ALU_BITWISE_CTRL_0,
  dataCache_1_io_mem_cmd_payload_mask,
  dsp_join_kb_9_0,
  decode_to_execute_ENV_CTRL_0,
  execute_FullBarrelShifterPlugin_reversed_0,
  decode_to_execute_SHIFT_CTRL,
  dBusWishbone_DAT_MISO_regNext,
  dataCache_1_io_mem_cmd_payload_data,
  loader_counter_value,
  dsp_join_kb_19_0,
  dsp_join_kb_19_7,
  dsp_join_kb_19_8,
  dsp_join_kb_19_9,
  dsp_join_kb_19_10,
  dsp_join_kb_19_12,
  dsp_join_kb_19_16,
  dsp_join_kb_19_18,
  dsp_join_kb_19_23,
  dsp_join_kb_19_29,
  decode_to_execute_PC_0_0_mod,
  dsp_join_kb_12,
  decode_to_execute_BRANCH_CTRL_mod_Q_0,
  N_3535,
  N_3557,
  N_3546,
  N_3579,
  N_3568,
  N_3601,
  N_3590,
  N_3623,
  N_3612,
  N_3645,
  N_3634,
  N_3667,
  N_3656,
  N_3689,
  N_3678,
  N_3711,
  N_3700,
  N_3733,
  N_3722,
  N_3755,
  N_3744,
  N_3777,
  N_3766,
  N_3799,
  N_3788,
  N_3821,
  N_3810,
  N_3843,
  N_3832,
  N_3865,
  N_3854,
  N_3876,
  execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z,
  decode_to_execute_PREDICTION_HAD_BRANCHED2,
  N_7,
  io_cpu_redo_0_sqmuxa_1_1z,
  un2_execute_FullBarrelShifterPlugin_reversed_1z,
  decode_to_execute_IS_CSR,
  execute_BranchPlugin_branchAdder,
  _zz_when_CsrPlugin_l952_2_1z,
  CsrPlugin_mip_MEIP,
  CsrPlugin_mie_MEIE,
  when_DataCache_l980_1z,
  decode_to_execute_SRC2_CTRL_1_rep1,
  execute_to_memory_MEMORY_ENABLE,
  execute_CsrPlugin_csr_3008,
  execute_CsrPlugin_csr_835,
  dataCache_1_io_cpu_writeBack_unalignedAccess,
  N_6_mux,
  N_728,
  N_722,
  N_727,
  N_719,
  N_718,
  N_717,
  decode_to_execute_MEMORY_MANAGMENT,
  execute_CsrPlugin_csr_833,
  when_MulDivIterativePlugin_l128,
  _zz_decode_RS2_1_1_sqmuxa,
  N_1131,
  dsp_join_kb_9_5_rep1,
  N_1146,
  decode_to_execute_SRC_USE_SUB_LESS,
  N_4148,
  dataCache_1_io_cpu_redo,
  N_185,
  IBusCachedPlugin_decodeExceptionPort_valid,
  _zz_decode_RS2_1_0_sqmuxa,
  _zz_decode_RS2_1_2_sqmuxa,
  when_DBusCachedPlugin_l458_537,
  BranchPlugin_branchExceptionPort_valid,
  dataCache_1_io_mem_cmd_s2mPipe_valid_1z,
  _zz_decode_RS2_sn_N_5,
  N_28,
  N_26,
  CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z,
  CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z,
  CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z,
  DBusCachedPlugin_exceptionBus_valid_5,
  N_88_0,
  dataCache_1_io_mem_cmd_valid,
  execute_BranchPlugin_eq_0_I_92_1z,
  loader_valid_regNext_1z,
  memory_arbitration_isStuck_i,
  stageB_flusher_waitDone_1z,
  un1_sys_rst,
  stageB_mmuRsp_isIoAccess_1z,
  stageB_mmuRsp_isIoAccess_rep1_1z,
  memory_to_writeBack_MEMORY_WR,
  execute_to_memory_MEMORY_WR,
  when_DBusCachedPlugin_l458_i,
  N_121_0,
  N_63,
  N_59,
  N_55,
  N_931,
  N_761,
  N_760,
  _zz_decode_RS2_sn_N_4,
  when_CsrPlugin_l1180_1z,
  memory_DivPlugin_rs1_0_sqmuxa,
  when_DBusCachedPlugin_l458,
  decode_to_execute_MEMORY_ENABLE,
  dataCache_1_io_cpu_writeBack_isValid,
  N_3480,
  execute_arbitration_isValid,
  dataCache_1_io_mem_cmd_rValid,
  stageB_unaligned_1z,
  dataCache_1_io_cpu_writeBack_accessError,
  decode_to_execute_IS_DIV,
  decode_to_execute_IS_RS1_SIGNED,
  execute_to_memory_IS_DIV,
  memory_DivPlugin_div_done,
  memory_arbitration_isValid,
  _zz_memory_DivPlugin_rs1_1z,
  dsp_split_kb_11,
  _zz_decode_RS2_2_sn_N_4,
  memory_to_writeBack_MEMORY_ENABLE,
  writeBack_arbitration_isValid,
  _zz_decode_RS2_2_sn_N_2,
  _zz_dBus_rsp_valid,
  dataCache_1_io_cpu_execute_refilling,
  decode_to_execute_INSTRUCTION_12_rep1,
  decode_to_execute_INSTRUCTION_13_rep1,
  dsp_split_kb_28
)
;
output [31:0] memory_DivPlugin_accumulator_7 ;
input [32:1] memory_DivPlugin_div_stage_0_remainderMinusDenominator ;
output dataCache_1_io_cpu_writeBack_data_15 ;
output dataCache_1_io_cpu_writeBack_data_23 ;
output dataCache_1_io_cpu_writeBack_data_20 ;
output dataCache_1_io_cpu_writeBack_data_28 ;
output dataCache_1_io_cpu_writeBack_data_3 ;
output dataCache_1_io_cpu_writeBack_data_19 ;
output dataCache_1_io_cpu_writeBack_data_11 ;
output dataCache_1_io_cpu_writeBack_data_27 ;
output dataCache_1_io_cpu_writeBack_data_18 ;
output dataCache_1_io_cpu_writeBack_data_26 ;
output dataCache_1_io_cpu_writeBack_data_1 ;
output dataCache_1_io_cpu_writeBack_data_17 ;
output dataCache_1_io_cpu_writeBack_data_9 ;
output dataCache_1_io_cpu_writeBack_data_25 ;
output dataCache_1_io_cpu_writeBack_data_0 ;
output dataCache_1_io_cpu_writeBack_data_16 ;
output dataCache_1_io_cpu_writeBack_data_8 ;
output dataCache_1_io_cpu_writeBack_data_24 ;
output dataCache_1_io_cpu_writeBack_data_14 ;
output dataCache_1_io_cpu_writeBack_data_22 ;
output dataCache_1_io_cpu_writeBack_data_13 ;
output dataCache_1_io_cpu_writeBack_data_5 ;
output dataCache_1_io_cpu_writeBack_data_21 ;
output [31:0] _zz_memory_DivPlugin_div_result ;
input [32:0] dsp_join_kb_15 ;
input [30:0] memory_DivPlugin_rs1 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_address_2 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_address_1 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_address_0 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_address_8 ;
input dataCache_1_io_mem_cmd_rData_address_2 ;
input dataCache_1_io_mem_cmd_rData_address_1 ;
input dataCache_1_io_mem_cmd_rData_address_0 ;
input dataCache_1_io_mem_cmd_rData_address_8 ;
output dataCache_1_io_mem_cmd_s2mPipe_payload_data_0 ;
input dataCache_1_io_mem_cmd_rData_data_0 ;
output _zz_execute_MEMORY_STORE_DATA_RF_16 ;
output _zz_execute_MEMORY_STORE_DATA_RF_0 ;
output _zz_execute_MEMORY_STORE_DATA_RF_1 ;
output _zz_execute_MEMORY_STORE_DATA_RF_2 ;
output _zz_execute_MEMORY_STORE_DATA_RF_5 ;
output _zz_execute_MEMORY_STORE_DATA_RF_3 ;
output _zz_execute_MEMORY_STORE_DATA_RF_8 ;
input dsp_join_kb_14_8 ;
input dsp_join_kb_14_0 ;
input _zz_CsrPlugin_csrMapping_readDataInit_0 ;
input CsrPlugin_mtval_0 ;
input memory_DivPlugin_rs2_1_0_0_0 ;
input execute_RS2_5 ;
input execute_RS2_6 ;
input execute_RS2_10 ;
input execute_RS2_0 ;
input CsrPlugin_mepc_0 ;
input [1:0] decode_to_execute_SRC2_CTRL ;
input [31:0] execute_to_memory_REGFILE_WRITE_DATA ;
input [25:6] memory_DivPlugin_div_result_mod_Q ;
input [25:6] execute_to_memory_SHIFT_RIGHT ;
input [11:0] execute_SrcPlugin_addSub ;
output _zz_execute_SrcPlugin_addSub_3_1 ;
output _zz_execute_SrcPlugin_addSub_3_15 ;
output _zz_execute_SrcPlugin_addSub_3_0 ;
output [31:2] dataCache_1_io_mem_cmd_payload_address ;
output [2:0] dataCache_1_io_mem_cmd_payload_size ;
input dsp_join_kb_9_fast_0 ;
input [19:0] dsp_join_kb_11 ;
input execute_RS1_0 ;
output [2:0] dataCache_1_io_mem_cmd_s2mPipe_payload_size ;
input [2:0] dataCache_1_io_mem_cmd_rData_size ;
input dsp_join_kb_18_0 ;
input dsp_join_kb_7_0 ;
input dsp_join_kb_8_0 ;
input dsp_join_kb_4_0 ;
output [25:6] _zz_decode_RS2_1 ;
output execute_to_memory_SHIFT_RIGHT_m_0_0 ;
output execute_to_memory_SHIFT_RIGHT_m_0_4 ;
output execute_to_memory_SHIFT_RIGHT_m_0_6 ;
output execute_to_memory_SHIFT_RIGHT_m_0_8 ;
output execute_to_memory_SHIFT_RIGHT_m_0_7 ;
output _zz_decode_RS2_1_0_iv_0_8 ;
output _zz_decode_RS2_1_0_iv_0_4 ;
output _zz_decode_RS2_1_0_iv_0_2 ;
output _zz_decode_RS2_1_0_iv_0_0 ;
output _zz_decode_RS2_1_0_iv_0_1 ;
output _zz_decode_RS2_1_0_iv_1_0 ;
input [31:29] execute_to_memory_BRANCH_CALC ;
output [11:10] _zz_decode_RS2 ;
input decode_to_execute_ALU_CTRL_0 ;
input _zz_execute_SRC2_5_9 ;
input _zz_execute_SRC2_5_1 ;
input _zz_execute_SRC2_5_2 ;
input _zz_execute_SRC2_5_0 ;
input memory_to_writeBack_REGFILE_WRITE_DATA_1 ;
input memory_to_writeBack_REGFILE_WRITE_DATA_0 ;
input memory_to_writeBack_REGFILE_WRITE_DATA_10 ;
input memory_to_writeBack_REGFILE_WRITE_DATA_31 ;
input memory_to_writeBack_REGFILE_WRITE_DATA_30 ;
input memory_to_writeBack_REGFILE_WRITE_DATA_29 ;
output _zz_execute_SRC2_5_3_RNIFAKD2_0 ;
input _zz_execute_SRC1_19 ;
input _zz_execute_SRC1_8 ;
input _zz_execute_SRC1_9 ;
input _zz_execute_SRC1_0 ;
input _zz_execute_SRC1_1 ;
input [1:0] loader_counter_valueNext ;
input decode_to_execute_INSTRUCTION_17 ;
input decode_to_execute_INSTRUCTION_18 ;
input decode_to_execute_INSTRUCTION_0 ;
input decode_to_execute_INSTRUCTION_1 ;
output stageB_dataReadRsp_0_0 ;
output stageB_dataReadRsp_0_1 ;
output stageB_dataReadRsp_0_5 ;
output stageB_dataReadRsp_0_7 ;
output stageB_dataReadRsp_0_9 ;
output stageB_dataReadRsp_0_13 ;
output stageB_dataReadRsp_0_15 ;
output stageB_dataReadRsp_0_16 ;
output stageB_dataReadRsp_0_17 ;
output stageB_dataReadRsp_0_21 ;
output stageB_dataReadRsp_0_23 ;
output stageB_dataReadRsp_0_25 ;
output stageB_dataReadRsp_0_29 ;
output stageB_dataReadRsp_0_31 ;
input sys_clk_0 ;
input _zz_execute_SHIFT_RIGHT_1_0 ;
inout [14:12] memory_to_writeBack_INSTRUCTION /* synthesis syn_tristate = 1 */ ;
output _zz_writeBack_DBusCachedPlugin_rspShifted_0 ;
input _zz_writeBack_DBusCachedPlugin_rspShifted_5 ;
inout [11:10] CsrPlugin_csrMapping_readDataInit /* synthesis syn_tristate = 1 */ ;
input decode_to_execute_ALU_BITWISE_CTRL_0 ;
output [3:0] dataCache_1_io_mem_cmd_payload_mask ;
input dsp_join_kb_9_0 ;
input decode_to_execute_ENV_CTRL_0 ;
output execute_FullBarrelShifterPlugin_reversed_0 ;
input [1:0] decode_to_execute_SHIFT_CTRL ;
input [31:0] dBusWishbone_DAT_MISO_regNext ;
input [31:0] dataCache_1_io_mem_cmd_payload_data ;
output [1:0] loader_counter_value ;
output dsp_join_kb_19_0 ;
output dsp_join_kb_19_7 ;
output dsp_join_kb_19_8 ;
output dsp_join_kb_19_9 ;
output dsp_join_kb_19_10 ;
output dsp_join_kb_19_12 ;
output dsp_join_kb_19_16 ;
output dsp_join_kb_19_18 ;
output dsp_join_kb_19_23 ;
output dsp_join_kb_19_29 ;
input [9:0] decode_to_execute_PC_0_0_mod ;
input [9:0] dsp_join_kb_12 ;
input decode_to_execute_BRANCH_CTRL_mod_Q_0 ;
output N_3535 ;
output N_3557 ;
output N_3546 ;
output N_3579 ;
output N_3568 ;
output N_3601 ;
output N_3590 ;
output N_3623 ;
output N_3612 ;
output N_3645 ;
output N_3634 ;
output N_3667 ;
output N_3656 ;
output N_3689 ;
output N_3678 ;
output N_3711 ;
output N_3700 ;
output N_3733 ;
output N_3722 ;
output N_3755 ;
output N_3744 ;
output N_3777 ;
output N_3766 ;
output N_3799 ;
output N_3788 ;
output N_3821 ;
output N_3810 ;
output N_3843 ;
output N_3832 ;
output N_3865 ;
output N_3854 ;
output N_3876 ;
output execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z ;
input decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
input N_7 ;
output io_cpu_redo_0_sqmuxa_1_1z ;
output un2_execute_FullBarrelShifterPlugin_reversed_1z ;
input decode_to_execute_IS_CSR ;
output execute_BranchPlugin_branchAdder ;
output _zz_when_CsrPlugin_l952_2_1z ;
input CsrPlugin_mip_MEIP ;
input CsrPlugin_mie_MEIE ;
output when_DataCache_l980_1z ;
input decode_to_execute_SRC2_CTRL_1_rep1 ;
input execute_to_memory_MEMORY_ENABLE ;
input execute_CsrPlugin_csr_3008 ;
input execute_CsrPlugin_csr_835 ;
output dataCache_1_io_cpu_writeBack_unalignedAccess ;
output N_6_mux ;
input N_728 ;
input N_722 ;
input N_727 ;
input N_719 ;
input N_718 ;
input N_717 ;
input decode_to_execute_MEMORY_MANAGMENT ;
input execute_CsrPlugin_csr_833 ;
input when_MulDivIterativePlugin_l128 ;
input _zz_decode_RS2_1_1_sqmuxa ;
input N_1131 ;
input dsp_join_kb_9_5_rep1 ;
input N_1146 ;
input decode_to_execute_SRC_USE_SUB_LESS ;
input N_4148 ;
output dataCache_1_io_cpu_redo ;
input N_185 ;
input IBusCachedPlugin_decodeExceptionPort_valid ;
input _zz_decode_RS2_1_0_sqmuxa ;
input _zz_decode_RS2_1_2_sqmuxa ;
input when_DBusCachedPlugin_l458_537 ;
input BranchPlugin_branchExceptionPort_valid ;
output dataCache_1_io_mem_cmd_s2mPipe_valid_1z ;
input _zz_decode_RS2_sn_N_5 ;
input N_28 ;
input N_26 ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z ;
output CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z ;
input DBusCachedPlugin_exceptionBus_valid_5 ;
output N_88_0 ;
output dataCache_1_io_mem_cmd_valid ;
output execute_BranchPlugin_eq_0_I_92_1z ;
output loader_valid_regNext_1z ;
input memory_arbitration_isStuck_i ;
output stageB_flusher_waitDone_1z ;
input un1_sys_rst ;
output stageB_mmuRsp_isIoAccess_1z ;
output stageB_mmuRsp_isIoAccess_rep1_1z ;
output memory_to_writeBack_MEMORY_WR ;
input execute_to_memory_MEMORY_WR ;
input when_DBusCachedPlugin_l458_i ;
output N_121_0 ;
input N_63 ;
output N_59 ;
input N_55 ;
output N_931 ;
output N_761 ;
output N_760 ;
input _zz_decode_RS2_sn_N_4 ;
output when_CsrPlugin_l1180_1z ;
output memory_DivPlugin_rs1_0_sqmuxa ;
input when_DBusCachedPlugin_l458 ;
input decode_to_execute_MEMORY_ENABLE ;
input dataCache_1_io_cpu_writeBack_isValid ;
input N_3480 ;
input execute_arbitration_isValid ;
input dataCache_1_io_mem_cmd_rValid ;
output stageB_unaligned_1z ;
output dataCache_1_io_cpu_writeBack_accessError ;
input decode_to_execute_IS_DIV ;
input decode_to_execute_IS_RS1_SIGNED ;
input execute_to_memory_IS_DIV ;
input memory_DivPlugin_div_done ;
input memory_arbitration_isValid ;
output _zz_memory_DivPlugin_rs1_1z ;
input dsp_split_kb_11 ;
output _zz_decode_RS2_2_sn_N_4 ;
input memory_to_writeBack_MEMORY_ENABLE ;
input writeBack_arbitration_isValid ;
input _zz_decode_RS2_2_sn_N_2 ;
input _zz_dBus_rsp_valid ;
output dataCache_1_io_cpu_execute_refilling ;
input decode_to_execute_INSTRUCTION_12_rep1 ;
input decode_to_execute_INSTRUCTION_13_rep1 ;
output dsp_split_kb_28 ;
wire dataCache_1_io_cpu_writeBack_data_15 ;
wire dataCache_1_io_cpu_writeBack_data_23 ;
wire dataCache_1_io_cpu_writeBack_data_20 ;
wire dataCache_1_io_cpu_writeBack_data_28 ;
wire dataCache_1_io_cpu_writeBack_data_3 ;
wire dataCache_1_io_cpu_writeBack_data_19 ;
wire dataCache_1_io_cpu_writeBack_data_11 ;
wire dataCache_1_io_cpu_writeBack_data_27 ;
wire dataCache_1_io_cpu_writeBack_data_18 ;
wire dataCache_1_io_cpu_writeBack_data_26 ;
wire dataCache_1_io_cpu_writeBack_data_1 ;
wire dataCache_1_io_cpu_writeBack_data_17 ;
wire dataCache_1_io_cpu_writeBack_data_9 ;
wire dataCache_1_io_cpu_writeBack_data_25 ;
wire dataCache_1_io_cpu_writeBack_data_0 ;
wire dataCache_1_io_cpu_writeBack_data_16 ;
wire dataCache_1_io_cpu_writeBack_data_8 ;
wire dataCache_1_io_cpu_writeBack_data_24 ;
wire dataCache_1_io_cpu_writeBack_data_14 ;
wire dataCache_1_io_cpu_writeBack_data_22 ;
wire dataCache_1_io_cpu_writeBack_data_13 ;
wire dataCache_1_io_cpu_writeBack_data_5 ;
wire dataCache_1_io_cpu_writeBack_data_21 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_address_2 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_address_1 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_address_0 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_address_8 ;
wire dataCache_1_io_mem_cmd_rData_address_2 ;
wire dataCache_1_io_mem_cmd_rData_address_1 ;
wire dataCache_1_io_mem_cmd_rData_address_0 ;
wire dataCache_1_io_mem_cmd_rData_address_8 ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_data_0 ;
wire dataCache_1_io_mem_cmd_rData_data_0 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_16 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_0 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_1 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_2 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_5 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_3 ;
wire _zz_execute_MEMORY_STORE_DATA_RF_8 ;
wire dsp_join_kb_14_8 ;
wire dsp_join_kb_14_0 ;
wire _zz_CsrPlugin_csrMapping_readDataInit_0 ;
wire CsrPlugin_mtval_0 ;
wire memory_DivPlugin_rs2_1_0_0_0 ;
wire execute_RS2_5 ;
wire execute_RS2_6 ;
wire execute_RS2_10 ;
wire execute_RS2_0 ;
wire CsrPlugin_mepc_0 ;
wire _zz_execute_SrcPlugin_addSub_3_1 ;
wire _zz_execute_SrcPlugin_addSub_3_15 ;
wire _zz_execute_SrcPlugin_addSub_3_0 ;
wire dsp_join_kb_9_fast_0 ;
wire execute_RS1_0 ;
wire dsp_join_kb_18_0 ;
wire dsp_join_kb_7_0 ;
wire dsp_join_kb_8_0 ;
wire dsp_join_kb_4_0 ;
wire execute_to_memory_SHIFT_RIGHT_m_0_0 ;
wire execute_to_memory_SHIFT_RIGHT_m_0_4 ;
wire execute_to_memory_SHIFT_RIGHT_m_0_6 ;
wire execute_to_memory_SHIFT_RIGHT_m_0_8 ;
wire execute_to_memory_SHIFT_RIGHT_m_0_7 ;
wire _zz_decode_RS2_1_0_iv_0_8 ;
wire _zz_decode_RS2_1_0_iv_0_4 ;
wire _zz_decode_RS2_1_0_iv_0_2 ;
wire _zz_decode_RS2_1_0_iv_0_0 ;
wire _zz_decode_RS2_1_0_iv_0_1 ;
wire _zz_decode_RS2_1_0_iv_1_0 ;
wire decode_to_execute_ALU_CTRL_0 ;
wire _zz_execute_SRC2_5_9 ;
wire _zz_execute_SRC2_5_1 ;
wire _zz_execute_SRC2_5_2 ;
wire _zz_execute_SRC2_5_0 ;
wire memory_to_writeBack_REGFILE_WRITE_DATA_1 ;
wire memory_to_writeBack_REGFILE_WRITE_DATA_0 ;
wire memory_to_writeBack_REGFILE_WRITE_DATA_10 ;
wire memory_to_writeBack_REGFILE_WRITE_DATA_31 ;
wire memory_to_writeBack_REGFILE_WRITE_DATA_30 ;
wire memory_to_writeBack_REGFILE_WRITE_DATA_29 ;
wire _zz_execute_SRC2_5_3_RNIFAKD2_0 ;
wire _zz_execute_SRC1_19 ;
wire _zz_execute_SRC1_8 ;
wire _zz_execute_SRC1_9 ;
wire _zz_execute_SRC1_0 ;
wire _zz_execute_SRC1_1 ;
wire decode_to_execute_INSTRUCTION_17 ;
wire decode_to_execute_INSTRUCTION_18 ;
wire decode_to_execute_INSTRUCTION_0 ;
wire decode_to_execute_INSTRUCTION_1 ;
wire stageB_dataReadRsp_0_0 ;
wire stageB_dataReadRsp_0_1 ;
wire stageB_dataReadRsp_0_5 ;
wire stageB_dataReadRsp_0_7 ;
wire stageB_dataReadRsp_0_9 ;
wire stageB_dataReadRsp_0_13 ;
wire stageB_dataReadRsp_0_15 ;
wire stageB_dataReadRsp_0_16 ;
wire stageB_dataReadRsp_0_17 ;
wire stageB_dataReadRsp_0_21 ;
wire stageB_dataReadRsp_0_23 ;
wire stageB_dataReadRsp_0_25 ;
wire stageB_dataReadRsp_0_29 ;
wire stageB_dataReadRsp_0_31 ;
wire sys_clk_0 ;
wire _zz_execute_SHIFT_RIGHT_1_0 ;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_0 ;
wire _zz_writeBack_DBusCachedPlugin_rspShifted_5 ;
wire decode_to_execute_ALU_BITWISE_CTRL_0 ;
wire dsp_join_kb_9_0 ;
wire decode_to_execute_ENV_CTRL_0 ;
wire execute_FullBarrelShifterPlugin_reversed_0 ;
wire dsp_join_kb_19_0 ;
wire dsp_join_kb_19_7 ;
wire dsp_join_kb_19_8 ;
wire dsp_join_kb_19_9 ;
wire dsp_join_kb_19_10 ;
wire dsp_join_kb_19_12 ;
wire dsp_join_kb_19_16 ;
wire dsp_join_kb_19_18 ;
wire dsp_join_kb_19_23 ;
wire dsp_join_kb_19_29 ;
wire decode_to_execute_BRANCH_CTRL_mod_Q_0 ;
wire N_3535 ;
wire N_3557 ;
wire N_3546 ;
wire N_3579 ;
wire N_3568 ;
wire N_3601 ;
wire N_3590 ;
wire N_3623 ;
wire N_3612 ;
wire N_3645 ;
wire N_3634 ;
wire N_3667 ;
wire N_3656 ;
wire N_3689 ;
wire N_3678 ;
wire N_3711 ;
wire N_3700 ;
wire N_3733 ;
wire N_3722 ;
wire N_3755 ;
wire N_3744 ;
wire N_3777 ;
wire N_3766 ;
wire N_3799 ;
wire N_3788 ;
wire N_3821 ;
wire N_3810 ;
wire N_3843 ;
wire N_3832 ;
wire N_3865 ;
wire N_3854 ;
wire N_3876 ;
wire execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z ;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
wire N_7 ;
wire io_cpu_redo_0_sqmuxa_1_1z ;
wire un2_execute_FullBarrelShifterPlugin_reversed_1z ;
wire decode_to_execute_IS_CSR ;
wire execute_BranchPlugin_branchAdder ;
wire _zz_when_CsrPlugin_l952_2_1z ;
wire CsrPlugin_mip_MEIP ;
wire CsrPlugin_mie_MEIE ;
wire when_DataCache_l980_1z ;
wire decode_to_execute_SRC2_CTRL_1_rep1 ;
wire execute_to_memory_MEMORY_ENABLE ;
wire execute_CsrPlugin_csr_3008 ;
wire execute_CsrPlugin_csr_835 ;
wire dataCache_1_io_cpu_writeBack_unalignedAccess ;
wire N_6_mux ;
wire N_728 ;
wire N_722 ;
wire N_727 ;
wire N_719 ;
wire N_718 ;
wire N_717 ;
wire decode_to_execute_MEMORY_MANAGMENT ;
wire execute_CsrPlugin_csr_833 ;
wire when_MulDivIterativePlugin_l128 ;
wire _zz_decode_RS2_1_1_sqmuxa ;
wire N_1131 ;
wire dsp_join_kb_9_5_rep1 ;
wire N_1146 ;
wire decode_to_execute_SRC_USE_SUB_LESS ;
wire N_4148 ;
wire dataCache_1_io_cpu_redo ;
wire N_185 ;
wire IBusCachedPlugin_decodeExceptionPort_valid ;
wire _zz_decode_RS2_1_0_sqmuxa ;
wire _zz_decode_RS2_1_2_sqmuxa ;
wire when_DBusCachedPlugin_l458_537 ;
wire BranchPlugin_branchExceptionPort_valid ;
wire dataCache_1_io_mem_cmd_s2mPipe_valid_1z ;
wire _zz_decode_RS2_sn_N_5 ;
wire N_28 ;
wire N_26 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z ;
wire DBusCachedPlugin_exceptionBus_valid_5 ;
wire N_88_0 ;
wire dataCache_1_io_mem_cmd_valid ;
wire execute_BranchPlugin_eq_0_I_92_1z ;
wire loader_valid_regNext_1z ;
wire memory_arbitration_isStuck_i ;
wire stageB_flusher_waitDone_1z ;
wire un1_sys_rst ;
wire stageB_mmuRsp_isIoAccess_1z ;
wire stageB_mmuRsp_isIoAccess_rep1_1z ;
wire memory_to_writeBack_MEMORY_WR ;
wire execute_to_memory_MEMORY_WR ;
wire when_DBusCachedPlugin_l458_i ;
wire N_121_0 ;
wire N_63 ;
wire N_59 ;
wire N_55 ;
wire N_931 ;
wire N_761 ;
wire N_760 ;
wire _zz_decode_RS2_sn_N_4 ;
wire when_CsrPlugin_l1180_1z ;
wire memory_DivPlugin_rs1_0_sqmuxa ;
wire when_DBusCachedPlugin_l458 ;
wire decode_to_execute_MEMORY_ENABLE ;
wire dataCache_1_io_cpu_writeBack_isValid ;
wire N_3480 ;
wire execute_arbitration_isValid ;
wire dataCache_1_io_mem_cmd_rValid ;
wire stageB_unaligned_1z ;
wire dataCache_1_io_cpu_writeBack_accessError ;
wire decode_to_execute_IS_DIV ;
wire decode_to_execute_IS_RS1_SIGNED ;
wire execute_to_memory_IS_DIV ;
wire memory_DivPlugin_div_done ;
wire memory_arbitration_isValid ;
wire _zz_memory_DivPlugin_rs1_1z ;
wire dsp_split_kb_11 ;
wire _zz_decode_RS2_2_sn_N_4 ;
wire memory_to_writeBack_MEMORY_ENABLE ;
wire writeBack_arbitration_isValid ;
wire _zz_decode_RS2_2_sn_N_2 ;
wire _zz_dBus_rsp_valid ;
wire dataCache_1_io_cpu_execute_refilling ;
wire decode_to_execute_INSTRUCTION_12_rep1 ;
wire decode_to_execute_INSTRUCTION_13_rep1 ;
wire dsp_split_kb_28 ;
wire [0:0] dataWriteCmd_payload_mask;
wire [4:2] stageB_mmuRsp_physicalAddress;
wire [2:0] dataWriteCmd_payload_address;
wire [2:2] loader_counter_value_Z;
wire [31:0] dataWriteCmd_payload_data;
wire [3:0] stageA_mask;
wire [3:1] un6__zz_stageA_dataColisions;
wire [10:2] dataCache_1_io_cpu_writeBack_data;
wire [11:11] _zz_execute_SRC2_5;
wire [0:0] stageA_wayHits;
wire [0:0] stageB_waysHitsBeforeInvalidate;
wire [0:0] stageB_waysHitsBeforeInvalidate_QN;
wire [21:0] _zz_ways_0_tags_port0;
wire [13:12] execute_to_memory_INSTRUCTION;
wire [1:0] stageB_request_size_QN;
wire [31:2] stageB_mmuRsp_physicalAddress_QN;
wire [3:0] stageB_mask_QN;
wire [7:0] un1_stageB_flusher_counter;
wire [6:0] un1_stageB_flusher_counter_0;
wire [7:0] stageB_flusher_counter_0_mod_QN;
wire [7:0] _zz_ways_0_datasymbol_read;
wire [31:0] stageB_dataReadRsp_0_QN;
wire [30:2] stageB_dataReadRsp_0;
wire [7:0] _zz_ways_0_datasymbol_read_1;
wire [7:0] _zz_ways_0_datasymbol_read_2;
wire [7:0] _zz_ways_0_datasymbol_read_3;
wire [0:0] stageA_dataColisions;
wire [0:0] stageB_dataColisions;
wire [0:0] stageB_dataColisions_QN;
wire [1:0] stageA_request_size_QN;
wire [3:0] stage0_mask;
wire [3:0] stageA_mask_QN;
wire [0:0] stage0_dataColisions;
wire [0:0] stage0_dataColisions_regNextWhen;
wire [0:0] stage0_dataColisions_regNextWhen_QN;
wire [2:0] loader_counter_value_QN;
wire [2:2] loader_counter_valueNext_Z;
wire [25:6] _zz_decode_RS2_1_0_iv_0;
wire [12:6] execute_to_memory_SHIFT_RIGHT_m_0;
wire [25:16] execute_to_memory_SHIFT_RIGHT_m;
wire [6:0] tagsWriteCmd_payload_address;
wire [10:10] CsrPlugin_csrMapping_readDataInit_0;
wire [8:0] un2_stageA_wayHits_0_data_tmp;
wire [2:0] un4_stage0_dataColisions_0_data_tmp;
wire [2:0] un4__zz_stageA_dataColisions_0_data_tmp;
wire [35:22] ways_0_tags_ways_0_tags_0_DO_0;
wire [35:8] ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO;
wire [35:8] ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO;
wire [35:8] ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO;
wire [35:8] ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO;
wire dsp_split_kb_28_i ;
wire N_42 ;
wire GND_0 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO ;
wire io_cpu_redo_0_sqmuxa_0 ;
wire io_cpu_redo_0_sqmuxa ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO ;
wire when_DataCache_l1051 ;
wire when_DataCache_l1075 ;
wire stageB_flusher_start_2_3 ;
wire stageB_flusher_start_2_2 ;
wire stageB_flusher_start_2 ;
wire N_3448 ;
wire N_3450 ;
wire N_3482 ;
wire N_3512 ;
wire N_3514 ;
wire un1_io_mem_cmd_valid_0_sqmuxa ;
wire io_mem_cmd_valid_1_sqmuxa ;
wire when_DataCache_l656 ;
wire dataWriteCmd_valid ;
wire ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7 ;
wire ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7 ;
wire ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7 ;
wire ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7 ;
wire N_317 ;
wire N_318 ;
wire N_319 ;
wire N_320 ;
wire N_321 ;
wire N_322 ;
wire N_323 ;
wire N_324 ;
wire N_325 ;
wire N_326 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
wire N_327 ;
wire loader_counter_willOverflow_i ;
wire VCC ;
wire N_3939 ;
wire stageB_unaligned_QN ;
wire stageB_tagsReadRsp_0_error ;
wire stageB_tagsReadRsp_0_error_QN ;
wire stageB_request_wr_QN ;
wire when_DataCache_l816 ;
wire stageB_mmuRsp_isIoAccess_rep1_QN ;
wire stageB_mmuRsp_isIoAccess_fast ;
wire stageB_mmuRsp_isIoAccess_fast_QN ;
wire stageB_mmuRsp_isIoAccess_QN ;
wire stageB_flusher_start ;
wire stageB_flusher_waitDone_en ;
wire stageB_flusher_waitDone_QN ;
wire stageB_flusher_start_QN ;
wire stageB_flusher_start_RNISSEH ;
wire memCmdSent_1_sqmuxa_i ;
wire memCmdSent ;
wire memCmdSent_QN ;
wire loader_valid_regNext_QN ;
wire loader_valid_1_sqmuxa_i ;
wire loader_valid_QN ;
wire un4__zz_stageA_dataColisions_0_I_27_0_RNO ;
wire un4__zz_stageA_dataColisions_0_I_27_0_RNO_0 ;
wire un4__zz_stageA_dataColisions_0_I_15_0_RNO ;
wire un4__zz_stageA_dataColisions_0_I_15_0_RNO_0 ;
wire un4__zz_stageA_dataColisions_0_I_1_0_RNO ;
wire un4_stage0_dataColisions_0_I_27_0_RNO ;
wire un4_stage0_dataColisions_0_I_27_0_RNO_0 ;
wire un4_stage0_dataColisions_0_I_15_0_RNO ;
wire un4_stage0_dataColisions_0_I_15_0_RNO_0 ;
wire un4_stage0_dataColisions_0_I_1_0_RNO ;
wire un2_stageA_wayHits_0_I_39_0_RNO_0 ;
wire un2_stageA_wayHits_0_I_51_0_RNO ;
wire un2_stageA_wayHits_0_I_51_0_RNO_0 ;
wire un2_stageA_wayHits_0_I_39_0_RNO ;
wire un2_stageA_wayHits_0_I_15_0_RNO_0 ;
wire un2_stageA_wayHits_0_I_27_0_RNO ;
wire un2_stageA_wayHits_0_I_27_0_RNO_0 ;
wire un2_stageA_wayHits_0_I_15_0_RNO ;
wire un2_stageA_wayHits_0_I_9_0_RNO ;
wire un2_stageA_wayHits_0_I_1_0_RNO ;
wire N_3517 ;
wire N_3485 ;
wire N_3453 ;
wire un4__zz_stageA_dataColisions_0_I_9_0_S0 ;
wire un10__zz_stageA_dataColisions ;
wire loader_counter_willOverflow ;
wire dataWriteCmd_valid_0_a3_0 ;
wire tagsWriteCmd_valid ;
wire un10__zz_stageA_dataColisions_0 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_0 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_1 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_2 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_3 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_4 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_5 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_6 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_7 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_8 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_9 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_10 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_11 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_12 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_13 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_14 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_15 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_16 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_17 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_18 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_19 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_20 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_21 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_22 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_23 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_24 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_25 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_26 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_27 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_28 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_29 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_axb_30 ;
wire io_cpu_redo_0_sqmuxa_1_1 ;
wire N_1132 ;
wire N_1055 ;
wire stageB_flusher_start_2_0 ;
wire un2_stageA_wayHits_0_I_9_0_S1 ;
wire m49_0_a5_2_1 ;
wire m77_i_0 ;
wire m77_i_a7_0 ;
wire m77_i_2 ;
wire N_23 ;
wire m77_i_a7_0_1 ;
wire N_18_0 ;
wire un4_stage0_dataColisions_0_I_9_0_S0 ;
wire m19_0_i_1 ;
wire m19_0_i_a5_0_1 ;
wire m19_0_i_a5_1 ;
wire m19_0_i_a5_1_0 ;
wire m77_i_a7_3_1 ;
wire un2_stageA_wayHits_0_I_9_0_COUT ;
wire un2_stageA_wayHits_0_I_9_0_S0 ;
wire un2_stageA_wayHits_0_I_27_0_S0 ;
wire un2_stageA_wayHits_0_I_27_0_S1 ;
wire un2_stageA_wayHits_0_I_15_0_S0 ;
wire un2_stageA_wayHits_0_I_15_0_S1 ;
wire un2_stageA_wayHits_0_I_51_0_S0 ;
wire un2_stageA_wayHits_0_I_51_0_S1 ;
wire un2_stageA_wayHits_0_I_39_0_S0 ;
wire un2_stageA_wayHits_0_I_39_0_S1 ;
wire un2_stageA_wayHits_0_I_1_0_S0 ;
wire un2_stageA_wayHits_0_I_1_0_S1 ;
wire un4_stage0_dataColisions_0_I_9_cry ;
wire un4_stage0_dataColisions_0_I_9_0_COUT ;
wire un4_stage0_dataColisions_0_I_9_0_S1 ;
wire un4_stage0_dataColisions_0_I_15_0_S0 ;
wire un4_stage0_dataColisions_0_I_15_0_S1 ;
wire un4_stage0_dataColisions_0_I_27_0_S0 ;
wire un4_stage0_dataColisions_0_I_27_0_S1 ;
wire un4_stage0_dataColisions_0_I_1_0_S0 ;
wire un4_stage0_dataColisions_0_I_1_0_S1 ;
wire un4__zz_stageA_dataColisions_0_I_9_cry ;
wire un4__zz_stageA_dataColisions_0_I_9_0_COUT ;
wire un4__zz_stageA_dataColisions_0_I_9_0_S1 ;
wire un4__zz_stageA_dataColisions_0_I_15_0_S0 ;
wire un4__zz_stageA_dataColisions_0_I_15_0_S1 ;
wire un4__zz_stageA_dataColisions_0_I_27_0_S0 ;
wire un4__zz_stageA_dataColisions_0_I_27_0_S1 ;
wire un4__zz_stageA_dataColisions_0_I_1_0_S0 ;
wire un4__zz_stageA_dataColisions_0_I_1_0_S1 ;
wire un1_stageB_flusher_counter_cry_6 ;
wire un1_stageB_flusher_counter_s_7_0_COUT ;
wire un1_stageB_flusher_counter_s_7_0_S1 ;
wire un1_stageB_flusher_counter_cry_4 ;
wire un1_stageB_flusher_counter_cry_2 ;
wire un1_stageB_flusher_counter_cry_0 ;
wire un1_stageB_flusher_counter_cry_0_0_S0 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_30 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_COUT ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_S1 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_28 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_26 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_24 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_22 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_20 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_18 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_16 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_14 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_12 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_10 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_8 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_6 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_4 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_2 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0 ;
wire memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_S0 ;
wire N_13101 ;
wire N_13100 ;
wire N_13099 ;
wire N_13098 ;
wire N_13097 ;
wire N_13096 ;
wire N_13095 ;
wire N_1676 ;
wire N_592 ;
wire N_591 ;
wire ways_0_tags_ways_0_tags_0_ONEBITERR_0 ;
wire ways_0_tags_ways_0_tags_0_TWOBITERR_0 ;
wire ways_0_data_symbol0_ways_0_data_symbol0_0_0_ONEBITERR ;
wire ways_0_data_symbol0_ways_0_data_symbol0_0_0_TWOBITERR ;
wire ways_0_data_symbol1_ways_0_data_symbol1_0_0_ONEBITERR ;
wire ways_0_data_symbol1_ways_0_data_symbol1_0_0_TWOBITERR ;
wire ways_0_data_symbol2_ways_0_data_symbol2_0_0_ONEBITERR ;
wire ways_0_data_symbol2_ways_0_data_symbol2_0_0_TWOBITERR ;
wire ways_0_data_symbol3_ways_0_data_symbol3_0_0_ONEBITERR ;
wire ways_0_data_symbol3_ways_0_data_symbol3_0_0_TWOBITERR ;
wire N_8 ;
wire N_7_0 ;
// @47:6286
  INV un1_stageB_flusher_counter_cry_0_0_RNO (
	.A(dsp_split_kb_28),
	.Z(dsp_split_kb_28_i)
);
// @47:6286
  LUT4 \stage0_dataColisions_regNextWhen_RNO_9[0]  (
	.A(decode_to_execute_INSTRUCTION_13_rep1),
	.B(decode_to_execute_INSTRUCTION_12_rep1),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(N_42)
);
defparam \stage0_dataColisions_regNextWhen_RNO_9[0] .INIT="0x0111";
// @47:6286
  LUT4 un10__zz_stageA_dataColisions_RNO (
	.A(dataCache_1_io_mem_cmd_payload_mask[0]),
	.B(dataCache_1_io_cpu_execute_refilling),
	.C(_zz_dBus_rsp_valid),
	.D(GND_0),
	.Z(dataWriteCmd_payload_mask[0])
);
defparam un10__zz_stageA_dataColisions_RNO.INIT="0xEAEA";
// @47:6286
  LUT4 _zz_decode_RS2_2_sn_m3 (
	.A(_zz_decode_RS2_2_sn_N_2),
	.B(writeBack_arbitration_isValid),
	.C(memory_to_writeBack_MEMORY_ENABLE),
	.D(GND_0),
	.Z(_zz_decode_RS2_2_sn_N_4)
);
defparam _zz_decode_RS2_2_sn_m3.INIT="0x4040";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1_0[0]  (
	.A(dsp_join_kb_12[0]),
	.B(decode_to_execute_PC_0_0_mod[0]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_0)
);
defparam \execute_BranchPlugin_branch_src1_0[0] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1_0[1]  (
	.A(dsp_join_kb_12[1]),
	.B(decode_to_execute_PC_0_0_mod[1]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_7)
);
defparam \execute_BranchPlugin_branch_src1_0[1] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[2]  (
	.A(dsp_join_kb_12[2]),
	.B(decode_to_execute_PC_0_0_mod[2]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_8)
);
defparam \execute_BranchPlugin_branch_src1[2] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[3]  (
	.A(dsp_join_kb_12[3]),
	.B(decode_to_execute_PC_0_0_mod[3]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_9)
);
defparam \execute_BranchPlugin_branch_src1[3] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[4]  (
	.A(dsp_join_kb_12[4]),
	.B(decode_to_execute_PC_0_0_mod[4]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_10)
);
defparam \execute_BranchPlugin_branch_src1[4] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[5]  (
	.A(dsp_join_kb_12[5]),
	.B(decode_to_execute_PC_0_0_mod[5]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_12)
);
defparam \execute_BranchPlugin_branch_src1[5] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[6]  (
	.A(dsp_join_kb_12[6]),
	.B(decode_to_execute_PC_0_0_mod[6]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_16)
);
defparam \execute_BranchPlugin_branch_src1[6] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[7]  (
	.A(dsp_join_kb_12[7]),
	.B(decode_to_execute_PC_0_0_mod[7]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_18)
);
defparam \execute_BranchPlugin_branch_src1[7] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[8]  (
	.A(dsp_join_kb_12[8]),
	.B(decode_to_execute_PC_0_0_mod[8]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_23)
);
defparam \execute_BranchPlugin_branch_src1[8] .INIT="0xACCC";
// @47:6286
  LUT4 \execute_BranchPlugin_branch_src1[9]  (
	.A(dsp_join_kb_12[9]),
	.B(decode_to_execute_PC_0_0_mod[9]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.Z(dsp_join_kb_19_29)
);
defparam \execute_BranchPlugin_branch_src1[9] .INIT="0xACCC";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNICDJ81[2]  (
	.A(stageB_mmuRsp_physicalAddress[2]),
	.B(loader_counter_value[0]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_address[0])
);
defparam \stageB_mmuRsp_physicalAddress_RNICDJ81[2] .INIT="0xCAAA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNIEFJ81[3]  (
	.A(stageB_mmuRsp_physicalAddress[3]),
	.B(loader_counter_value[1]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_address[1])
);
defparam \stageB_mmuRsp_physicalAddress_RNIEFJ81[3] .INIT="0xCAAA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNIGHJ81[4]  (
	.A(stageB_mmuRsp_physicalAddress[4]),
	.B(loader_counter_value_Z[2]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_address[2])
);
defparam \stageB_mmuRsp_physicalAddress_RNIGHJ81[4] .INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_6 (
	.A(dataCache_1_io_mem_cmd_payload_data[31]),
	.B(dBusWishbone_DAT_MISO_regNext[31]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[31])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_6.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_5 (
	.A(dataCache_1_io_mem_cmd_payload_data[30]),
	.B(dBusWishbone_DAT_MISO_regNext[30]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[30])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_5.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_4 (
	.A(dataCache_1_io_mem_cmd_payload_data[29]),
	.B(dBusWishbone_DAT_MISO_regNext[29]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[29])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_4.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_3 (
	.A(dataCache_1_io_mem_cmd_payload_data[28]),
	.B(dBusWishbone_DAT_MISO_regNext[28]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[28])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_3.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_1 (
	.A(dataCache_1_io_mem_cmd_payload_data[26]),
	.B(dBusWishbone_DAT_MISO_regNext[26]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[26])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_1.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_0 (
	.A(dataCache_1_io_mem_cmd_payload_data[25]),
	.B(dBusWishbone_DAT_MISO_regNext[25]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[25])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_0.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_0_RNO (
	.A(dataCache_1_io_mem_cmd_payload_data[24]),
	.B(dBusWishbone_DAT_MISO_regNext[24]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[24])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_RNO.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_5 (
	.A(dataCache_1_io_mem_cmd_payload_data[22]),
	.B(dBusWishbone_DAT_MISO_regNext[22]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[22])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_5.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_4 (
	.A(dataCache_1_io_mem_cmd_payload_data[21]),
	.B(dBusWishbone_DAT_MISO_regNext[21]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[21])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_4.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_2 (
	.A(dataCache_1_io_mem_cmd_payload_data[19]),
	.B(dBusWishbone_DAT_MISO_regNext[19]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[19])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_2.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_6 (
	.A(dataCache_1_io_mem_cmd_payload_data[15]),
	.B(dBusWishbone_DAT_MISO_regNext[15]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[15])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_6.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_3 (
	.A(dataCache_1_io_mem_cmd_payload_data[12]),
	.B(dBusWishbone_DAT_MISO_regNext[12]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[12])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_3.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_2 (
	.A(dataCache_1_io_mem_cmd_payload_data[11]),
	.B(dBusWishbone_DAT_MISO_regNext[11]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[11])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_2.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_6 (
	.A(dataCache_1_io_mem_cmd_payload_data[7]),
	.B(dBusWishbone_DAT_MISO_regNext[7]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[7])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_6.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_5 (
	.A(dataCache_1_io_mem_cmd_payload_data[6]),
	.B(dBusWishbone_DAT_MISO_regNext[6]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[6])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_5.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_3 (
	.A(dataCache_1_io_mem_cmd_payload_data[4]),
	.B(dBusWishbone_DAT_MISO_regNext[4]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[4])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_3.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_0_RNO (
	.A(dataCache_1_io_mem_cmd_payload_data[0]),
	.B(dBusWishbone_DAT_MISO_regNext[0]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[0])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_RNO.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_6 (
	.A(dataCache_1_io_mem_cmd_payload_data[23]),
	.B(dBusWishbone_DAT_MISO_regNext[23]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[23])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_6.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_3 (
	.A(dataCache_1_io_mem_cmd_payload_data[20]),
	.B(dBusWishbone_DAT_MISO_regNext[20]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[20])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_3.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_1 (
	.A(dataCache_1_io_mem_cmd_payload_data[18]),
	.B(dBusWishbone_DAT_MISO_regNext[18]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[18])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_1.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_0 (
	.A(dataCache_1_io_mem_cmd_payload_data[17]),
	.B(dBusWishbone_DAT_MISO_regNext[17]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[17])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_0.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_0_RNO (
	.A(dataCache_1_io_mem_cmd_payload_data[16]),
	.B(dBusWishbone_DAT_MISO_regNext[16]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[16])
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_RNO.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_5 (
	.A(dataCache_1_io_mem_cmd_payload_data[14]),
	.B(dBusWishbone_DAT_MISO_regNext[14]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[14])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_5.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_4 (
	.A(dataCache_1_io_mem_cmd_payload_data[13]),
	.B(dBusWishbone_DAT_MISO_regNext[13]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[13])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_4.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_1 (
	.A(dataCache_1_io_mem_cmd_payload_data[10]),
	.B(dBusWishbone_DAT_MISO_regNext[10]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[10])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_1.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_0 (
	.A(dataCache_1_io_mem_cmd_payload_data[9]),
	.B(dBusWishbone_DAT_MISO_regNext[9]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[9])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_0.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_0_RNO (
	.A(dataCache_1_io_mem_cmd_payload_data[8]),
	.B(dBusWishbone_DAT_MISO_regNext[8]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[8])
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_RNO.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_4 (
	.A(dataCache_1_io_mem_cmd_payload_data[5]),
	.B(dBusWishbone_DAT_MISO_regNext[5]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[5])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_4.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_2 (
	.A(dataCache_1_io_mem_cmd_payload_data[3]),
	.B(dBusWishbone_DAT_MISO_regNext[3]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[3])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_2.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_1 (
	.A(dataCache_1_io_mem_cmd_payload_data[2]),
	.B(dBusWishbone_DAT_MISO_regNext[2]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[2])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_1.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_0 (
	.A(dataCache_1_io_mem_cmd_payload_data[1]),
	.B(dBusWishbone_DAT_MISO_regNext[1]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[1])
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_0.INIT="0xCAAA";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_2 (
	.A(dataCache_1_io_mem_cmd_payload_data[27]),
	.B(dBusWishbone_DAT_MISO_regNext[27]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(dataWriteCmd_payload_data[27])
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_2.INIT="0xCAAA";
// @47:6286
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO_cZ (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_arbitration_isValid),
	.C(memory_DivPlugin_div_done),
	.D(execute_to_memory_IS_DIV),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO_cZ.INIT="0xA2AA";
// @47:6286
  LUT4 io_cpu_redo_0_sqmuxa_0_RNI1AIT (
	.A(io_cpu_redo_0_sqmuxa_0),
	.B(writeBack_arbitration_isValid),
	.C(memory_to_writeBack_MEMORY_ENABLE),
	.D(GND_0),
	.Z(io_cpu_redo_0_sqmuxa)
);
defparam io_cpu_redo_0_sqmuxa_0_RNI1AIT.INIT="0x8080";
// @47:6286
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO_cZ (
	.A(dsp_join_kb_12[9]),
	.B(decode_to_execute_IS_RS1_SIGNED),
	.C(decode_to_execute_IS_DIV),
	.D(GND_0),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO_cZ.INIT="0x2A2A";
// @47:6286
  LUT4 stageB_unaligned_RNIIIGR (
	.A(dataCache_1_io_cpu_writeBack_accessError),
	.B(stageB_unaligned_1z),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(when_DataCache_l1051)
);
defparam stageB_unaligned_RNIIIGR.INIT="0xEAAA";
// @47:6286
  LUT4 un10__zz_stageA_dataColisions_0_RNO (
	.A(dataCache_1_io_mem_cmd_payload_mask[3]),
	.B(stageA_mask[3]),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(un6__zz_stageA_dataColisions[3])
);
defparam un10__zz_stageA_dataColisions_0_RNO.INIT="0xC888";
// @47:6286
  LUT4 un10__zz_stageA_dataColisions_RNO_0 (
	.A(stageA_mask[1]),
	.B(dataCache_1_io_mem_cmd_payload_mask[1]),
	.C(when_DataCache_l1075),
	.D(GND_0),
	.Z(un6__zz_stageA_dataColisions[1])
);
defparam un10__zz_stageA_dataColisions_RNO_0.INIT="0xA8A8";
// @47:6286
  LUT4 stageB_flusher_start_RNO (
	.A(stageB_flusher_start_2_3),
	.B(stageB_flusher_start_2_2),
	.C(writeBack_arbitration_isValid),
	.D(memory_to_writeBack_MEMORY_ENABLE),
	.Z(stageB_flusher_start_2)
);
defparam stageB_flusher_start_RNO.INIT="0x0888";
// @47:6286
  LUT4 \execute_FullBarrelShifterPlugin_reversed[10]  (
	.A(_zz_execute_SRC1_19),
	.B(_zz_execute_SRC1_8),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed_0)
);
defparam \execute_FullBarrelShifterPlugin_reversed[10] .INIT="0xCACC";
// @47:6286
  LUT4 io_cpu_redo_1_sqmuxa_RNIAP031 (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_rData_size[1]),
	.C(memory_to_writeBack_INSTRUCTION[13]),
	.D(dataCache_1_io_mem_cmd_payload_size[2]),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_size[1])
);
defparam io_cpu_redo_1_sqmuxa_RNIAP031.INIT="0x88D8";
// @47:6286
  LUT4 io_cpu_redo_1_sqmuxa_RNI8N031 (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_rData_size[0]),
	.C(memory_to_writeBack_INSTRUCTION[12]),
	.D(dataCache_1_io_mem_cmd_payload_size[2]),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_size[0])
);
defparam io_cpu_redo_1_sqmuxa_RNI8N031.INIT="0xDDD8";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNIU7UC1[4]  (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_rData_address_2),
	.C(dataCache_1_io_mem_cmd_payload_size[2]),
	.D(stageB_mmuRsp_physicalAddress[4]),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address_2)
);
defparam \stageB_mmuRsp_physicalAddress_RNIU7UC1[4] .INIT="0x8D88";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNIS5UC1[3]  (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_rData_address_1),
	.C(dataCache_1_io_mem_cmd_payload_size[2]),
	.D(stageB_mmuRsp_physicalAddress[3]),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address_1)
);
defparam \stageB_mmuRsp_physicalAddress_RNIS5UC1[3] .INIT="0x8D88";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNIQ3UC1[2]  (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_rData_address_0),
	.C(dataCache_1_io_mem_cmd_payload_size[2]),
	.D(stageB_mmuRsp_physicalAddress[2]),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address_0)
);
defparam \stageB_mmuRsp_physicalAddress_RNIQ3UC1[2] .INIT="0x8D88";
// @47:6286
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4_0 (
	.A(decode_to_execute_INSTRUCTION_17),
	.B(N_3448),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL_0),
	.Z(N_3450)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4_0.INIT="0xACCC";
// @47:6286
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m4_0 (
	.A(decode_to_execute_INSTRUCTION_18),
	.B(N_3480),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL_0),
	.Z(N_3482)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m4_0.INIT="0xACCC";
// @47:6286
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4_0 (
	.A(dsp_join_kb_9_0),
	.B(N_3512),
	.C(execute_arbitration_isValid),
	.D(decode_to_execute_ENV_CTRL_0),
	.Z(N_3514)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4_0.INIT="0xACCC";
// @47:6286
  LUT4 io_mem_cmd_valid_iv_RNO (
	.A(un1_io_mem_cmd_valid_0_sqmuxa),
	.B(dataCache_1_io_cpu_writeBack_isValid),
	.C(dataCache_1_io_cpu_writeBack_accessError),
	.D(stageB_unaligned_1z),
	.Z(io_mem_cmd_valid_1_sqmuxa)
);
defparam io_mem_cmd_valid_iv_RNO.INIT="0x020A";
// @47:6286
  LUT4 memory_DivPlugin_div_result_0_sqmuxa_1_RNIIKO81 (
	.A(execute_arbitration_isValid),
	.B(decode_to_execute_MEMORY_ENABLE),
	.C(when_DBusCachedPlugin_l458),
	.D(memory_DivPlugin_rs1_0_sqmuxa),
	.Z(when_DataCache_l656)
);
defparam memory_DivPlugin_div_result_0_sqmuxa_1_RNIIKO81.INIT="0x0008";
// @47:6286
  LUT4 ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7_cZ (
	.A(dataCache_1_io_mem_cmd_payload_mask[3]),
	.B(dataWriteCmd_valid),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7)
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7_cZ.INIT="0xC888";
// @47:6286
  LUT4 ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7_cZ (
	.A(dataCache_1_io_mem_cmd_payload_mask[2]),
	.B(dataWriteCmd_valid),
	.C(dataCache_1_io_cpu_execute_refilling),
	.D(_zz_dBus_rsp_valid),
	.Z(ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7)
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7_cZ.INIT="0xC888";
// @47:6286
  LUT4 ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7_cZ (
	.A(dataWriteCmd_valid),
	.B(dataCache_1_io_mem_cmd_payload_mask[1]),
	.C(when_DataCache_l1075),
	.D(GND_0),
	.Z(ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7)
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7_cZ.INIT="0xA8A8";
// @47:6286
  LUT4 ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7_cZ (
	.A(dataWriteCmd_valid),
	.B(dataCache_1_io_mem_cmd_payload_mask[0]),
	.C(when_DataCache_l1075),
	.D(GND_0),
	.Z(ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7)
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7_cZ.INIT="0xA8A8";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[2]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[2]),
	.B(stageB_mmuRsp_physicalAddress[2]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_317)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[2] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[3]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[3]),
	.B(stageB_mmuRsp_physicalAddress[3]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_318)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[3] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[4]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[4]),
	.B(stageB_mmuRsp_physicalAddress[4]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_319)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[4] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[5]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[5]),
	.B(dataCache_1_io_mem_cmd_payload_address[5]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_320)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[5] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[6]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[6]),
	.B(dataCache_1_io_mem_cmd_payload_address[6]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_321)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[6] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[7]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[7]),
	.B(dataCache_1_io_mem_cmd_payload_address[7]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_322)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[7] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[8]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[8]),
	.B(dataCache_1_io_mem_cmd_payload_address[8]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_323)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[8] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[9]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[9]),
	.B(dataCache_1_io_mem_cmd_payload_address[9]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_324)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[9] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[10]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[10]),
	.B(dataCache_1_io_mem_cmd_payload_address[10]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_325)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[10] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[11]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[11]),
	.B(dataCache_1_io_mem_cmd_payload_address[11]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_326)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[11] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[31]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[31]),
	.B(dataCache_1_io_mem_cmd_payload_address[31]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_346)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[31] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[30]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[30]),
	.B(dataCache_1_io_mem_cmd_payload_address[30]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_345)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[30] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[29]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[29]),
	.B(dataCache_1_io_mem_cmd_payload_address[29]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_344)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[29] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[28]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[28]),
	.B(dataCache_1_io_mem_cmd_payload_address[28]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_343)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[28] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[27]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[27]),
	.B(dataCache_1_io_mem_cmd_payload_address[27]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_342)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[27] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[26]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[26]),
	.B(dataCache_1_io_mem_cmd_payload_address[26]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_341)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[26] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[25]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[25]),
	.B(dataCache_1_io_mem_cmd_payload_address[25]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_340)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[25] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[24]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[24]),
	.B(dataCache_1_io_mem_cmd_payload_address[24]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_339)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[24] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[23]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[23]),
	.B(dataCache_1_io_mem_cmd_payload_address[23]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_338)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[23] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[22]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[22]),
	.B(dataCache_1_io_mem_cmd_payload_address[22]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_337)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[22] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[21]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[21]),
	.B(dataCache_1_io_mem_cmd_payload_address[21]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_336)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[21] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[20]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[20]),
	.B(dataCache_1_io_mem_cmd_payload_address[20]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_335)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[20] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[19]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[19]),
	.B(dataCache_1_io_mem_cmd_payload_address[19]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_334)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[19] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[18]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[18]),
	.B(dataCache_1_io_mem_cmd_payload_address[18]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_333)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[18] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[17]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[17]),
	.B(dataCache_1_io_mem_cmd_payload_address[17]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_332)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[17] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[16]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[16]),
	.B(dataCache_1_io_mem_cmd_payload_address[16]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_331)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[16] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[15]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[15]),
	.B(dataCache_1_io_mem_cmd_payload_address[15]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_330)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[15] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[14]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[14]),
	.B(dataCache_1_io_mem_cmd_payload_address[14]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_329)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[14] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[13]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[13]),
	.B(dataCache_1_io_mem_cmd_payload_address[13]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_328)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[13] .INIT="0xCCCA";
// @47:6286
  LUT4 \stageB_mmuRsp_physicalAddress_RNO[12]  (
	.A(execute_to_memory_REGFILE_WRITE_DATA[12]),
	.B(dataCache_1_io_mem_cmd_payload_address[12]),
	.C(when_DBusCachedPlugin_l458),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(N_327)
);
defparam \stageB_mmuRsp_physicalAddress_RNO[12] .INIT="0xCCCA";
// @47:6286
  LUT4 loader_valid_RNO (
	.A(when_DataCache_l1075),
	.B(loader_counter_value_Z[2]),
	.C(loader_counter_value[1]),
	.D(loader_counter_value[0]),
	.Z(loader_counter_willOverflow_i)
);
defparam loader_valid_RNO.INIT="0x7FFF";
// @47:6286
  WIDEFN9 \stageB_dataReadRsp_0_RNILUGI3[2]  (
	.A0(dataCache_1_io_cpu_writeBack_data[2]),
	.B0(dataCache_1_io_cpu_writeBack_data_15),
	.C0(memory_to_writeBack_REGFILE_WRITE_DATA_1),
	.D0(GND_0),
	.A1(dataCache_1_io_cpu_writeBack_data[10]),
	.B1(dataCache_1_io_cpu_writeBack_data_23),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA_1),
	.D1(GND_0),
	.SEL(memory_to_writeBack_REGFILE_WRITE_DATA_0),
	.Z(_zz_writeBack_DBusCachedPlugin_rspShifted_0)
);
defparam \stageB_dataReadRsp_0_RNILUGI3[2] .INIT0="0xcaca";
defparam \stageB_dataReadRsp_0_RNILUGI3[2] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIKS825[10]  (
	.A0(CsrPlugin_csrMapping_readDataInit[10]),
	.B0(_zz_execute_SRC1_8),
	.C0(_zz_execute_SRC2_5_9),
	.D0(when_CsrPlugin_l1180_1z),
	.A1(_zz_execute_SRC1_8),
	.B1(_zz_execute_SRC2_5_9),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_760)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIKS825[10] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIKS825[10] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \_zz_execute_SRC2_5_3_RNII1LQ2[11]  (
	.A0(CsrPlugin_csrMapping_readDataInit[11]),
	.B0(_zz_execute_SRC1_9),
	.C0(_zz_execute_SRC2_5[11]),
	.D0(when_CsrPlugin_l1180_1z),
	.A1(_zz_execute_SRC1_9),
	.B1(_zz_execute_SRC2_5[11]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL_0),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_761)
);
defparam \_zz_execute_SRC2_5_3_RNII1LQ2[11] .INIT0="0xaac0";
defparam \_zz_execute_SRC2_5_3_RNII1LQ2[11] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \stageB_dataReadRsp_0_RNIB4607[10]  (
	.A0(_zz_writeBack_DBusCachedPlugin_rspShifted_5),
	.B0(dataCache_1_io_cpu_writeBack_isValid),
	.C0(memory_to_writeBack_INSTRUCTION[14]),
	.D0(memory_to_writeBack_REGFILE_WRITE_DATA_10),
	.A1(dataCache_1_io_cpu_writeBack_data[10]),
	.B1(dataCache_1_io_cpu_writeBack_data_23),
	.C1(memory_to_writeBack_REGFILE_WRITE_DATA_1),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_2_sn_N_4),
	.Z(N_931)
);
defparam \stageB_dataReadRsp_0_RNIB4607[10] .INIT0="0x3b08";
defparam \stageB_dataReadRsp_0_RNIB4607[10] .INIT1="0xcaca";
// @47:6286
  WIDEFN9 _zz_execute_SHIFT_RIGHT_1_59_RNIUMIB5 (
	.A0(N_55),
	.B0(N_59),
	.C0(_zz_execute_SRC2_5_1),
	.D0(GND_0),
	.A1(N_63),
	.B1(_zz_execute_SHIFT_RIGHT_1_0),
	.C1(_zz_execute_SRC2_5_1),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5_2),
	.Z(N_121_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_59_RNIUMIB5.INIT0="0xcaca";
defparam _zz_execute_SHIFT_RIGHT_1_59_RNIUMIB5.INIT1="0xcaca";
// @47:5898
  FD1P3IX \stageB_waysHitsBeforeInvalidate_reg[0]  (
	.D(stageA_wayHits[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_waysHitsBeforeInvalidate[0])
);
// @47:5898
  FD1P3IX stageB_unaligned (
	.D(N_3939),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_unaligned_1z)
);
// @47:5898
  FD1P3IX stageB_tagsReadRsp_0_error_reg (
	.D(_zz_ways_0_tags_port0[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_tagsReadRsp_0_error)
);
// @47:5898
  FD1P3IX stageB_request_wr (
	.D(execute_to_memory_MEMORY_WR),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_MEMORY_WR)
);
// @47:5898
  FD1P3IX \stageB_request_size[0]  (
	.D(execute_to_memory_INSTRUCTION[12]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[12])
);
// @47:5898
  FD1P3IX \stageB_request_size[1]  (
	.D(execute_to_memory_INSTRUCTION[13]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[13])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress_reg[2]  (
	.D(N_317),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_mmuRsp_physicalAddress[2])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress_reg[3]  (
	.D(N_318),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_mmuRsp_physicalAddress[3])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress_reg[4]  (
	.D(N_319),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_mmuRsp_physicalAddress[4])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[5]  (
	.D(N_320),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[5])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[6]  (
	.D(N_321),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[6])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[7]  (
	.D(N_322),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[7])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[8]  (
	.D(N_323),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[8])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[9]  (
	.D(N_324),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[9])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[10]  (
	.D(N_325),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[10])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[11]  (
	.D(N_326),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[11])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[12]  (
	.D(N_327),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[12])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[13]  (
	.D(N_328),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[13])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[14]  (
	.D(N_329),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[14])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[15]  (
	.D(N_330),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[15])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[16]  (
	.D(N_331),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[16])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[17]  (
	.D(N_332),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[17])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[18]  (
	.D(N_333),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[18])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[19]  (
	.D(N_334),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[19])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[20]  (
	.D(N_335),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[20])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[21]  (
	.D(N_336),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[21])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[22]  (
	.D(N_337),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[22])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[23]  (
	.D(N_338),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[23])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[24]  (
	.D(N_339),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[24])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[25]  (
	.D(N_340),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[25])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[26]  (
	.D(N_341),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[26])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[27]  (
	.D(N_342),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[27])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[28]  (
	.D(N_343),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[28])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[29]  (
	.D(N_344),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[29])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[30]  (
	.D(N_345),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[30])
);
// @47:5898
  FD1P3IX \stageB_mmuRsp_physicalAddress[31]  (
	.D(N_346),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_address[31])
);
// @47:5898
  FD1P3IX stageB_mmuRsp_isIoAccess_rep1 (
	.D(execute_to_memory_REGFILE_WRITE_DATA[31]),
	.SP(when_DataCache_l816),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_mmuRsp_isIoAccess_rep1_1z)
);
// @47:5898
  FD1P3IX stageB_mmuRsp_isIoAccess_fast_reg (
	.D(execute_to_memory_REGFILE_WRITE_DATA[31]),
	.SP(when_DataCache_l816),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_mmuRsp_isIoAccess_fast)
);
// @47:5898
  FD1P3IX stageB_mmuRsp_isIoAccess (
	.D(execute_to_memory_REGFILE_WRITE_DATA[31]),
	.SP(when_DataCache_l816),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_mmuRsp_isIoAccess_1z)
);
// @47:5898
  FD1P3IX \stageB_mask[0]  (
	.D(stageA_mask[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_mask[0])
);
// @47:5898
  FD1P3IX \stageB_mask[1]  (
	.D(stageA_mask[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_mask[1])
);
// @47:5898
  FD1P3IX \stageB_mask[2]  (
	.D(stageA_mask[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_mask[2])
);
// @47:5898
  FD1P3IX \stageB_mask[3]  (
	.D(stageA_mask[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_mask[3])
);
// @47:5961
  FD1P3IX stageB_flusher_waitDone (
	.D(stageB_flusher_start),
	.SP(stageB_flusher_waitDone_en),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(stageB_flusher_waitDone_1z)
);
// @47:5961
  FD1P3JX stageB_flusher_start_reg (
	.D(stageB_flusher_start_2),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(un1_sys_rst),
	.Q(stageB_flusher_start)
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[0]  (
	.D(un1_stageB_flusher_counter[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[0])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[1]  (
	.D(un1_stageB_flusher_counter[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[1])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[2]  (
	.D(un1_stageB_flusher_counter[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[2])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[3]  (
	.D(un1_stageB_flusher_counter[3]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[3])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[4]  (
	.D(un1_stageB_flusher_counter[4]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[4])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[5]  (
	.D(un1_stageB_flusher_counter[5]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[5])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[6]  (
	.D(un1_stageB_flusher_counter[6]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(un1_stageB_flusher_counter_0[6])
);
// @47:5961
  FD1P3IX \stageB_flusher_counter_0_mod[7]  (
	.D(un1_stageB_flusher_counter[7]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(stageB_flusher_start_RNISSEH),
	.Q(dsp_split_kb_28)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[0]  (
	.D(_zz_ways_0_datasymbol_read[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_0)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[1]  (
	.D(_zz_ways_0_datasymbol_read[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_1)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[2]  (
	.D(_zz_ways_0_datasymbol_read[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[2])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[3]  (
	.D(_zz_ways_0_datasymbol_read[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[3])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[4]  (
	.D(_zz_ways_0_datasymbol_read[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[4])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[5]  (
	.D(_zz_ways_0_datasymbol_read[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_5)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[6]  (
	.D(_zz_ways_0_datasymbol_read[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[6])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[7]  (
	.D(_zz_ways_0_datasymbol_read[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_7)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[8]  (
	.D(_zz_ways_0_datasymbol_read_1[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[8])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[9]  (
	.D(_zz_ways_0_datasymbol_read_1[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_9)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[10]  (
	.D(_zz_ways_0_datasymbol_read_1[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[10])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[11]  (
	.D(_zz_ways_0_datasymbol_read_1[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[11])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[12]  (
	.D(_zz_ways_0_datasymbol_read_1[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[12])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[13]  (
	.D(_zz_ways_0_datasymbol_read_1[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_13)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[14]  (
	.D(_zz_ways_0_datasymbol_read_1[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[14])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[15]  (
	.D(_zz_ways_0_datasymbol_read_1[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_15)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[16]  (
	.D(_zz_ways_0_datasymbol_read_2[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_16)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[17]  (
	.D(_zz_ways_0_datasymbol_read_2[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_17)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[18]  (
	.D(_zz_ways_0_datasymbol_read_2[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[18])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[19]  (
	.D(_zz_ways_0_datasymbol_read_2[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[19])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[20]  (
	.D(_zz_ways_0_datasymbol_read_2[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[20])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[21]  (
	.D(_zz_ways_0_datasymbol_read_2[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_21)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[22]  (
	.D(_zz_ways_0_datasymbol_read_2[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[22])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[23]  (
	.D(_zz_ways_0_datasymbol_read_2[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_23)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[24]  (
	.D(_zz_ways_0_datasymbol_read_3[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[24])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[25]  (
	.D(_zz_ways_0_datasymbol_read_3[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_25)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[26]  (
	.D(_zz_ways_0_datasymbol_read_3[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[26])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[27]  (
	.D(_zz_ways_0_datasymbol_read_3[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[27])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[28]  (
	.D(_zz_ways_0_datasymbol_read_3[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[28])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[29]  (
	.D(_zz_ways_0_datasymbol_read_3[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_29)
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0_reg[30]  (
	.D(_zz_ways_0_datasymbol_read_3[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0[30])
);
// @47:5898
  FD1P3IX \stageB_dataReadRsp_0[31]  (
	.D(_zz_ways_0_datasymbol_read_3[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataReadRsp_0_31)
);
// @47:5898
  FD1P3IX \stageB_dataColisions_reg[0]  (
	.D(stageA_dataColisions[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageB_dataColisions[0])
);
// @47:5898
  FD1P3IX \stageA_request_size[0]  (
	.D(decode_to_execute_INSTRUCTION_0),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[12])
);
// @47:5898
  FD1P3IX \stageA_request_size[1]  (
	.D(decode_to_execute_INSTRUCTION_1),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[13])
);
// @47:5898
  FD1P3IX \stageA_mask_reg[0]  (
	.D(stage0_mask[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageA_mask[0])
);
// @47:5898
  FD1P3IX \stageA_mask_reg[1]  (
	.D(stage0_mask[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageA_mask[1])
);
// @47:5898
  FD1P3IX \stageA_mask_reg[2]  (
	.D(stage0_mask[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageA_mask[2])
);
// @47:5898
  FD1P3IX \stageA_mask_reg[3]  (
	.D(stage0_mask[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stageA_mask[3])
);
// @47:5898
  FD1P3IX \stage0_dataColisions_regNextWhen_reg[0]  (
	.D(stage0_dataColisions[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(stage0_dataColisions_regNextWhen[0])
);
// @47:5961
  FD1P3IX memCmdSent_reg (
	.D(when_DBusCachedPlugin_l458),
	.SP(memCmdSent_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(memCmdSent)
);
// @47:5898
  FD1P3IX loader_valid_regNext (
	.D(dataCache_1_io_cpu_execute_refilling),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(loader_valid_regNext_1z)
);
// @47:5961
  FD1P3IX loader_valid (
	.D(loader_counter_willOverflow_i),
	.SP(loader_valid_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dataCache_1_io_cpu_execute_refilling)
);
// @47:5961
  FD1P3IX \loader_counter_value_reg[0]  (
	.D(loader_counter_valueNext[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(loader_counter_value[0])
);
// @47:5961
  FD1P3IX \loader_counter_value_reg[1]  (
	.D(loader_counter_valueNext[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(loader_counter_value[1])
);
// @47:5961
  FD1P3IX \loader_counter_value[2]  (
	.D(loader_counter_valueNext_Z[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(loader_counter_value_Z[2])
);
  LUT4 un4__zz_stageA_dataColisions_0_I_27_0_RNO_cZ (
	.A(dataWriteCmd_payload_address[2]),
	.B(dataCache_1_io_mem_cmd_payload_address[5]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[4]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[5]),
	.Z(un4__zz_stageA_dataColisions_0_I_27_0_RNO)
);
defparam un4__zz_stageA_dataColisions_0_I_27_0_RNO_cZ.INIT="0x8421";
  LUT4 un4__zz_stageA_dataColisions_0_I_27_0_RNO_0_cZ (
	.A(dataCache_1_io_mem_cmd_payload_address[6]),
	.B(dataCache_1_io_mem_cmd_payload_address[7]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[6]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[7]),
	.Z(un4__zz_stageA_dataColisions_0_I_27_0_RNO_0)
);
defparam un4__zz_stageA_dataColisions_0_I_27_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un4__zz_stageA_dataColisions_0_I_15_0_RNO_cZ (
	.A(dataCache_1_io_mem_cmd_payload_address[8]),
	.B(dataCache_1_io_mem_cmd_payload_address[9]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[8]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[9]),
	.Z(un4__zz_stageA_dataColisions_0_I_15_0_RNO)
);
defparam un4__zz_stageA_dataColisions_0_I_15_0_RNO_cZ.INIT="0x8421";
  LUT4 un4__zz_stageA_dataColisions_0_I_15_0_RNO_0_cZ (
	.A(dataCache_1_io_mem_cmd_payload_address[10]),
	.B(dataCache_1_io_mem_cmd_payload_address[11]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[10]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[11]),
	.Z(un4__zz_stageA_dataColisions_0_I_15_0_RNO_0)
);
defparam un4__zz_stageA_dataColisions_0_I_15_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un4__zz_stageA_dataColisions_0_I_1_0_RNO_cZ (
	.A(dataWriteCmd_payload_address[0]),
	.B(dataWriteCmd_payload_address[1]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[2]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[3]),
	.Z(un4__zz_stageA_dataColisions_0_I_1_0_RNO)
);
defparam un4__zz_stageA_dataColisions_0_I_1_0_RNO_cZ.INIT="0x8421";
  LUT4 un4_stage0_dataColisions_0_I_27_0_RNO_cZ (
	.A(dataWriteCmd_payload_address[2]),
	.B(dataCache_1_io_mem_cmd_payload_address[5]),
	.C(execute_SrcPlugin_addSub[4]),
	.D(execute_SrcPlugin_addSub[5]),
	.Z(un4_stage0_dataColisions_0_I_27_0_RNO)
);
defparam un4_stage0_dataColisions_0_I_27_0_RNO_cZ.INIT="0x8421";
  LUT4 un4_stage0_dataColisions_0_I_27_0_RNO_0_cZ (
	.A(dataCache_1_io_mem_cmd_payload_address[6]),
	.B(dataCache_1_io_mem_cmd_payload_address[7]),
	.C(execute_SrcPlugin_addSub[6]),
	.D(execute_SrcPlugin_addSub[7]),
	.Z(un4_stage0_dataColisions_0_I_27_0_RNO_0)
);
defparam un4_stage0_dataColisions_0_I_27_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un4_stage0_dataColisions_0_I_15_0_RNO_cZ (
	.A(dataCache_1_io_mem_cmd_payload_address[8]),
	.B(dataCache_1_io_mem_cmd_payload_address[9]),
	.C(execute_SrcPlugin_addSub[8]),
	.D(execute_SrcPlugin_addSub[9]),
	.Z(un4_stage0_dataColisions_0_I_15_0_RNO)
);
defparam un4_stage0_dataColisions_0_I_15_0_RNO_cZ.INIT="0x8421";
  LUT4 un4_stage0_dataColisions_0_I_15_0_RNO_0_cZ (
	.A(dataCache_1_io_mem_cmd_payload_address[10]),
	.B(dataCache_1_io_mem_cmd_payload_address[11]),
	.C(execute_SrcPlugin_addSub[10]),
	.D(execute_SrcPlugin_addSub[11]),
	.Z(un4_stage0_dataColisions_0_I_15_0_RNO_0)
);
defparam un4_stage0_dataColisions_0_I_15_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un4_stage0_dataColisions_0_I_1_0_RNO_cZ (
	.A(dataWriteCmd_payload_address[0]),
	.B(dataWriteCmd_payload_address[1]),
	.C(execute_SrcPlugin_addSub[2]),
	.D(execute_SrcPlugin_addSub[3]),
	.Z(un4_stage0_dataColisions_0_I_1_0_RNO)
);
defparam un4_stage0_dataColisions_0_I_1_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_39_0_RNO_0_cZ (
	.A(_zz_ways_0_tags_port0[6]),
	.B(_zz_ways_0_tags_port0[7]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[16]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[17]),
	.Z(un2_stageA_wayHits_0_I_39_0_RNO_0)
);
defparam un2_stageA_wayHits_0_I_39_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_51_0_RNO_cZ (
	.A(_zz_ways_0_tags_port0[8]),
	.B(_zz_ways_0_tags_port0[9]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[18]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[19]),
	.Z(un2_stageA_wayHits_0_I_51_0_RNO)
);
defparam un2_stageA_wayHits_0_I_51_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_51_0_RNO_0_cZ (
	.A(_zz_ways_0_tags_port0[10]),
	.B(_zz_ways_0_tags_port0[11]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[20]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[21]),
	.Z(un2_stageA_wayHits_0_I_51_0_RNO_0)
);
defparam un2_stageA_wayHits_0_I_51_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_39_0_RNO_cZ (
	.A(_zz_ways_0_tags_port0[4]),
	.B(_zz_ways_0_tags_port0[5]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[14]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[15]),
	.Z(un2_stageA_wayHits_0_I_39_0_RNO)
);
defparam un2_stageA_wayHits_0_I_39_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_15_0_RNO_0_cZ (
	.A(_zz_ways_0_tags_port0[14]),
	.B(_zz_ways_0_tags_port0[15]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[24]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[25]),
	.Z(un2_stageA_wayHits_0_I_15_0_RNO_0)
);
defparam un2_stageA_wayHits_0_I_15_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_27_0_RNO_cZ (
	.A(_zz_ways_0_tags_port0[16]),
	.B(_zz_ways_0_tags_port0[17]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[26]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[27]),
	.Z(un2_stageA_wayHits_0_I_27_0_RNO)
);
defparam un2_stageA_wayHits_0_I_27_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_27_0_RNO_0_cZ (
	.A(_zz_ways_0_tags_port0[18]),
	.B(_zz_ways_0_tags_port0[19]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[28]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[29]),
	.Z(un2_stageA_wayHits_0_I_27_0_RNO_0)
);
defparam un2_stageA_wayHits_0_I_27_0_RNO_0_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_15_0_RNO_cZ (
	.A(_zz_ways_0_tags_port0[12]),
	.B(_zz_ways_0_tags_port0[13]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[22]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[23]),
	.Z(un2_stageA_wayHits_0_I_15_0_RNO)
);
defparam un2_stageA_wayHits_0_I_15_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_9_0_RNO_cZ (
	.A(_zz_ways_0_tags_port0[20]),
	.B(_zz_ways_0_tags_port0[21]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[30]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[31]),
	.Z(un2_stageA_wayHits_0_I_9_0_RNO)
);
defparam un2_stageA_wayHits_0_I_9_0_RNO_cZ.INIT="0x8421";
  LUT4 un2_stageA_wayHits_0_I_1_0_RNO_cZ (
	.A(_zz_ways_0_tags_port0[2]),
	.B(_zz_ways_0_tags_port0[3]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[12]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[13]),
	.Z(un2_stageA_wayHits_0_I_1_0_RNO)
);
defparam un2_stageA_wayHits_0_I_1_0_RNO_cZ.INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_92 (
	.A(_zz_execute_SRC1_0),
	.B(_zz_execute_SRC1_1),
	.C(_zz_execute_SRC2_5_1),
	.D(_zz_execute_SRC2_5_2),
	.Z(execute_BranchPlugin_eq_0_I_92_1z)
);
defparam execute_BranchPlugin_eq_0_I_92.INIT="0x8421";
  LUT4 \_zz_execute_SRC2_5_3_RNIFAKD2[11]  (
	.A(_zz_execute_SRC1_8),
	.B(_zz_execute_SRC1_9),
	.C(_zz_execute_SRC2_5_9),
	.D(_zz_execute_SRC2_5[11]),
	.Z(_zz_execute_SRC2_5_3_RNIFAKD2_0)
);
defparam \_zz_execute_SRC2_5_3_RNIFAKD2[11] .INIT="0x8421";
// @47:5961
  LUT4 memCmdSent_1_sqmuxa_i_cZ (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_valid),
	.C(when_DBusCachedPlugin_l458),
	.D(GND_0),
	.Z(memCmdSent_1_sqmuxa_i)
);
defparam memCmdSent_1_sqmuxa_i_cZ.INIT="0x4F4F";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_88 (
	.A(N_55),
	.B(N_59),
	.C(_zz_execute_SRC2_5_1),
	.D(GND_0),
	.Z(N_88_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_88.INIT="0xCACA";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2 (
	.A(DBusCachedPlugin_exceptionBus_valid_5),
	.B(N_3517),
	.C(dataCache_1_io_cpu_writeBack_isValid),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA_31),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2.INIT="0xEC4C";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2 (
	.A(DBusCachedPlugin_exceptionBus_valid_5),
	.B(N_3485),
	.C(dataCache_1_io_cpu_writeBack_isValid),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA_30),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2.INIT="0xEC4C";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2 (
	.A(DBusCachedPlugin_exceptionBus_valid_5),
	.B(N_3453),
	.C(dataCache_1_io_cpu_writeBack_isValid),
	.D(memory_to_writeBack_REGFILE_WRITE_DATA_29),
	.Z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2.INIT="0xEC4C";
// @47:5669
  LUT4 \stageA_dataColisions_cZ[0]  (
	.A(dataWriteCmd_valid),
	.B(stage0_dataColisions_regNextWhen[0]),
	.C(un4__zz_stageA_dataColisions_0_I_9_0_S0),
	.D(un10__zz_stageA_dataColisions),
	.Z(stageA_dataColisions[0])
);
defparam \stageA_dataColisions_cZ[0] .INIT="0xCCEC";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_59 (
	.A(N_26),
	.B(N_28),
	.C(_zz_execute_SRC2_5_0),
	.D(GND_0),
	.Z(N_59)
);
defparam _zz_execute_SHIFT_RIGHT_1_59.INIT="0xCACA";
  LUT4 \_zz_execute_SRC2_5_3_RNIJHPC4[11]  (
	.A(N_761),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL_0),
	.D(execute_SrcPlugin_addSub[11]),
	.Z(_zz_decode_RS2[11])
);
defparam \_zz_execute_SRC2_5_3_RNIJHPC4[11] .INIT="0x2E22";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNICPO96[10]  (
	.A(N_760),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL_0),
	.D(execute_SrcPlugin_addSub[10]),
	.Z(_zz_decode_RS2[10])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNICPO96[10] .INIT="0x2E22";
// @47:3255
  LUT4 dataCache_1_io_mem_cmd_s2mPipe_valid (
	.A(dataCache_1_io_mem_cmd_rValid),
	.B(dataCache_1_io_mem_cmd_valid),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_valid_1z)
);
defparam dataCache_1_io_mem_cmd_s2mPipe_valid.INIT="0xEEEE";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4 (
	.A(BranchPlugin_branchExceptionPort_valid),
	.B(N_3514),
	.C(execute_to_memory_BRANCH_CALC[31]),
	.D(GND_0),
	.Z(N_3517)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4.INIT="0xE4E4";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m4 (
	.A(BranchPlugin_branchExceptionPort_valid),
	.B(N_3482),
	.C(execute_to_memory_BRANCH_CALC[30]),
	.D(GND_0),
	.Z(N_3485)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m4.INIT="0xE4E4";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4 (
	.A(BranchPlugin_branchExceptionPort_valid),
	.B(N_3450),
	.C(execute_to_memory_BRANCH_CALC[29]),
	.D(GND_0),
	.Z(N_3453)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4.INIT="0xE4E4";
// @47:5961
  LUT4 loader_valid_1_sqmuxa_i_cZ (
	.A(loader_counter_willOverflow),
	.B(when_DataCache_l1051),
	.C(dataCache_1_io_mem_cmd_payload_size[2]),
	.D(dataCache_1_io_mem_cmd_rValid),
	.Z(loader_valid_1_sqmuxa_i)
);
defparam loader_valid_1_sqmuxa_i_cZ.INIT="0xAABA";
// @47:5808
  LUT4 io_mem_cmd_valid_iv (
	.A(when_DBusCachedPlugin_l458_537),
	.B(io_mem_cmd_valid_1_sqmuxa),
	.C(memCmdSent),
	.D(stageB_mmuRsp_isIoAccess_1z),
	.Z(dataCache_1_io_mem_cmd_valid)
);
defparam io_mem_cmd_valid_iv.INIT="0xCECC";
// @47:5678
  LUT4 when_DataCache_l816_cZ (
	.A(dataCache_1_io_cpu_execute_refilling),
	.B(when_DBusCachedPlugin_l458),
	.C(GND_0),
	.D(GND_0),
	.Z(when_DataCache_l816)
);
defparam when_DataCache_l816_cZ.INIT="0x1111";
// @47:5579
  LUT4 dataWriteCmd_valid_0 (
	.A(dataWriteCmd_valid_0_a3_0),
	.B(io_cpu_redo_0_sqmuxa),
	.C(when_DataCache_l1051),
	.D(when_DataCache_l1075),
	.Z(dataWriteCmd_valid)
);
defparam dataWriteCmd_valid_0.INIT="0xFF08";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[24]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0_8),
	.C(execute_to_memory_REGFILE_WRITE_DATA[24]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_0),
	.Z(_zz_decode_RS2_1[24])
);
defparam \_zz_decode_RS2_1_0_iv[24] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[25]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[25]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[25]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[6]),
	.Z(_zz_decode_RS2_1[25])
);
defparam \_zz_decode_RS2_1_0_iv[25] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[6]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[6]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[6]),
	.D(execute_to_memory_SHIFT_RIGHT_m[25]),
	.Z(_zz_decode_RS2_1[6])
);
defparam \_zz_decode_RS2_1_0_iv[6] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[7]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_1_0),
	.C(execute_to_memory_REGFILE_WRITE_DATA[7]),
	.D(GND_0),
	.Z(_zz_decode_RS2_1[7])
);
defparam \_zz_decode_RS2_1_0_iv[7] .INIT="0xECEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[21]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[21]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[21]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[10]),
	.Z(_zz_decode_RS2_1[21])
);
defparam \_zz_decode_RS2_1_0_iv[21] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[20]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0_4),
	.C(execute_to_memory_REGFILE_WRITE_DATA[20]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_4),
	.Z(_zz_decode_RS2_1[20])
);
defparam \_zz_decode_RS2_1_0_iv[20] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[10]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[10]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[10]),
	.D(execute_to_memory_SHIFT_RIGHT_m[21]),
	.Z(_zz_decode_RS2_1[10])
);
defparam \_zz_decode_RS2_1_0_iv[10] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[11]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[11]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[11]),
	.D(execute_to_memory_SHIFT_RIGHT_m[20]),
	.Z(_zz_decode_RS2_1[11])
);
defparam \_zz_decode_RS2_1_0_iv[11] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[22]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[22]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[22]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[9]),
	.Z(_zz_decode_RS2_1[22])
);
defparam \_zz_decode_RS2_1_0_iv[22] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[23]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[23]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[23]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[8]),
	.Z(_zz_decode_RS2_1[23])
);
defparam \_zz_decode_RS2_1_0_iv[23] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[9]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[9]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[9]),
	.D(execute_to_memory_SHIFT_RIGHT_m[22]),
	.Z(_zz_decode_RS2_1[9])
);
defparam \_zz_decode_RS2_1_0_iv[9] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[8]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[8]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[8]),
	.D(execute_to_memory_SHIFT_RIGHT_m[23]),
	.Z(_zz_decode_RS2_1[8])
);
defparam \_zz_decode_RS2_1_0_iv[8] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[18]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0_2),
	.C(execute_to_memory_REGFILE_WRITE_DATA[18]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_6),
	.Z(_zz_decode_RS2_1[18])
);
defparam \_zz_decode_RS2_1_0_iv[18] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[19]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[19]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[19]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0[12]),
	.Z(_zz_decode_RS2_1[19])
);
defparam \_zz_decode_RS2_1_0_iv[19] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[12]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[12]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[12]),
	.D(execute_to_memory_SHIFT_RIGHT_m[19]),
	.Z(_zz_decode_RS2_1[12])
);
defparam \_zz_decode_RS2_1_0_iv[12] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[13]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[13]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[13]),
	.D(execute_to_memory_SHIFT_RIGHT_m[18]),
	.Z(_zz_decode_RS2_1[13])
);
defparam \_zz_decode_RS2_1_0_iv[13] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[15]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[15]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[15]),
	.D(execute_to_memory_SHIFT_RIGHT_m[16]),
	.Z(_zz_decode_RS2_1[15])
);
defparam \_zz_decode_RS2_1_0_iv[15] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[16]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0_0),
	.C(execute_to_memory_REGFILE_WRITE_DATA[16]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_8),
	.Z(_zz_decode_RS2_1[16])
);
defparam \_zz_decode_RS2_1_0_iv[16] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[17]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0_1),
	.C(execute_to_memory_REGFILE_WRITE_DATA[17]),
	.D(execute_to_memory_SHIFT_RIGHT_m_0_7),
	.Z(_zz_decode_RS2_1[17])
);
defparam \_zz_decode_RS2_1_0_iv[17] .INIT="0xFFEC";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv[14]  (
	.A(_zz_decode_RS2_1_2_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[14]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[14]),
	.D(execute_to_memory_SHIFT_RIGHT_m[17]),
	.Z(_zz_decode_RS2_1[14])
);
defparam \_zz_decode_RS2_1_0_iv[14] .INIT="0xFFEC";
// @47:5520
  LUT4 tagsWriteCmd_valid_iv (
	.A(loader_counter_willOverflow),
	.B(when_DataCache_l1051),
	.C(dsp_split_kb_28),
	.D(GND_0),
	.Z(tagsWriteCmd_valid)
);
defparam tagsWriteCmd_valid_iv.INIT="0xABAB";
// @47:5791
  LUT4 un1_io_mem_cmd_valid_0_sqmuxa_cZ (
	.A(io_cpu_redo_0_sqmuxa),
	.B(memCmdSent),
	.C(dataCache_1_io_mem_cmd_payload_size[2]),
	.D(memory_to_writeBack_MEMORY_WR),
	.Z(un1_io_mem_cmd_valid_0_sqmuxa)
);
defparam un1_io_mem_cmd_valid_0_sqmuxa_cZ.INIT="0xBA30";
// @47:5657
  LUT4 un10__zz_stageA_dataColisions_cZ (
	.A(dataWriteCmd_payload_mask[0]),
	.B(stageA_mask[0]),
	.C(un6__zz_stageA_dataColisions[1]),
	.D(un10__zz_stageA_dataColisions_0),
	.Z(un10__zz_stageA_dataColisions)
);
defparam un10__zz_stageA_dataColisions_cZ.INIT="0x0700";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_1[7]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(_zz_decode_RS2_1_0_iv_0[7]),
	.C(execute_to_memory_SHIFT_RIGHT[24]),
	.D(GND_0),
	.Z(_zz_decode_RS2_1_0_iv_1_0)
);
defparam \_zz_decode_RS2_1_0_iv_1[7] .INIT="0xECEC";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4_1 (
	.A(IBusCachedPlugin_decodeExceptionPort_valid),
	.B(dsp_join_kb_4_0),
	.C(dsp_join_kb_8_0),
	.D(GND_0),
	.Z(N_3512)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m4_1.INIT="0xE4E4";
// @48:1683
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4_1 (
	.A(IBusCachedPlugin_decodeExceptionPort_valid),
	.B(dsp_join_kb_7_0),
	.C(dsp_join_kb_18_0),
	.D(GND_0),
	.Z(N_3448)
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m4_1.INIT="0xD8D8";
  LUT4 io_cpu_redo_1_sqmuxa_RNIMM8R (
	.A(dataCache_1_io_mem_cmd_payload_size[2]),
	.B(dataCache_1_io_mem_cmd_rData_size[2]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_size[2])
);
defparam io_cpu_redo_1_sqmuxa_RNIMM8R.INIT="0xCACA";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_5 (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[6]),
	.C(dataCache_1_io_mem_cmd_payload_address[11]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[6])
);
defparam ways_0_tags_ways_0_tags_0_RNO_5.INIT="0xE4E4";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_4 (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[5]),
	.C(dataCache_1_io_mem_cmd_payload_address[10]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[5])
);
defparam ways_0_tags_ways_0_tags_0_RNO_4.INIT="0xE4E4";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_3 (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[4]),
	.C(dataCache_1_io_mem_cmd_payload_address[9]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[4])
);
defparam ways_0_tags_ways_0_tags_0_RNO_3.INIT="0xE4E4";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_2 (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[3]),
	.C(dataCache_1_io_mem_cmd_payload_address[8]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[3])
);
defparam ways_0_tags_ways_0_tags_0_RNO_2.INIT="0xE4E4";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_1 (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[2]),
	.C(dataCache_1_io_mem_cmd_payload_address[7]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[2])
);
defparam ways_0_tags_ways_0_tags_0_RNO_1.INIT="0xE4E4";
  LUT4 ways_0_tags_ways_0_tags_0_RNO_0 (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[1]),
	.C(dataCache_1_io_mem_cmd_payload_address[6]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[1])
);
defparam ways_0_tags_ways_0_tags_0_RNO_0.INIT="0xE4E4";
  LUT4 ways_0_tags_ways_0_tags_0_0_RNO (
	.A(loader_counter_willOverflow),
	.B(un1_stageB_flusher_counter_0[0]),
	.C(dataCache_1_io_mem_cmd_payload_address[5]),
	.D(GND_0),
	.Z(tagsWriteCmd_payload_address[0])
);
defparam ways_0_tags_ways_0_tags_0_0_RNO.INIT="0xE4E4";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO_0 (
	.A(N_185),
	.B(_zz_memory_DivPlugin_rs1_1z),
	.C(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.D(memory_DivPlugin_rs1_0_sqmuxa),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_0)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO_0.INIT="0x0F66";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0_RNO (
	.A(execute_RS1_0),
	.B(_zz_memory_DivPlugin_rs1_1z),
	.C(memory_DivPlugin_rs1[0]),
	.D(memory_DivPlugin_rs1_0_sqmuxa),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_1)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0_RNO.INIT="0xF066";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[1]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[0]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_2)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[2]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[0]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_3)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[3]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[1]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_4)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[4]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[2]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_5)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[5]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[3]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_6)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[6]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[4]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_7)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[7]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[5]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_8)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[8]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[1]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_9)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[9]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[2]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_10)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[10]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[3]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_11)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[11]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[4]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_12)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[12]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[6]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_13)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[13]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[5]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_14)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[14]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[7]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_15)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[15]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[8]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_16)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[16]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[9]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_17)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[17]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[6]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_18)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[18]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[10]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_19)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[19]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[7]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_20)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[20]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[11]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_21)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[21]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[12]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_22)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[22]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[13]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_23)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[23]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[14]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_24)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[24]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_12[8]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_25)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[25]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[15]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_26)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[26]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[16]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_27)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[27]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[17]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_28)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0_RNO_0.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0_RNO (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[28]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[18]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_29)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0_RNO.INIT="0xC5CA";
// @47:4950
  LUT4 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0_RNO_0 (
	.A(_zz_memory_DivPlugin_rs1_1z),
	.B(memory_DivPlugin_rs1[29]),
	.C(memory_DivPlugin_rs1_0_sqmuxa),
	.D(dsp_join_kb_11[19]),
	.Z(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_30)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0_RNO_0.INIT="0xC5CA";
// @47:5772
  LUT4 io_cpu_redo (
	.A(io_cpu_redo_0_sqmuxa_0),
	.B(io_cpu_redo_0_sqmuxa_1_1),
	.C(loader_valid_regNext_1z),
	.D(dataCache_1_io_cpu_execute_refilling),
	.Z(dataCache_1_io_cpu_redo)
);
defparam io_cpu_redo.INIT="0x8F88";
// @47:5817
  LUT4 \io_mem_cmd_payload_address_1[2]  (
	.A(stageB_mmuRsp_physicalAddress[2]),
	.B(dataCache_1_io_mem_cmd_payload_size[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_payload_address[2])
);
defparam \io_mem_cmd_payload_address_1[2] .INIT="0x2222";
// @47:5845
  LUT4 \io_mem_cmd_payload_size_1[0]  (
	.A(dataCache_1_io_mem_cmd_payload_size[2]),
	.B(memory_to_writeBack_INSTRUCTION[12]),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_payload_size[0])
);
defparam \io_mem_cmd_payload_size_1[0] .INIT="0xEEEE";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3[11]  (
	.A(N_1132),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast_0),
	.Z(_zz_execute_SrcPlugin_addSub_3_1)
);
defparam \_zz_execute_SrcPlugin_addSub_3[11] .INIT="0x1ED2";
// @47:5845
  LUT4 \io_mem_cmd_payload_size_1[1]  (
	.A(dataCache_1_io_mem_cmd_payload_size[2]),
	.B(memory_to_writeBack_INSTRUCTION[13]),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_payload_size[1])
);
defparam \io_mem_cmd_payload_size_1[1] .INIT="0x4444";
// @47:5817
  LUT4 \io_mem_cmd_payload_address_1[4]  (
	.A(stageB_mmuRsp_physicalAddress[4]),
	.B(dataCache_1_io_mem_cmd_payload_size[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_payload_address[4])
);
defparam \io_mem_cmd_payload_address_1[4] .INIT="0x2222";
// @47:5885
  LUT4 \loader_counter_value_RNO[2]  (
	.A(loader_counter_value[0]),
	.B(loader_counter_value[1]),
	.C(loader_counter_value_Z[2]),
	.D(when_DataCache_l1075),
	.Z(loader_counter_valueNext_Z[2])
);
defparam \loader_counter_value_RNO[2] .INIT="0x78F0";
// @47:5817
  LUT4 \io_mem_cmd_payload_address_1[3]  (
	.A(stageB_mmuRsp_physicalAddress[3]),
	.B(dataCache_1_io_mem_cmd_payload_size[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_payload_address[3])
);
defparam \io_mem_cmd_payload_address_1[3] .INIT="0x2222";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3[25]  (
	.A(N_1146),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SrcPlugin_addSub_3_15)
);
defparam \_zz_execute_SrcPlugin_addSub_3[25] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3[10]  (
	.A(N_1131),
	.B(N_4148),
	.C(decode_to_execute_INSTRUCTION_18),
	.D(decode_to_execute_SRC_USE_SUB_LESS),
	.Z(_zz_execute_SrcPlugin_addSub_3_0)
);
defparam \_zz_execute_SrcPlugin_addSub_3[10] .INIT="0x1DE2";
// @47:5656
  LUT4 \dataCache_1.stage0_mask_9  (
	.A(decode_to_execute_INSTRUCTION_0),
	.B(decode_to_execute_INSTRUCTION_1),
	.C(execute_SrcPlugin_addSub[0]),
	.D(execute_SrcPlugin_addSub[1]),
	.Z(stage0_mask[2])
);
defparam \dataCache_1.stage0_mask_9 .INIT="0x0FEC";
// @47:5657
  LUT4 un10__zz_stageA_dataColisions_0_cZ (
	.A(stageA_mask[2]),
	.B(un6__zz_stageA_dataColisions[3]),
	.C(when_DataCache_l1075),
	.D(dataCache_1_io_mem_cmd_payload_mask[2]),
	.Z(un10__zz_stageA_dataColisions_0)
);
defparam un10__zz_stageA_dataColisions_0_cZ.INIT="0x1113";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[14]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[14]),
	.C(memory_DivPlugin_div_result_mod_Q[14]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[14])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[14] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[22]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[22]),
	.C(memory_DivPlugin_div_result_mod_Q[22]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[22])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[22] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[10]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[10]),
	.C(memory_DivPlugin_div_result_mod_Q[10]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[10])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[10] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[16]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[16]),
	.C(memory_DivPlugin_div_result_mod_Q[16]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0_0)
);
defparam \_zz_decode_RS2_1_0_iv_0[16] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[11]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[11]),
	.C(memory_DivPlugin_div_result_mod_Q[11]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[11])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[11] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[17]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[17]),
	.C(memory_DivPlugin_div_result_mod_Q[17]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0_1)
);
defparam \_zz_decode_RS2_1_0_iv_0[17] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[6]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[6]),
	.C(memory_DivPlugin_div_result_mod_Q[6]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[6])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[6] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[19]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[19]),
	.C(memory_DivPlugin_div_result_mod_Q[19]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[19])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[19] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[23]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[23]),
	.C(memory_DivPlugin_div_result_mod_Q[23]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[23])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[23] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[12]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[12]),
	.C(memory_DivPlugin_div_result_mod_Q[12]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[12])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[12] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[24]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[24]),
	.C(memory_DivPlugin_div_result_mod_Q[24]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0_8)
);
defparam \_zz_decode_RS2_1_0_iv_0[24] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[20]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[20]),
	.C(memory_DivPlugin_div_result_mod_Q[20]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0_4)
);
defparam \_zz_decode_RS2_1_0_iv_0[20] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[8]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[8]),
	.C(memory_DivPlugin_div_result_mod_Q[8]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[8])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[8] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[9]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[9]),
	.C(memory_DivPlugin_div_result_mod_Q[9]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[9])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[9] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[13]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[13]),
	.C(memory_DivPlugin_div_result_mod_Q[13]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[13])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[13] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[15]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[15]),
	.C(memory_DivPlugin_div_result_mod_Q[15]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[15])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[15] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[25]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[25]),
	.C(memory_DivPlugin_div_result_mod_Q[25]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[25])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[25] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0[18]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[18]),
	.C(memory_DivPlugin_div_result_mod_Q[18]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0_2)
);
defparam \_zz_decode_RS2_1_0_iv_0[18] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[7]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[7]),
	.C(memory_DivPlugin_div_result_mod_Q[7]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[7])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[7] .INIT="0xF888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_0_cZ[21]  (
	.A(_zz_decode_RS2_1_1_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[21]),
	.C(memory_DivPlugin_div_result_mod_Q[21]),
	.D(when_MulDivIterativePlugin_l128),
	.Z(_zz_decode_RS2_1_0_iv_0[21])
);
defparam \_zz_decode_RS2_1_0_iv_0_cZ[21] .INIT="0xF888";
// @47:5656
  LUT4 \dataCache_1.stage0_mask_10  (
	.A(decode_to_execute_INSTRUCTION_0),
	.B(decode_to_execute_INSTRUCTION_1),
	.C(execute_SrcPlugin_addSub[0]),
	.D(execute_SrcPlugin_addSub[1]),
	.Z(stage0_mask[3])
);
defparam \dataCache_1.stage0_mask_10 .INIT="0xFECC";
// @47:5950
  LUT4 un21_stageB_unaligned_i_0 (
	.A(execute_to_memory_INSTRUCTION[12]),
	.B(execute_to_memory_INSTRUCTION[13]),
	.C(execute_to_memory_REGFILE_WRITE_DATA[0]),
	.D(execute_to_memory_REGFILE_WRITE_DATA[1]),
	.Z(N_3939)
);
defparam un21_stageB_unaligned_i_0.INIT="0x6460";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[6]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[25]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[25])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[6] .INIT="0x8888";
// @47:2608
  LUT4 \execute_to_memory_SHIFT_RIGHT_m_0[7]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[7]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_0)
);
defparam \execute_to_memory_SHIFT_RIGHT_m_0[7] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[25]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[6]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[6])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[25] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[10]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[21]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[21])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[10] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[11]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[20]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[20])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[11] .INIT="0x8888";
// @47:2608
  LUT4 \execute_to_memory_SHIFT_RIGHT_m_0[11]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[11]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_4)
);
defparam \execute_to_memory_SHIFT_RIGHT_m_0[11] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[21]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[10]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[10])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[21] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[8]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[23]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[23])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[8] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[9]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[22]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[22])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[9] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[22]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[9]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[9])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[22] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[23]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[8]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[8])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[23] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[12]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[19]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[19])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[12] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[13]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[18]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[18])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[13] .INIT="0x8888";
// @47:2608
  LUT4 \execute_to_memory_SHIFT_RIGHT_m_0[13]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[13]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_6)
);
defparam \execute_to_memory_SHIFT_RIGHT_m_0[13] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[19]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[12]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0[12])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[19] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[14]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[17]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[17])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[14] .INIT="0x8888";
// @47:2608
  LUT4 \_zz_decode_RS2_1_0_iv_RNO[15]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[16]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m[16])
);
defparam \_zz_decode_RS2_1_0_iv_RNO[15] .INIT="0x8888";
// @47:2608
  LUT4 \execute_to_memory_SHIFT_RIGHT_m_0[15]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[15]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_8)
);
defparam \execute_to_memory_SHIFT_RIGHT_m_0[15] .INIT="0x8888";
// @47:2608
  LUT4 \execute_to_memory_SHIFT_RIGHT_m_0[14]  (
	.A(_zz_decode_RS2_1_0_sqmuxa),
	.B(execute_to_memory_SHIFT_RIGHT[14]),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_to_memory_SHIFT_RIGHT_m_0_7)
);
defparam \execute_to_memory_SHIFT_RIGHT_m_0[14] .INIT="0x8888";
// @47:5656
  LUT4 \dataCache_1.stage0_mask_8  (
	.A(decode_to_execute_INSTRUCTION_0),
	.B(decode_to_execute_INSTRUCTION_1),
	.C(execute_SrcPlugin_addSub[0]),
	.D(execute_SrcPlugin_addSub[1]),
	.Z(stage0_mask[1])
);
defparam \dataCache_1.stage0_mask_8 .INIT="0x00FE";
  LUT4 stageB_flusher_start_RNISSEH_cZ (
	.A(un1_sys_rst),
	.B(stageB_flusher_start),
	.C(GND_0),
	.D(GND_0),
	.Z(stageB_flusher_start_RNISSEH)
);
defparam stageB_flusher_start_RNISSEH_cZ.INIT="0xEEEE";
// @47:3619
  LUT4 \_zz_execute_SRC2_5_3[11]  (
	.A(N_1132),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5[11])
);
defparam \_zz_execute_SRC2_5_3[11] .INIT="0xBE82";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0_RNI6OVP[24]  (
	.A(N_1055),
	.B(decode_to_execute_INSTRUCTION_1),
	.C(dsp_join_kb_14_8),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_16)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0_RNI6OVP[24] .INIT="0xE2E2";
// @47:5898
  LUT4 io_cpu_redo_1_sqmuxa (
	.A(stageB_mmuRsp_isIoAccess_1z),
	.B(stageB_waysHitsBeforeInvalidate[0]),
	.C(dataCache_1_io_cpu_writeBack_isValid),
	.D(memory_to_writeBack_MEMORY_WR),
	.Z(dataCache_1_io_mem_cmd_payload_size[2])
);
defparam io_cpu_redo_1_sqmuxa.INIT="0x0010";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[10]  (
	.A(CsrPlugin_mepc_0),
	.B(CsrPlugin_csrMapping_readDataInit_0[10]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[10])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[10] .INIT="0xECEC";
// @47:5883
  LUT4 loader_counter_willOverflow_cZ (
	.A(loader_counter_value[0]),
	.B(loader_counter_value[1]),
	.C(loader_counter_value_Z[2]),
	.D(when_DataCache_l1075),
	.Z(loader_counter_willOverflow)
);
defparam loader_counter_willOverflow_cZ.INIT="0x8000";
// @47:5987
  LUT4 stageB_flusher_start_2_3_cZ (
	.A(stageB_flusher_start),
	.B(stageB_flusher_start_2_0),
	.C(decode_to_execute_MEMORY_MANAGMENT),
	.D(execute_arbitration_isValid),
	.Z(stageB_flusher_start_2_3)
);
defparam stageB_flusher_start_2_3_cZ.INIT="0x4000";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[0]  (
	.A(N_717),
	.B(decode_to_execute_INSTRUCTION_0),
	.C(decode_to_execute_INSTRUCTION_1),
	.D(execute_RS2_5),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_0)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[0] .INIT="0xFE02";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[1]  (
	.A(N_718),
	.B(decode_to_execute_INSTRUCTION_0),
	.C(decode_to_execute_INSTRUCTION_1),
	.D(execute_RS2_6),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_1)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[1] .INIT="0xFE02";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[2]  (
	.A(N_719),
	.B(N_727),
	.C(decode_to_execute_INSTRUCTION_0),
	.D(decode_to_execute_INSTRUCTION_1),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_2)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[2] .INIT="0xCCCA";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[4]  (
	.A(N_722),
	.B(decode_to_execute_INSTRUCTION_0),
	.C(decode_to_execute_INSTRUCTION_1),
	.D(execute_RS2_10),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_5)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[4] .INIT="0xFE02";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[3]  (
	.A(N_728),
	.B(decode_to_execute_INSTRUCTION_0),
	.C(decode_to_execute_INSTRUCTION_1),
	.D(execute_RS2_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_3)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[3] .INIT="0xABA8";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[0]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.B(memory_DivPlugin_rs2_1_0_0_0),
	.C(dsp_join_kb_15[0]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[0])
);
defparam \memory_DivPlugin_accumulator_7_cZ[0] .INIT="0xB4B4";
// @47:5711
  LUT4 \io_cpu_writeBack_haltIt_7.m1_e  (
	.A(stageB_waysHitsBeforeInvalidate[0]),
	.B(dataCache_1_io_mem_cmd_rValid),
	.C(memory_to_writeBack_MEMORY_WR),
	.D(GND_0),
	.Z(N_6_mux)
);
defparam \io_cpu_writeBack_haltIt_7.m1_e .INIT="0x3A3A";
// @47:5961
  LUT4 stageB_flusher_waitDone_en_cZ (
	.A(stageB_flusher_start),
	.B(stageB_flusher_waitDone_1z),
	.C(dsp_split_kb_28),
	.D(GND_0),
	.Z(stageB_flusher_waitDone_en)
);
defparam stageB_flusher_waitDone_en_cZ.INIT="0xEAEA";
// @47:4942
  LUT4 memory_DivPlugin_div_result_0_sqmuxa_1 (
	.A(execute_to_memory_IS_DIV),
	.B(memory_DivPlugin_div_done),
	.C(memory_arbitration_isValid),
	.D(GND_0),
	.Z(memory_DivPlugin_rs1_0_sqmuxa)
);
defparam memory_DivPlugin_div_result_0_sqmuxa_1.INIT="0x2020";
// @47:5787
  LUT4 io_cpu_writeBack_unalignedAccess (
	.A(stageB_unaligned_1z),
	.B(memory_to_writeBack_MEMORY_ENABLE),
	.C(writeBack_arbitration_isValid),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_unalignedAccess)
);
defparam io_cpu_writeBack_unalignedAccess.INIT="0x8080";
// @47:5898
  LUT4 io_cpu_redo_0_sqmuxa_0_cZ (
	.A(stageB_mmuRsp_isIoAccess_fast),
	.B(stageB_waysHitsBeforeInvalidate[0]),
	.C(memory_to_writeBack_MEMORY_WR),
	.D(GND_0),
	.Z(io_cpu_redo_0_sqmuxa_0)
);
defparam io_cpu_redo_0_sqmuxa_0_cZ.INIT="0x5454";
// @47:5779
  LUT4 io_cpu_writeBack_accessError (
	.A(stageB_mmuRsp_isIoAccess_fast),
	.B(stageB_tagsReadRsp_0_error),
	.C(stageB_waysHitsBeforeInvalidate[0]),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_accessError)
);
defparam io_cpu_writeBack_accessError.INIT="0x4040";
// @47:4337
  LUT4 _zz_memory_DivPlugin_rs1 (
	.A(decode_to_execute_IS_DIV),
	.B(decode_to_execute_IS_RS1_SIGNED),
	.C(dsp_join_kb_12[9]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_rs1_1z)
);
defparam _zz_memory_DivPlugin_rs1.INIT="0x8080";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0_cZ[10]  (
	.A(CsrPlugin_mtval_0),
	.B(_zz_CsrPlugin_csrMapping_readDataInit_0),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0[10])
);
defparam \CsrPlugin_csrMapping_readDataInit_0_cZ[10] .INIT="0xECA0";
// @47:5898
  LUT4 io_cpu_redo_0_sqmuxa_1_1_cZ (
	.A(stageB_dataColisions[0]),
	.B(memory_to_writeBack_MEMORY_ENABLE),
	.C(memory_to_writeBack_MEMORY_WR),
	.D(writeBack_arbitration_isValid),
	.Z(io_cpu_redo_0_sqmuxa_1_1)
);
defparam io_cpu_redo_0_sqmuxa_1_1_cZ.INIT="0x0800";
// @47:5987
  LUT4 stageB_flusher_start_2_2_cZ (
	.A(loader_valid_regNext_1z),
	.B(dataCache_1_io_cpu_execute_refilling),
	.C(execute_to_memory_MEMORY_ENABLE),
	.D(memory_arbitration_isValid),
	.Z(stageB_flusher_start_2_2)
);
defparam stageB_flusher_start_2_2_cZ.INIT="0x0BBB";
// @47:3295
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF_0[24]  (
	.A(N_717),
	.B(decode_to_execute_INSTRUCTION_0),
	.C(execute_RS2_5),
	.D(GND_0),
	.Z(N_1055)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF_0[24] .INIT="0xE2E2";
// @47:3619
  LUT4 \_zz_execute_SRC2_5_1[11]  (
	.A(N_728),
	.B(decode_to_execute_PC_0_0_mod[3]),
	.C(decode_to_execute_SRC2_CTRL_1_rep1),
	.D(GND_0),
	.Z(N_1132)
);
defparam \_zz_execute_SRC2_5_1[11] .INIT="0xCACA";
  LUT4 \_zz_execute_MEMORY_STORE_DATA_RF[0]  (
	.A(N_717),
	.B(decode_to_execute_INSTRUCTION_1),
	.C(dsp_join_kb_14_0),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF_8)
);
defparam \_zz_execute_MEMORY_STORE_DATA_RF[0] .INIT="0xE2E2";
// @47:5858
  LUT4 when_DataCache_l980 (
	.A(_zz_dBus_rsp_valid),
	.B(dataCache_1_io_mem_cmd_rValid),
	.C(memory_to_writeBack_MEMORY_WR),
	.D(GND_0),
	.Z(when_DataCache_l980_1z)
);
defparam when_DataCache_l980.INIT="0x3A3A";
// @47:3259
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]  (
	.A(dataCache_1_io_mem_cmd_payload_data[27]),
	.B(dataCache_1_io_mem_cmd_rData_data_0),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data_0)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_payload_data[27] .INIT="0xCACA";
  LUT4 \stageB_mmuRsp_physicalAddress_RNIEOF91[10]  (
	.A(dataCache_1_io_mem_cmd_payload_address[10]),
	.B(dataCache_1_io_mem_cmd_rData_address_8),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address_8)
);
defparam \stageB_mmuRsp_physicalAddress_RNIEOF91[10] .INIT="0xCACA";
  LUT4 \stageA_request_size_RNI2OIL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[30]),
	.C(dsp_join_kb_15[31]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[30])
);
defparam \stageA_request_size_RNI2OIL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNII6HL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[29]),
	.C(dsp_join_kb_15[30]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[29])
);
defparam \stageA_request_size_RNII6HL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIG4HL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[28]),
	.C(dsp_join_kb_15[29]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[28])
);
defparam \stageA_request_size_RNIG4HL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIE2HL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[27]),
	.C(dsp_join_kb_15[28]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[27])
);
defparam \stageA_request_size_RNIE2HL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIC0HL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[26]),
	.C(dsp_join_kb_15[27]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[26])
);
defparam \stageA_request_size_RNIC0HL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIAUGL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[25]),
	.C(dsp_join_kb_15[26]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[25])
);
defparam \stageA_request_size_RNIAUGL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI8SGL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[24]),
	.C(dsp_join_kb_15[25]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[24])
);
defparam \stageA_request_size_RNI8SGL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI6QGL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[23]),
	.C(dsp_join_kb_15[24]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[23])
);
defparam \stageA_request_size_RNI6QGL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI4OGL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[22]),
	.C(dsp_join_kb_15[23]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[22])
);
defparam \stageA_request_size_RNI4OGL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI2MGL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[21]),
	.C(dsp_join_kb_15[22]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[21])
);
defparam \stageA_request_size_RNI2MGL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI0KGL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[20]),
	.C(dsp_join_kb_15[21]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[20])
);
defparam \stageA_request_size_RNI0KGL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIG2FL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[19]),
	.C(dsp_join_kb_15[20]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[19])
);
defparam \stageA_request_size_RNIG2FL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIE0FL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[18]),
	.C(dsp_join_kb_15[19]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[18])
);
defparam \stageA_request_size_RNIE0FL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNICUEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[17]),
	.C(dsp_join_kb_15[18]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[17])
);
defparam \stageA_request_size_RNICUEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIASEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[16]),
	.C(dsp_join_kb_15[17]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[16])
);
defparam \stageA_request_size_RNIASEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI8QEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[15]),
	.C(dsp_join_kb_15[16]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[15])
);
defparam \stageA_request_size_RNI8QEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI6OEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[14]),
	.C(dsp_join_kb_15[15]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[14])
);
defparam \stageA_request_size_RNI6OEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI4MEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[13]),
	.C(dsp_join_kb_15[14]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[13])
);
defparam \stageA_request_size_RNI4MEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI2KEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[12]),
	.C(dsp_join_kb_15[13]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[12])
);
defparam \stageA_request_size_RNI2KEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI0IEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[11]),
	.C(dsp_join_kb_15[12]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[11])
);
defparam \stageA_request_size_RNI0IEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIUFEL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[10]),
	.C(dsp_join_kb_15[11]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[10])
);
defparam \stageA_request_size_RNIUFEL[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIED8D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[9]),
	.C(dsp_join_kb_15[10]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[9])
);
defparam \stageA_request_size_RNIED8D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNICB8D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[8]),
	.C(dsp_join_kb_15[9]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[8])
);
defparam \stageA_request_size_RNICB8D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIA98D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[7]),
	.C(dsp_join_kb_15[8]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[7])
);
defparam \stageA_request_size_RNIA98D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI878D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[6]),
	.C(dsp_join_kb_15[7]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[6])
);
defparam \stageA_request_size_RNI878D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI658D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[5]),
	.C(dsp_join_kb_15[6]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[5])
);
defparam \stageA_request_size_RNI658D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI438D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[4]),
	.C(dsp_join_kb_15[5]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[4])
);
defparam \stageA_request_size_RNI438D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI218D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[3]),
	.C(dsp_join_kb_15[4]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[3])
);
defparam \stageA_request_size_RNI218D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI0V7D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[2]),
	.C(dsp_join_kb_15[3]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[2])
);
defparam \stageA_request_size_RNI0V7D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNIUS7D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[1]),
	.C(dsp_join_kb_15[2]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[1])
);
defparam \stageA_request_size_RNIUS7D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNISQ7D[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(memory_DivPlugin_rs1[0]),
	.C(dsp_join_kb_15[1]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[0])
);
defparam \stageA_request_size_RNISQ7D[1] .INIT="0xE4E4";
  LUT4 \stageA_request_size_RNI4QIL[1]  (
	.A(execute_to_memory_INSTRUCTION[13]),
	.B(dsp_join_kb_15[0]),
	.C(dsp_join_kb_15[32]),
	.D(GND_0),
	.Z(_zz_memory_DivPlugin_div_result[31])
);
defparam \stageA_request_size_RNI4QIL[1] .INIT="0xE4E4";
  LUT4 \stageB_dataReadRsp_0_RNIFOFJ[23]  (
	.A(dBusWishbone_DAT_MISO_regNext[23]),
	.B(stageB_dataReadRsp_0_23),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_20)
);
defparam \stageB_dataReadRsp_0_RNIFOFJ[23] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIDOHJ[31]  (
	.A(dBusWishbone_DAT_MISO_regNext[31]),
	.B(stageB_dataReadRsp_0_31),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_28)
);
defparam \stageB_dataReadRsp_0_RNIDOHJ[31] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIHQUQ[6]  (
	.A(dBusWishbone_DAT_MISO_regNext[6]),
	.B(stageB_dataReadRsp_0[6]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_3)
);
defparam \stageB_dataReadRsp_0_RNIHQUQ[6] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI4BIL[22]  (
	.A(dBusWishbone_DAT_MISO_regNext[22]),
	.B(stageB_dataReadRsp_0[22]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_19)
);
defparam \stageB_dataReadRsp_0_RNI4BIL[22] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI6BGL[14]  (
	.A(dBusWishbone_DAT_MISO_regNext[14]),
	.B(stageB_dataReadRsp_0[14]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_11)
);
defparam \stageB_dataReadRsp_0_RNI6BGL[14] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI2BKL[30]  (
	.A(dBusWishbone_DAT_MISO_regNext[30]),
	.B(stageB_dataReadRsp_0[30]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_27)
);
defparam \stageB_dataReadRsp_0_RNI2BKL[30] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIBKFJ[21]  (
	.A(dBusWishbone_DAT_MISO_regNext[21]),
	.B(stageB_dataReadRsp_0_21),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_18)
);
defparam \stageB_dataReadRsp_0_RNIBKFJ[21] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIR4GJ[29]  (
	.A(dBusWishbone_DAT_MISO_regNext[29]),
	.B(stageB_dataReadRsp_0_29),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_26)
);
defparam \stageB_dataReadRsp_0_RNIR4GJ[29] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIDMUQ[4]  (
	.A(dBusWishbone_DAT_MISO_regNext[4]),
	.B(stageB_dataReadRsp_0[4]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_1)
);
defparam \stageB_dataReadRsp_0_RNIDMUQ[4] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI9IFJ[20]  (
	.A(dBusWishbone_DAT_MISO_regNext[20]),
	.B(stageB_dataReadRsp_0[20]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_17)
);
defparam \stageB_dataReadRsp_0_RNI9IFJ[20] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI27GL[12]  (
	.A(dBusWishbone_DAT_MISO_regNext[12]),
	.B(stageB_dataReadRsp_0[12]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_9)
);
defparam \stageB_dataReadRsp_0_RNI27GL[12] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIGNIL[28]  (
	.A(dBusWishbone_DAT_MISO_regNext[28]),
	.B(stageB_dataReadRsp_0[28]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_25)
);
defparam \stageB_dataReadRsp_0_RNIGNIL[28] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIBKUQ[3]  (
	.A(dBusWishbone_DAT_MISO_regNext[3]),
	.B(stageB_dataReadRsp_0[3]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_0)
);
defparam \stageB_dataReadRsp_0_RNIBKUQ[3] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIP0EJ[19]  (
	.A(dBusWishbone_DAT_MISO_regNext[19]),
	.B(stageB_dataReadRsp_0[19]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_16)
);
defparam \stageB_dataReadRsp_0_RNIP0EJ[19] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI05GL[11]  (
	.A(dBusWishbone_DAT_MISO_regNext[11]),
	.B(stageB_dataReadRsp_0[11]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_8)
);
defparam \stageB_dataReadRsp_0_RNI05GL[11] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIELIL[27]  (
	.A(dBusWishbone_DAT_MISO_regNext[27]),
	.B(stageB_dataReadRsp_0[27]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_24)
);
defparam \stageB_dataReadRsp_0_RNIELIL[27] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNI9IUQ[2]  (
	.A(dBusWishbone_DAT_MISO_regNext[2]),
	.B(stageB_dataReadRsp_0[2]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data[2])
);
defparam \stageB_dataReadRsp_0_RNI9IUQ[2] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIEJGL[18]  (
	.A(dBusWishbone_DAT_MISO_regNext[18]),
	.B(stageB_dataReadRsp_0[18]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_15)
);
defparam \stageB_dataReadRsp_0_RNIEJGL[18] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIU2GL[10]  (
	.A(dBusWishbone_DAT_MISO_regNext[10]),
	.B(stageB_dataReadRsp_0[10]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data[10])
);
defparam \stageB_dataReadRsp_0_RNIU2GL[10] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNICJIL[26]  (
	.A(dBusWishbone_DAT_MISO_regNext[26]),
	.B(stageB_dataReadRsp_0[26]),
	.C(stageB_mmuRsp_isIoAccess_rep1_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_23)
);
defparam \stageB_dataReadRsp_0_RNICJIL[26] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNILSDJ[17]  (
	.A(dBusWishbone_DAT_MISO_regNext[17]),
	.B(stageB_dataReadRsp_0_17),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_14)
);
defparam \stageB_dataReadRsp_0_RNILSDJ[17] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIJSFJ[25]  (
	.A(dBusWishbone_DAT_MISO_regNext[25]),
	.B(stageB_dataReadRsp_0_25),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_22)
);
defparam \stageB_dataReadRsp_0_RNIJSFJ[25] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIJQDJ[16]  (
	.A(dBusWishbone_DAT_MISO_regNext[16]),
	.B(stageB_dataReadRsp_0_16),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_13)
);
defparam \stageB_dataReadRsp_0_RNIJQDJ[16] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNILUUQ[8]  (
	.A(dBusWishbone_DAT_MISO_regNext[8]),
	.B(stageB_dataReadRsp_0[8]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_5)
);
defparam \stageB_dataReadRsp_0_RNILUUQ[8] .INIT="0xACAC";
  LUT4 \stageB_dataReadRsp_0_RNIHQFJ[24]  (
	.A(dBusWishbone_DAT_MISO_regNext[24]),
	.B(stageB_dataReadRsp_0[24]),
	.C(stageB_mmuRsp_isIoAccess_1z),
	.D(GND_0),
	.Z(dataCache_1_io_cpu_writeBack_data_21)
);
defparam \stageB_dataReadRsp_0_RNIHQFJ[24] .INIT="0xACAC";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[1]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[1]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[1])
);
defparam \memory_DivPlugin_accumulator_7_cZ[1] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[2]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[2]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[2])
);
defparam \memory_DivPlugin_accumulator_7_cZ[2] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[3]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[3]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[3])
);
defparam \memory_DivPlugin_accumulator_7_cZ[3] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[4]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[4]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[4])
);
defparam \memory_DivPlugin_accumulator_7_cZ[4] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[5]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[5]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[5])
);
defparam \memory_DivPlugin_accumulator_7_cZ[5] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[6]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[6]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[6])
);
defparam \memory_DivPlugin_accumulator_7_cZ[6] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[7]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[7]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[7])
);
defparam \memory_DivPlugin_accumulator_7_cZ[7] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[8]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[8]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[8])
);
defparam \memory_DivPlugin_accumulator_7_cZ[8] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[9]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[9]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[9])
);
defparam \memory_DivPlugin_accumulator_7_cZ[9] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[10]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[10]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[10])
);
defparam \memory_DivPlugin_accumulator_7_cZ[10] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[11]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[11]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[11])
);
defparam \memory_DivPlugin_accumulator_7_cZ[11] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[12]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[12]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[12])
);
defparam \memory_DivPlugin_accumulator_7_cZ[12] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[13]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[13]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[13])
);
defparam \memory_DivPlugin_accumulator_7_cZ[13] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[14]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[14]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[14])
);
defparam \memory_DivPlugin_accumulator_7_cZ[14] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[15]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[15]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[15])
);
defparam \memory_DivPlugin_accumulator_7_cZ[15] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[16]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[16]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[16])
);
defparam \memory_DivPlugin_accumulator_7_cZ[16] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[17]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[17]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[17])
);
defparam \memory_DivPlugin_accumulator_7_cZ[17] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[18]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[18]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[18])
);
defparam \memory_DivPlugin_accumulator_7_cZ[18] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[19]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[19]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[19])
);
defparam \memory_DivPlugin_accumulator_7_cZ[19] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[20]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[20]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[20])
);
defparam \memory_DivPlugin_accumulator_7_cZ[20] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[21]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[21]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[21])
);
defparam \memory_DivPlugin_accumulator_7_cZ[21] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[22]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[22]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[22])
);
defparam \memory_DivPlugin_accumulator_7_cZ[22] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[23]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[23]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[23])
);
defparam \memory_DivPlugin_accumulator_7_cZ[23] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[24]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[24]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[24])
);
defparam \memory_DivPlugin_accumulator_7_cZ[24] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[25]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[25]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[25])
);
defparam \memory_DivPlugin_accumulator_7_cZ[25] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[26]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[26]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[26])
);
defparam \memory_DivPlugin_accumulator_7_cZ[26] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[27]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[27]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[27])
);
defparam \memory_DivPlugin_accumulator_7_cZ[27] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[28]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[28]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[28])
);
defparam \memory_DivPlugin_accumulator_7_cZ[28] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[29]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[29]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[29])
);
defparam \memory_DivPlugin_accumulator_7_cZ[29] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[30]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[30]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[30])
);
defparam \memory_DivPlugin_accumulator_7_cZ[30] .INIT="0xE2E2";
  LUT4 \memory_DivPlugin_accumulator_7_cZ[31]  (
	.A(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
	.B(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
	.C(dsp_join_kb_15[31]),
	.D(GND_0),
	.Z(memory_DivPlugin_accumulator_7[31])
);
defparam \memory_DivPlugin_accumulator_7_cZ[31] .INIT="0xE2E2";
// @47:5665
  LUT4 \stageA_wayHits_cZ[0]  (
	.A(_zz_ways_0_tags_port0[0]),
	.B(un2_stageA_wayHits_0_I_9_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(stageA_wayHits[0])
);
defparam \stageA_wayHits_cZ[0] .INIT="0x8888";
// @47:4013
  LUT4 _zz_when_CsrPlugin_l952_2 (
	.A(CsrPlugin_mie_MEIE),
	.B(CsrPlugin_mip_MEIP),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_when_CsrPlugin_l952_2_1z)
);
defparam _zz_when_CsrPlugin_l952_2.INIT="0x8888";
// @47:3822
  LUT4 _zz_execute_BRANCH_COND_RESULT_111 (
	.A(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.B(dsp_split_kb_11),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_BranchPlugin_branchAdder)
);
defparam _zz_execute_BRANCH_COND_RESULT_111.INIT="0x8888";
// @47:4220
  LUT4 when_CsrPlugin_l1180 (
	.A(decode_to_execute_IS_CSR),
	.B(execute_arbitration_isValid),
	.C(GND_0),
	.D(GND_0),
	.Z(when_CsrPlugin_l1180_1z)
);
defparam when_CsrPlugin_l1180.INIT="0x8888";
// @47:5656
  LUT4 \dataCache_1.stage0_mask_7  (
	.A(execute_SrcPlugin_addSub[0]),
	.B(execute_SrcPlugin_addSub[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(stage0_mask[0])
);
defparam \dataCache_1.stage0_mask_7 .INIT="0x1111";
// @47:2456
  LUT4 un2_execute_FullBarrelShifterPlugin_reversed (
	.A(decode_to_execute_SHIFT_CTRL[0]),
	.B(decode_to_execute_SHIFT_CTRL[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(un2_execute_FullBarrelShifterPlugin_reversed_1z)
);
defparam un2_execute_FullBarrelShifterPlugin_reversed.INIT="0x2222";
// @47:5579
  LUT4 loader_valid_RNI54BM (
	.A(_zz_dBus_rsp_valid),
	.B(dataCache_1_io_cpu_execute_refilling),
	.C(GND_0),
	.D(GND_0),
	.Z(when_DataCache_l1075)
);
defparam loader_valid_RNI54BM.INIT="0x8888";
// @47:5987
  LUT4 stageB_flusher_start_2_0_cZ (
	.A(stageB_flusher_waitDone_1z),
	.B(decode_to_execute_MEMORY_ENABLE),
	.C(GND_0),
	.D(GND_0),
	.Z(stageB_flusher_start_2_0)
);
defparam stageB_flusher_start_2_0_cZ.INIT="0x1111";
// @47:5579
  LUT4 dataWriteCmd_valid_0_a3_0_cZ (
	.A(stageB_waysHitsBeforeInvalidate[0]),
	.B(memory_to_writeBack_MEMORY_WR),
	.C(GND_0),
	.D(GND_0),
	.Z(dataWriteCmd_valid_0_a3_0)
);
defparam dataWriteCmd_valid_0_a3_0_cZ.INIT="0x8888";
// @47:5898
  LUT4 io_cpu_redo_0_sqmuxa_1 (
	.A(io_cpu_redo_0_sqmuxa_1_1),
	.B(stageB_mmuRsp_isIoAccess_rep1_1z),
	.C(stageB_waysHitsBeforeInvalidate[0]),
	.D(GND_0),
	.Z(io_cpu_redo_0_sqmuxa_1_1z)
);
defparam io_cpu_redo_0_sqmuxa_1.INIT="0x2020";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_6[0]  (
	.A(N_42),
	.B(dataCache_1_io_mem_cmd_payload_mask[0]),
	.C(dataCache_1_io_mem_cmd_payload_mask[2]),
	.D(execute_SrcPlugin_addSub[0]),
	.Z(m49_0_a5_2_1)
);
defparam \stage0_dataColisions_regNextWhen_RNO_6[0] .INIT="0x0008";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_2[0]  (
	.A(execute_SrcPlugin_addSub[1]),
	.B(m49_0_a5_2_1),
	.C(m77_i_0),
	.D(m77_i_a7_0),
	.Z(m77_i_2)
);
defparam \stage0_dataColisions_regNextWhen_RNO_2[0] .INIT="0xFAF8";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_7[0]  (
	.A(N_23),
	.B(dataCache_1_io_mem_cmd_payload_mask[0]),
	.C(execute_SrcPlugin_addSub[0]),
	.D(m77_i_a7_0_1),
	.Z(m77_i_0)
);
defparam \stage0_dataColisions_regNextWhen_RNO_7[0] .INIT="0xFBAA";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_11[0]  (
	.A(when_DataCache_l1075),
	.B(dataCache_1_io_mem_cmd_payload_mask[1]),
	.C(dataCache_1_io_mem_cmd_payload_mask[2]),
	.D(dataCache_1_io_mem_cmd_payload_mask[3]),
	.Z(m77_i_a7_0_1)
);
defparam \stage0_dataColisions_regNextWhen_RNO_11[0] .INIT="0x0001";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_8[0]  (
	.A(when_DataCache_l1075),
	.B(dataCache_1_io_mem_cmd_payload_mask[2]),
	.C(dataCache_1_io_mem_cmd_payload_mask[3]),
	.D(execute_SrcPlugin_addSub[0]),
	.Z(m77_i_a7_0)
);
defparam \stage0_dataColisions_regNextWhen_RNO_8[0] .INIT="0x0501";
  LUT4 \stage0_dataColisions_regNextWhen_RNO[0]  (
	.A(N_18_0),
	.B(un4_stage0_dataColisions_0_I_9_0_S0),
	.C(m19_0_i_1),
	.D(m77_i_2),
	.Z(stage0_dataColisions[0])
);
defparam \stage0_dataColisions_regNextWhen_RNO[0] .INIT="0x0004";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_1[0]  (
	.A(execute_SrcPlugin_addSub[0]),
	.B(execute_SrcPlugin_addSub[1]),
	.C(m19_0_i_a5_0_1),
	.D(m19_0_i_a5_1),
	.Z(m19_0_i_1)
);
defparam \stage0_dataColisions_regNextWhen_RNO_1[0] .INIT="0x3120";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_0[0]  (
	.A(N_7),
	.B(decode_to_execute_INSTRUCTION_0),
	.C(execute_SrcPlugin_addSub[0]),
	.D(m19_0_i_a5_1_0),
	.Z(N_18_0)
);
defparam \stage0_dataColisions_regNextWhen_RNO_0[0] .INIT="0x0100";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_4[0]  (
	.A(N_7),
	.B(dataCache_1_io_mem_cmd_payload_mask[1]),
	.C(dataCache_1_io_mem_cmd_payload_mask[2]),
	.D(decode_to_execute_INSTRUCTION_12_rep1),
	.Z(m19_0_i_a5_0_1)
);
defparam \stage0_dataColisions_regNextWhen_RNO_4[0] .INIT="0x0111";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_5[0]  (
	.A(N_7),
	.B(dataCache_1_io_mem_cmd_payload_mask[0]),
	.C(dataCache_1_io_mem_cmd_payload_mask[1]),
	.D(decode_to_execute_INSTRUCTION_12_rep1),
	.Z(m19_0_i_a5_1)
);
defparam \stage0_dataColisions_regNextWhen_RNO_5[0] .INIT="0x0111";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_3[0]  (
	.A(dataCache_1_io_mem_cmd_payload_mask[0]),
	.B(dataCache_1_io_mem_cmd_payload_mask[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(m19_0_i_a5_1_0)
);
defparam \stage0_dataColisions_regNextWhen_RNO_3[0] .INIT="0x1111";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_12[0]  (
	.A(stageB_mmuRsp_isIoAccess_1z),
	.B(stageB_tagsReadRsp_0_error),
	.C(stageB_waysHitsBeforeInvalidate[0]),
	.D(memory_to_writeBack_MEMORY_WR),
	.Z(m77_i_a7_3_1)
);
defparam \stage0_dataColisions_regNextWhen_RNO_12[0] .INIT="0x1000";
  LUT4 \stage0_dataColisions_regNextWhen_RNO_10[0]  (
	.A(stageB_unaligned_1z),
	.B(when_DataCache_l1075),
	.C(dataCache_1_io_cpu_writeBack_isValid),
	.D(m77_i_a7_3_1),
	.Z(N_23)
);
defparam \stage0_dataColisions_regNextWhen_RNO_10[0] .INIT="0x2333";
// @47:4852
  LUT4 execute_BranchPlugin_branch_src2_0_sqmuxa_1 (
	.A(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.B(dsp_split_kb_11),
	.C(decode_to_execute_BRANCH_CTRL_mod_Q_0),
	.D(GND_0),
	.Z(execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z)
);
defparam execute_BranchPlugin_branch_src2_0_sqmuxa_1.INIT="0x2A2A";
// @47:5665
  CCU2 un2_stageA_wayHits_0_I_9_0 (
	.A0(un2_stageA_wayHits_0_I_9_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_stageA_wayHits_0_data_tmp[8]),
	.COUT(un2_stageA_wayHits_0_I_9_0_COUT),
	.S0(un2_stageA_wayHits_0_I_9_0_S0),
	.S1(un2_stageA_wayHits_0_I_9_0_S1)
);
defparam un2_stageA_wayHits_0_I_9_0.INIT0="A033";
defparam un2_stageA_wayHits_0_I_9_0.INIT1="5033";
defparam un2_stageA_wayHits_0_I_9_0.INJECT="NO";
// @47:5665
  CCU2 un2_stageA_wayHits_0_I_27_0 (
	.A0(un2_stageA_wayHits_0_I_27_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_stageA_wayHits_0_I_27_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_stageA_wayHits_0_data_tmp[6]),
	.COUT(un2_stageA_wayHits_0_data_tmp[8]),
	.S0(un2_stageA_wayHits_0_I_27_0_S0),
	.S1(un2_stageA_wayHits_0_I_27_0_S1)
);
defparam un2_stageA_wayHits_0_I_27_0.INIT0="A033";
defparam un2_stageA_wayHits_0_I_27_0.INIT1="A033";
defparam un2_stageA_wayHits_0_I_27_0.INJECT="NO";
// @47:5665
  CCU2 un2_stageA_wayHits_0_I_15_0 (
	.A0(un2_stageA_wayHits_0_I_15_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_stageA_wayHits_0_I_15_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_stageA_wayHits_0_data_tmp[4]),
	.COUT(un2_stageA_wayHits_0_data_tmp[6]),
	.S0(un2_stageA_wayHits_0_I_15_0_S0),
	.S1(un2_stageA_wayHits_0_I_15_0_S1)
);
defparam un2_stageA_wayHits_0_I_15_0.INIT0="A033";
defparam un2_stageA_wayHits_0_I_15_0.INIT1="A033";
defparam un2_stageA_wayHits_0_I_15_0.INJECT="NO";
// @47:5665
  CCU2 un2_stageA_wayHits_0_I_51_0 (
	.A0(un2_stageA_wayHits_0_I_51_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_stageA_wayHits_0_I_51_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_stageA_wayHits_0_data_tmp[2]),
	.COUT(un2_stageA_wayHits_0_data_tmp[4]),
	.S0(un2_stageA_wayHits_0_I_51_0_S0),
	.S1(un2_stageA_wayHits_0_I_51_0_S1)
);
defparam un2_stageA_wayHits_0_I_51_0.INIT0="A033";
defparam un2_stageA_wayHits_0_I_51_0.INIT1="A033";
defparam un2_stageA_wayHits_0_I_51_0.INJECT="NO";
// @47:5665
  CCU2 un2_stageA_wayHits_0_I_39_0 (
	.A0(un2_stageA_wayHits_0_I_39_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_stageA_wayHits_0_I_39_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_stageA_wayHits_0_data_tmp[0]),
	.COUT(un2_stageA_wayHits_0_data_tmp[2]),
	.S0(un2_stageA_wayHits_0_I_39_0_S0),
	.S1(un2_stageA_wayHits_0_I_39_0_S1)
);
defparam un2_stageA_wayHits_0_I_39_0.INIT0="A033";
defparam un2_stageA_wayHits_0_I_39_0.INIT1="A033";
defparam un2_stageA_wayHits_0_I_39_0.INJECT="NO";
  CCU2 un2_stageA_wayHits_0_I_1_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_stageA_wayHits_0_I_1_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un2_stageA_wayHits_0_data_tmp[0]),
	.S0(un2_stageA_wayHits_0_I_1_0_S0),
	.S1(un2_stageA_wayHits_0_I_1_0_S1)
);
defparam un2_stageA_wayHits_0_I_1_0.INIT0="50CC";
defparam un2_stageA_wayHits_0_I_1_0.INIT1="A033";
defparam un2_stageA_wayHits_0_I_1_0.INJECT="NO";
  CCU2 un4_stage0_dataColisions_0_I_9_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un4_stage0_dataColisions_0_I_9_cry),
	.COUT(un4_stage0_dataColisions_0_I_9_0_COUT),
	.S0(un4_stage0_dataColisions_0_I_9_0_S0),
	.S1(un4_stage0_dataColisions_0_I_9_0_S1)
);
defparam un4_stage0_dataColisions_0_I_9_0.INIT0="5033";
defparam un4_stage0_dataColisions_0_I_9_0.INIT1="0000";
defparam un4_stage0_dataColisions_0_I_9_0.INJECT="NO";
// @47:5657
  CCU2 un4_stage0_dataColisions_0_I_15_0 (
	.A0(un4_stage0_dataColisions_0_I_15_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un4_stage0_dataColisions_0_I_15_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un4_stage0_dataColisions_0_data_tmp[2]),
	.COUT(un4_stage0_dataColisions_0_I_9_cry),
	.S0(un4_stage0_dataColisions_0_I_15_0_S0),
	.S1(un4_stage0_dataColisions_0_I_15_0_S1)
);
defparam un4_stage0_dataColisions_0_I_15_0.INIT0="A033";
defparam un4_stage0_dataColisions_0_I_15_0.INIT1="A033";
defparam un4_stage0_dataColisions_0_I_15_0.INJECT="NO";
// @47:5657
  CCU2 un4_stage0_dataColisions_0_I_27_0 (
	.A0(un4_stage0_dataColisions_0_I_27_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un4_stage0_dataColisions_0_I_27_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un4_stage0_dataColisions_0_data_tmp[0]),
	.COUT(un4_stage0_dataColisions_0_data_tmp[2]),
	.S0(un4_stage0_dataColisions_0_I_27_0_S0),
	.S1(un4_stage0_dataColisions_0_I_27_0_S1)
);
defparam un4_stage0_dataColisions_0_I_27_0.INIT0="A033";
defparam un4_stage0_dataColisions_0_I_27_0.INIT1="A033";
defparam un4_stage0_dataColisions_0_I_27_0.INJECT="NO";
  CCU2 un4_stage0_dataColisions_0_I_1_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un4_stage0_dataColisions_0_I_1_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un4_stage0_dataColisions_0_data_tmp[0]),
	.S0(un4_stage0_dataColisions_0_I_1_0_S0),
	.S1(un4_stage0_dataColisions_0_I_1_0_S1)
);
defparam un4_stage0_dataColisions_0_I_1_0.INIT0="50CC";
defparam un4_stage0_dataColisions_0_I_1_0.INIT1="A033";
defparam un4_stage0_dataColisions_0_I_1_0.INJECT="NO";
  CCU2 un4__zz_stageA_dataColisions_0_I_9_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un4__zz_stageA_dataColisions_0_I_9_cry),
	.COUT(un4__zz_stageA_dataColisions_0_I_9_0_COUT),
	.S0(un4__zz_stageA_dataColisions_0_I_9_0_S0),
	.S1(un4__zz_stageA_dataColisions_0_I_9_0_S1)
);
defparam un4__zz_stageA_dataColisions_0_I_9_0.INIT0="5033";
defparam un4__zz_stageA_dataColisions_0_I_9_0.INIT1="0000";
defparam un4__zz_stageA_dataColisions_0_I_9_0.INJECT="NO";
// @47:5668
  CCU2 un4__zz_stageA_dataColisions_0_I_15_0 (
	.A0(un4__zz_stageA_dataColisions_0_I_15_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un4__zz_stageA_dataColisions_0_I_15_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un4__zz_stageA_dataColisions_0_data_tmp[2]),
	.COUT(un4__zz_stageA_dataColisions_0_I_9_cry),
	.S0(un4__zz_stageA_dataColisions_0_I_15_0_S0),
	.S1(un4__zz_stageA_dataColisions_0_I_15_0_S1)
);
defparam un4__zz_stageA_dataColisions_0_I_15_0.INIT0="A033";
defparam un4__zz_stageA_dataColisions_0_I_15_0.INIT1="A033";
defparam un4__zz_stageA_dataColisions_0_I_15_0.INJECT="NO";
// @47:5668
  CCU2 un4__zz_stageA_dataColisions_0_I_27_0 (
	.A0(un4__zz_stageA_dataColisions_0_I_27_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un4__zz_stageA_dataColisions_0_I_27_0_RNO_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un4__zz_stageA_dataColisions_0_data_tmp[0]),
	.COUT(un4__zz_stageA_dataColisions_0_data_tmp[2]),
	.S0(un4__zz_stageA_dataColisions_0_I_27_0_S0),
	.S1(un4__zz_stageA_dataColisions_0_I_27_0_S1)
);
defparam un4__zz_stageA_dataColisions_0_I_27_0.INIT0="A033";
defparam un4__zz_stageA_dataColisions_0_I_27_0.INIT1="A033";
defparam un4__zz_stageA_dataColisions_0_I_27_0.INJECT="NO";
  CCU2 un4__zz_stageA_dataColisions_0_I_1_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un4__zz_stageA_dataColisions_0_I_1_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un4__zz_stageA_dataColisions_0_data_tmp[0]),
	.S0(un4__zz_stageA_dataColisions_0_I_1_0_S0),
	.S1(un4__zz_stageA_dataColisions_0_I_1_0_S1)
);
defparam un4__zz_stageA_dataColisions_0_I_1_0.INIT0="50CC";
defparam un4__zz_stageA_dataColisions_0_I_1_0.INIT1="A033";
defparam un4__zz_stageA_dataColisions_0_I_1_0.INJECT="NO";
// @47:5984
  CCU2 un1_stageB_flusher_counter_s_7_0 (
	.A0(dsp_split_kb_28),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_stageB_flusher_counter_cry_6),
	.COUT(un1_stageB_flusher_counter_s_7_0_COUT),
	.S0(un1_stageB_flusher_counter[7]),
	.S1(un1_stageB_flusher_counter_s_7_0_S1)
);
defparam un1_stageB_flusher_counter_s_7_0.INIT0="A033";
defparam un1_stageB_flusher_counter_s_7_0.INIT1="5033";
defparam un1_stageB_flusher_counter_s_7_0.INJECT="NO";
// @47:5984
  CCU2 un1_stageB_flusher_counter_cry_5_0 (
	.A0(un1_stageB_flusher_counter_0[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_stageB_flusher_counter_0[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_stageB_flusher_counter_cry_4),
	.COUT(un1_stageB_flusher_counter_cry_6),
	.S0(un1_stageB_flusher_counter[5]),
	.S1(un1_stageB_flusher_counter[6])
);
defparam un1_stageB_flusher_counter_cry_5_0.INIT0="A033";
defparam un1_stageB_flusher_counter_cry_5_0.INIT1="A033";
defparam un1_stageB_flusher_counter_cry_5_0.INJECT="NO";
// @47:5984
  CCU2 un1_stageB_flusher_counter_cry_3_0 (
	.A0(un1_stageB_flusher_counter_0[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_stageB_flusher_counter_0[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_stageB_flusher_counter_cry_2),
	.COUT(un1_stageB_flusher_counter_cry_4),
	.S0(un1_stageB_flusher_counter[3]),
	.S1(un1_stageB_flusher_counter[4])
);
defparam un1_stageB_flusher_counter_cry_3_0.INIT0="A033";
defparam un1_stageB_flusher_counter_cry_3_0.INIT1="A033";
defparam un1_stageB_flusher_counter_cry_3_0.INJECT="NO";
// @47:5984
  CCU2 un1_stageB_flusher_counter_cry_1_0 (
	.A0(un1_stageB_flusher_counter_0[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_stageB_flusher_counter_0[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_stageB_flusher_counter_cry_0),
	.COUT(un1_stageB_flusher_counter_cry_2),
	.S0(un1_stageB_flusher_counter[1]),
	.S1(un1_stageB_flusher_counter[2])
);
defparam un1_stageB_flusher_counter_cry_1_0.INIT0="A033";
defparam un1_stageB_flusher_counter_cry_1_0.INIT1="A033";
defparam un1_stageB_flusher_counter_cry_1_0.INJECT="NO";
  CCU2 un1_stageB_flusher_counter_cry_0_0 (
	.A0(VCC),
	.B0(dsp_split_kb_28_i),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_stageB_flusher_counter_0[0]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un1_stageB_flusher_counter_cry_0),
	.S0(un1_stageB_flusher_counter_cry_0_0_S0),
	.S1(un1_stageB_flusher_counter[0])
);
defparam un1_stageB_flusher_counter_cry_0_0.INIT0="50CC";
defparam un1_stageB_flusher_counter_cry_0_0.INIT1="A033";
defparam un1_stageB_flusher_counter_cry_0_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_RNO),
	.B0(memory_DivPlugin_rs1[30]),
	.C0(memory_DivPlugin_rs1_0_sqmuxa),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_30),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_COUT),
	.S0(N_3876),
	.S1(memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0_S1)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0.INIT0="CAAA";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0.INIT1="5033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_s_31_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_29),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_30),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_28),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_30),
	.S0(N_3854),
	.S1(N_3865)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_29_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_27),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_28),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_26),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_28),
	.S0(N_3832),
	.S1(N_3843)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_27_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_25),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_26),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_24),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_26),
	.S0(N_3810),
	.S1(N_3821)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_25_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_23),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_24),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_22),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_24),
	.S0(N_3788),
	.S1(N_3799)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_23_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_21),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_22),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_20),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_22),
	.S0(N_3766),
	.S1(N_3777)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_21_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_19),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_20),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_18),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_20),
	.S0(N_3744),
	.S1(N_3755)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_19_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_17),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_18),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_16),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_18),
	.S0(N_3722),
	.S1(N_3733)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_17_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_15),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_16),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_14),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_16),
	.S0(N_3700),
	.S1(N_3711)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_15_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_13),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_14),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_12),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_14),
	.S0(N_3678),
	.S1(N_3689)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_13_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_11),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_12),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_10),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_12),
	.S0(N_3656),
	.S1(N_3667)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_11_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_9),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_10),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_8),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_10),
	.S0(N_3634),
	.S1(N_3645)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_9_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_7),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_8),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_6),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_8),
	.S0(N_3612),
	.S1(N_3623)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_7_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_5),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_6),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_4),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_6),
	.S0(N_3590),
	.S1(N_3601)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_5_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_3),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_4),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_2),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_4),
	.S0(N_3568),
	.S1(N_3579)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_3_0.INJECT="NO";
// @47:4950
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0 (
	.A0(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_1),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_2),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_2),
	.S0(N_3546),
	.S1(N_3557)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0.INIT0="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_1_0.INJECT="NO";
  CCU2 memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0 (
	.A0(VCC),
	.B0(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_RNO),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_DivPlugin_rs1_8_30_1466_i_m2_axb_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0),
	.S0(memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0_S0),
	.S1(N_3535)
);
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0.INIT0="50CC";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0.INIT1="A033";
defparam memory_DivPlugin_rs1_8_30_1466_i_m2_cry_0_0.INJECT="NO";
// @47:5426
  PDP16K ways_0_tags_ways_0_tags_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dataCache_1_io_mem_cmd_payload_address[31:12], GND_0, loader_counter_willOverflow}),
	.ADW({GND_0, GND_0, tagsWriteCmd_payload_address[6:0], VCC, VCC, VCC, VCC, VCC}),
	.ADR({GND_0, GND_0, execute_SrcPlugin_addSub[11:5], VCC, VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(tagsWriteCmd_valid),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(when_DataCache_l656),
	.RST(GND_0),
	.DO({ways_0_tags_ways_0_tags_0_DO_0[35:22], _zz_ways_0_tags_port0[21:0]}),
	.ONEBITERR(ways_0_tags_ways_0_tags_0_ONEBITERR_0),
	.TWOBITERR(ways_0_tags_ways_0_tags_0_TWOBITERR_0)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.dataCache_1.ways_0_tags[21:0]" ECO_MEM_SIZE="[22,128]" ECO_MEM_BLOCK_SIZE="[22,128]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam ways_0_tags_ways_0_tags_0_0.DATA_WIDTH_W="X36";
defparam ways_0_tags_ways_0_tags_0_0.DATA_WIDTH_R="X36";
defparam ways_0_tags_ways_0_tags_0_0.OUTREG="BYPASSED";
defparam ways_0_tags_ways_0_tags_0_0.RESETMODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0.ASYNC_RST_RELEASE="ASYNC";
// @47:5444
  PDP16K ways_0_data_symbol0_ways_0_data_symbol0_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dataWriteCmd_payload_data[7:0]}),
	.ADW({dataCache_1_io_mem_cmd_payload_address[11:5], dataWriteCmd_payload_address[2:0], VCC, VCC, VCC, VCC}),
	.ADR({execute_SrcPlugin_addSub[11:2], VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(when_DataCache_l656),
	.RST(GND_0),
	.DO({ways_0_data_symbol0_ways_0_data_symbol0_0_0_DO[35:8], _zz_ways_0_datasymbol_read[7:0]}),
	.ONEBITERR(ways_0_data_symbol0_ways_0_data_symbol0_0_0_ONEBITERR),
	.TWOBITERR(ways_0_data_symbol0_ways_0_data_symbol0_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.dataCache_1.ways_0_data_symbol0[7:0]" ECO_MEM_SIZE="[8,1024]" ECO_MEM_BLOCK_SIZE="[8,1024]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0.DATA_WIDTH_W="X18";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0.DATA_WIDTH_R="X18";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0.OUTREG="BYPASSED";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0.RESETMODE="SYNC";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0.ASYNC_RST_RELEASE="ASYNC";
// @47:5444
  PDP16K ways_0_data_symbol1_ways_0_data_symbol1_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dataWriteCmd_payload_data[15:8]}),
	.ADW({dataCache_1_io_mem_cmd_payload_address[11:5], dataWriteCmd_payload_address[2:0], VCC, VCC, VCC, VCC}),
	.ADR({execute_SrcPlugin_addSub[11:2], VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(when_DataCache_l656),
	.RST(GND_0),
	.DO({ways_0_data_symbol1_ways_0_data_symbol1_0_0_DO[35:8], _zz_ways_0_datasymbol_read_1[7:0]}),
	.ONEBITERR(ways_0_data_symbol1_ways_0_data_symbol1_0_0_ONEBITERR),
	.TWOBITERR(ways_0_data_symbol1_ways_0_data_symbol1_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.dataCache_1.ways_0_data_symbol1[7:0]" ECO_MEM_SIZE="[8,1024]" ECO_MEM_BLOCK_SIZE="[8,1024]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0.DATA_WIDTH_W="X18";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0.DATA_WIDTH_R="X18";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0.OUTREG="BYPASSED";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0.RESETMODE="SYNC";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0.ASYNC_RST_RELEASE="ASYNC";
// @47:5444
  PDP16K ways_0_data_symbol2_ways_0_data_symbol2_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dataWriteCmd_payload_data[23:16]}),
	.ADW({dataCache_1_io_mem_cmd_payload_address[11:5], dataWriteCmd_payload_address[2:0], VCC, VCC, VCC, VCC}),
	.ADR({execute_SrcPlugin_addSub[11:2], VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(when_DataCache_l656),
	.RST(GND_0),
	.DO({ways_0_data_symbol2_ways_0_data_symbol2_0_0_DO[35:8], _zz_ways_0_datasymbol_read_2[7:0]}),
	.ONEBITERR(ways_0_data_symbol2_ways_0_data_symbol2_0_0_ONEBITERR),
	.TWOBITERR(ways_0_data_symbol2_ways_0_data_symbol2_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.dataCache_1.ways_0_data_symbol2[7:0]" ECO_MEM_SIZE="[8,1024]" ECO_MEM_BLOCK_SIZE="[8,1024]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0.DATA_WIDTH_W="X18";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0.DATA_WIDTH_R="X18";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0.OUTREG="BYPASSED";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0.RESETMODE="SYNC";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0.ASYNC_RST_RELEASE="ASYNC";
// @47:5444
  PDP16K ways_0_data_symbol3_ways_0_data_symbol3_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, dataWriteCmd_payload_data[31:24]}),
	.ADW({dataCache_1_io_mem_cmd_payload_address[11:5], dataWriteCmd_payload_address[2:0], VCC, VCC, VCC, VCC}),
	.ADR({execute_SrcPlugin_addSub[11:2], VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(when_DataCache_l656),
	.RST(GND_0),
	.DO({ways_0_data_symbol3_ways_0_data_symbol3_0_0_DO[35:8], _zz_ways_0_datasymbol_read_3[7:0]}),
	.ONEBITERR(ways_0_data_symbol3_ways_0_data_symbol3_0_0_ONEBITERR),
	.TWOBITERR(ways_0_data_symbol3_ways_0_data_symbol3_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.dataCache_1.ways_0_data_symbol3[7:0]" ECO_MEM_SIZE="[8,1024]" ECO_MEM_BLOCK_SIZE="[8,1024]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0.DATA_WIDTH_W="X18";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0.DATA_WIDTH_R="X18";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0.OUTREG="BYPASSED";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0.RESETMODE="SYNC";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0.ASYNC_RST_RELEASE="ASYNC";
  VLO GND_0_cZ (
	.Z(GND_0)
);
// @48:512
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DataCache */

module VexRiscv (
  un1_main_basesoc_uart_tx_fifo_level0_0_d0,
  dsp_join_kb_0,
  builder_csr_bankarray_interface3_bank_bus_dat_r_11,
  main_basesoc_timer_value_status,
  builder_csr_bankarray_interface2_bank_bus_dat_r_11,
  storage_1_dat1,
  main_basesoc_uart_enable_storage,
  N_443_0,
  builder_csr_bankarray_dat_r,
  builder_slave_sel_r_r_0_a2_0,
  dsp_join_kb,
  main_basesoc_timer_value_7,
  builder_count_r_3,
  builder_count_r_0,
  builder_slave_sel_2_0,
  builder_basesoc_adr,
  N_792_0,
  main_basesoc_timer_reload_storage,
  builder_slave_sel_r,
  un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0,
  main_basesoc_rx_data,
  main_basesoc_rx_source_payload_data,
  rom_dat0,
  builder_array_muxed0,
  main_basesoc_rx_count,
  main_basesoc_tx_count,
  main_dataout0,
  main_dataout1,
  builder_csr_bankarray_interface0_bank_bus_dat_r,
  builder_csr_bankarray_interface1_bank_bus_dat_r,
  un1_main_basesoc_bus_errors_1_0,
  main_basesoc_tx_data,
  main_chaser,
  main_storage,
  main_basesoc_rx_count_rs232phyrx_next_value0,
  main_basesoc_uart_pending_r,
  main_basesoc_tx_count_rs232phytx_next_value0,
  builder_array_muxed1,
  storage_dat1,
  main_basesoc_tx_data_rs232phytx_next_value2,
  un1_main_basesoc_uart_rx_fifo_level0_0,
  builder_csr_bankarray_interface2_bank_bus_dat_r,
  builder_csr_bankarray_interface3_bank_bus_dat_r,
  un1_main_basesoc_uart_tx_fifo_level0_0,
  dsp_join_kb_25,
  main_basesoc_timer_value_7_1,
  main_basesoc_scratch_storage,
  builder_csr_bankarray_interface0_bank_bus_dat_r_6,
  builder_count_1_2_13,
  builder_count_1_2_12,
  builder_count_1_2_11,
  builder_count_1_2_10,
  builder_count_1_2_8,
  builder_count_1_2_3,
  builder_count_1_2_0,
  main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0,
  builder_array_muxed2_i,
  sys_clk_0,
  main_basesoc_reset_storage,
  builder_basesoc_rs232phyrx_state,
  main_basesoc_rx_rx_d,
  builder_regs1,
  N_110,
  main_basesoc_uart_tx_fifo_readable,
  N_148,
  builder_csr_bankarray_sel_r,
  main_basesoc_uart_tx_pending,
  main_basesoc_uart_tx_trigger_d,
  N_100,
  main_basesoc_timer_zero_trigger_d,
  N_136,
  main_basesoc_uart_rx_fifo_readable,
  N_92,
  main_basesoc_uart_rx_pending,
  main_basesoc_uart_rx_trigger_d,
  N_20,
  builder_grant_rep1,
  main_cs06,
  N_1209_i,
  builder_csr_bankarray_csrbank1_out0_re,
  main_storage_0_sqmuxa,
  builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i,
  builder_csr_bankarray_csrbank3_ev_enable0_re,
  dsp_split_kb_1,
  builder_csr_bankarray_csrbank2_reload0_re,
  builder_wait,
  N_152_i,
  m71,
  builder_csr_bankarray_sel_r_r_0_a2,
  main_bus_ack,
  main_bus_ack_r_0_a2,
  builder_basesoc_next_state_1_sqmuxa_1,
  builder_count_1_cry_15_0_S0,
  builder_count_1_cry_11_0_S1,
  main_basesoc_ram_bus_ack,
  main_basesoc_ram_bus_ack_r,
  main_wren1,
  main_basesoc_timer_value_7_0_0,
  main_wren0,
  main_basesoc_bus_errors_0_sqmuxa,
  N_1210_i,
  builder_basesoc_rs232phytx_state,
  main_basesoc_uart_rx_fifo_wrport_we,
  main_basesoc_uart_rx_fifo_syncfifo_re,
  un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i,
  CO0,
  CO0_0,
  un1_main_basesoc_uart_rx_fifo_level0,
  main_basesoc_rx_tick,
  main_basesoc_tx_tick,
  serial_tx_4,
  main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i,
  builder_count_1,
  main_basesoc_tx_data_rs232phytx_next_value_ce2_1,
  main_mode,
  user_led0_c,
  user_led1_c,
  user_led2_c,
  user_led3_c,
  user_led4_c,
  user_led5_c,
  user_led6_c,
  user_led7_c,
  user_led8_c,
  user_led9_c,
  user_led10_c,
  user_led11_c,
  user_led12_c,
  user_led13_c,
  builder_grant_fast,
  main_basesoc_uart_pending_re,
  main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa,
  main_basesoc_rx_count_rs232phyrx_next_value_ce0,
  main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa,
  main_basesoc_timer_pending_r,
  main_basesoc_timer_pending_re,
  un5_main_basesoc_tx_phase_cry_31,
  main_basesoc_tx_tick_0,
  un5_main_basesoc_rx_phase_cry_31,
  main_basesoc_rx_tick_0,
  builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8,
  main_basesoc_uart_tx_fifo_syncfifo_re,
  builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso,
  N_1210_i_fast,
  N_1210_i_rep1,
  N_1210_i_rep2,
  N_124_i,
  N_123_i,
  N_1218_i,
  N_121_i,
  N_120_i,
  N_1219_i,
  N_137_i,
  main_basesoc_timer_update_value_storage,
  un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3,
  main_m1_e_0_1,
  main_basesoc_timer_enable_storage,
  builder_grant_rep2,
  builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z,
  builder_slave_sel_r_r_0_a2_0_out,
  N_167,
  N_175,
  builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i,
  builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z,
  main_basesoc_timer_zero_trigger,
  builder_csr_bankarray_csrbank2_ev_enable0_re_1z,
  builder_csr_bankarray_csrbank0_scratch0_re_1z,
  builder_csr_bankarray_csrbank3_ev_pending_re_1z,
  builder_csr_bankarray_csrbank3_sel,
  builder_csr_bankarray_csrbank2_en0_re_1z,
  builder_csr_bankarray_csrbank2_ev_pending_re_1z,
  builder_csr_bankarray_csrbank2_update_value0_re_1z,
  main_basesoc_timer_zero_pending,
  main_basesoc_reset_storage_0_sqmuxa_1z,
  builder_csr_bankarray_csrbank0_reset0_re_1z,
  main_basesoc_uart_pending_r_0_sqmuxa_1z,
  main_basesoc_timer_update_value_storage_0_sqmuxa_1z,
  main_basesoc_timer_pending_r_0_sqmuxa_1z,
  main_basesoc_timer_en_storage,
  sys_rst,
  main_basesoc_reset_re,
  N_103,
  dsp_split_kb_0,
  builder_grant,
  builder_basesoc_state,
  main_basesoc_uart_tx_fifo_wrport_we,
  builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z,
  un1_main_basesoc_uart_tx_fifo_level0_1z
)
;
output un1_main_basesoc_uart_tx_fifo_level0_0_d0 ;
output [30:0] dsp_join_kb_0 ;
output [1:0] builder_csr_bankarray_interface3_bank_bus_dat_r_11 ;
input [31:0] main_basesoc_timer_value_status ;
output [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11 ;
input [1:0] storage_1_dat1 ;
input [1:0] main_basesoc_uart_enable_storage ;
output N_443_0 ;
input [7:1] builder_csr_bankarray_dat_r ;
output builder_slave_sel_r_r_0_a2_0 ;
input [30:0] dsp_join_kb ;
output [31:1] main_basesoc_timer_value_7 ;
output builder_count_r_3 ;
output builder_count_r_0 ;
output builder_slave_sel_2_0 ;
output [5:0] builder_basesoc_adr ;
output N_792_0 ;
input [31:0] main_basesoc_timer_reload_storage ;
input [2:0] builder_slave_sel_r ;
output un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 ;
input [7:0] main_basesoc_rx_data ;
output [7:0] main_basesoc_rx_source_payload_data ;
input [31:0] rom_dat0 ;
output [13:0] builder_array_muxed0 ;
input [3:1] main_basesoc_rx_count ;
input [3:1] main_basesoc_tx_count ;
input [31:0] main_dataout0 ;
input [31:0] main_dataout1 ;
input [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r ;
input [13:0] builder_csr_bankarray_interface1_bank_bus_dat_r ;
input [31:0] un1_main_basesoc_bus_errors_1_0 ;
input [7:0] main_basesoc_tx_data ;
input [13:0] main_chaser ;
input [13:0] main_storage ;
output [3:1] main_basesoc_rx_count_rs232phyrx_next_value0 ;
input [1:0] main_basesoc_uart_pending_r ;
output [3:1] main_basesoc_tx_count_rs232phytx_next_value0 ;
output [31:0] builder_array_muxed1 ;
input [7:0] storage_dat1 ;
output [7:0] main_basesoc_tx_data_rs232phytx_next_value2 ;
input [4:1] un1_main_basesoc_uart_rx_fifo_level0_0 ;
input [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r ;
input [7:0] builder_csr_bankarray_interface3_bank_bus_dat_r ;
input [4:1] un1_main_basesoc_uart_tx_fifo_level0_0 ;
input [19:1] dsp_join_kb_25 ;
input [31:1] main_basesoc_timer_value_7_1 ;
input [31:0] main_basesoc_scratch_storage ;
output [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r_6 ;
input builder_count_1_2_13 ;
input builder_count_1_2_12 ;
input builder_count_1_2_11 ;
input builder_count_1_2_10 ;
input builder_count_1_2_8 ;
input builder_count_1_2_3 ;
input builder_count_1_2_0 ;
input main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0 ;
output [3:0] builder_array_muxed2_i ;
input sys_clk_0 ;
input [1:0] main_basesoc_reset_storage ;
input builder_basesoc_rs232phyrx_state ;
input main_basesoc_rx_rx_d ;
input builder_regs1 ;
output N_110 ;
input main_basesoc_uart_tx_fifo_readable ;
output N_148 ;
input builder_csr_bankarray_sel_r ;
input main_basesoc_uart_tx_pending ;
input main_basesoc_uart_tx_trigger_d ;
output N_100 ;
input main_basesoc_timer_zero_trigger_d ;
output N_136 ;
input main_basesoc_uart_rx_fifo_readable ;
output N_92 ;
input main_basesoc_uart_rx_pending ;
input main_basesoc_uart_rx_trigger_d ;
output N_20 ;
input builder_grant_rep1 ;
output main_cs06 ;
output N_1209_i ;
output builder_csr_bankarray_csrbank1_out0_re ;
output main_storage_0_sqmuxa ;
output builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i ;
output builder_csr_bankarray_csrbank3_ev_enable0_re ;
input dsp_split_kb_1 ;
output builder_csr_bankarray_csrbank2_reload0_re ;
output builder_wait ;
output N_152_i ;
input m71 ;
output builder_csr_bankarray_sel_r_r_0_a2 ;
input main_bus_ack ;
output main_bus_ack_r_0_a2 ;
output builder_basesoc_next_state_1_sqmuxa_1 ;
input builder_count_1_cry_15_0_S0 ;
input builder_count_1_cry_11_0_S1 ;
input main_basesoc_ram_bus_ack ;
output main_basesoc_ram_bus_ack_r ;
output main_wren1 ;
input main_basesoc_timer_value_7_0_0 ;
output main_wren0 ;
output main_basesoc_bus_errors_0_sqmuxa ;
output N_1210_i ;
input builder_basesoc_rs232phytx_state ;
output main_basesoc_uart_rx_fifo_wrport_we ;
output main_basesoc_uart_rx_fifo_syncfifo_re ;
output un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i ;
input CO0 ;
input CO0_0 ;
input un1_main_basesoc_uart_rx_fifo_level0 ;
input main_basesoc_rx_tick ;
input main_basesoc_tx_tick ;
output serial_tx_4 ;
output main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i ;
input builder_count_1 ;
output main_basesoc_tx_data_rs232phytx_next_value_ce2_1 ;
input main_mode ;
output user_led0_c ;
output user_led1_c ;
output user_led2_c ;
output user_led3_c ;
output user_led4_c ;
output user_led5_c ;
output user_led6_c ;
output user_led7_c ;
output user_led8_c ;
output user_led9_c ;
output user_led10_c ;
output user_led11_c ;
output user_led12_c ;
output user_led13_c ;
input builder_grant_fast ;
input main_basesoc_uart_pending_re ;
output main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa ;
output main_basesoc_rx_count_rs232phyrx_next_value_ce0 ;
output main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa ;
input main_basesoc_timer_pending_r ;
input main_basesoc_timer_pending_re ;
input un5_main_basesoc_tx_phase_cry_31 ;
output main_basesoc_tx_tick_0 ;
input un5_main_basesoc_rx_phase_cry_31 ;
output main_basesoc_rx_tick_0 ;
output builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 ;
output main_basesoc_uart_tx_fifo_syncfifo_re ;
output builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ;
output N_1210_i_fast ;
output N_1210_i_rep1 ;
output N_1210_i_rep2 ;
output N_124_i ;
output N_123_i ;
output N_1218_i ;
output N_121_i ;
output N_120_i ;
output N_1219_i ;
output N_137_i ;
input main_basesoc_timer_update_value_storage ;
output un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 ;
output main_m1_e_0_1 ;
input main_basesoc_timer_enable_storage ;
input builder_grant_rep2 ;
output builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z ;
output builder_slave_sel_r_r_0_a2_0_out ;
output N_167 ;
output N_175 ;
output builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i ;
output builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z ;
output main_basesoc_timer_zero_trigger ;
output builder_csr_bankarray_csrbank2_ev_enable0_re_1z ;
output builder_csr_bankarray_csrbank0_scratch0_re_1z ;
output builder_csr_bankarray_csrbank3_ev_pending_re_1z ;
output builder_csr_bankarray_csrbank3_sel ;
output builder_csr_bankarray_csrbank2_en0_re_1z ;
output builder_csr_bankarray_csrbank2_ev_pending_re_1z ;
output builder_csr_bankarray_csrbank2_update_value0_re_1z ;
input main_basesoc_timer_zero_pending ;
output main_basesoc_reset_storage_0_sqmuxa_1z ;
output builder_csr_bankarray_csrbank0_reset0_re_1z ;
output main_basesoc_uart_pending_r_0_sqmuxa_1z ;
output main_basesoc_timer_update_value_storage_0_sqmuxa_1z ;
output main_basesoc_timer_pending_r_0_sqmuxa_1z ;
input main_basesoc_timer_en_storage ;
input sys_rst ;
input main_basesoc_reset_re ;
output N_103 ;
output dsp_split_kb_0 ;
input builder_grant ;
input builder_basesoc_state ;
output main_basesoc_uart_tx_fifo_wrport_we ;
output builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z ;
input un1_main_basesoc_uart_tx_fifo_level0_1z ;
wire un1_main_basesoc_uart_tx_fifo_level0_0_d0 ;
wire N_443_0 ;
wire builder_slave_sel_r_r_0_a2_0 ;
wire builder_count_r_3 ;
wire builder_count_r_0 ;
wire builder_slave_sel_2_0 ;
wire N_792_0 ;
wire un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0 ;
wire builder_count_1_2_13 ;
wire builder_count_1_2_12 ;
wire builder_count_1_2_11 ;
wire builder_count_1_2_10 ;
wire builder_count_1_2_8 ;
wire builder_count_1_2_3 ;
wire builder_count_1_2_0 ;
wire main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0 ;
wire sys_clk_0 ;
wire builder_basesoc_rs232phyrx_state ;
wire main_basesoc_rx_rx_d ;
wire builder_regs1 ;
wire N_110 ;
wire main_basesoc_uart_tx_fifo_readable ;
wire N_148 ;
wire builder_csr_bankarray_sel_r ;
wire main_basesoc_uart_tx_pending ;
wire main_basesoc_uart_tx_trigger_d ;
wire N_100 ;
wire main_basesoc_timer_zero_trigger_d ;
wire N_136 ;
wire main_basesoc_uart_rx_fifo_readable ;
wire N_92 ;
wire main_basesoc_uart_rx_pending ;
wire main_basesoc_uart_rx_trigger_d ;
wire N_20 ;
wire builder_grant_rep1 ;
wire main_cs06 ;
wire N_1209_i ;
wire builder_csr_bankarray_csrbank1_out0_re ;
wire main_storage_0_sqmuxa ;
wire builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i ;
wire builder_csr_bankarray_csrbank3_ev_enable0_re ;
wire dsp_split_kb_1 ;
wire builder_csr_bankarray_csrbank2_reload0_re ;
wire builder_wait ;
wire N_152_i ;
wire m71 ;
wire builder_csr_bankarray_sel_r_r_0_a2 ;
wire main_bus_ack ;
wire main_bus_ack_r_0_a2 ;
wire builder_basesoc_next_state_1_sqmuxa_1 ;
wire builder_count_1_cry_15_0_S0 ;
wire builder_count_1_cry_11_0_S1 ;
wire main_basesoc_ram_bus_ack ;
wire main_basesoc_ram_bus_ack_r ;
wire main_wren1 ;
wire main_basesoc_timer_value_7_0_0 ;
wire main_wren0 ;
wire main_basesoc_bus_errors_0_sqmuxa ;
wire N_1210_i ;
wire builder_basesoc_rs232phytx_state ;
wire main_basesoc_uart_rx_fifo_wrport_we ;
wire main_basesoc_uart_rx_fifo_syncfifo_re ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i ;
wire CO0 ;
wire CO0_0 ;
wire un1_main_basesoc_uart_rx_fifo_level0 ;
wire main_basesoc_rx_tick ;
wire main_basesoc_tx_tick ;
wire serial_tx_4 ;
wire main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i ;
wire builder_count_1 ;
wire main_basesoc_tx_data_rs232phytx_next_value_ce2_1 ;
wire main_mode ;
wire user_led0_c ;
wire user_led1_c ;
wire user_led2_c ;
wire user_led3_c ;
wire user_led4_c ;
wire user_led5_c ;
wire user_led6_c ;
wire user_led7_c ;
wire user_led8_c ;
wire user_led9_c ;
wire user_led10_c ;
wire user_led11_c ;
wire user_led12_c ;
wire user_led13_c ;
wire builder_grant_fast ;
wire main_basesoc_uart_pending_re ;
wire main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa ;
wire main_basesoc_rx_count_rs232phyrx_next_value_ce0 ;
wire main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa ;
wire main_basesoc_timer_pending_r ;
wire main_basesoc_timer_pending_re ;
wire un5_main_basesoc_tx_phase_cry_31 ;
wire main_basesoc_tx_tick_0 ;
wire un5_main_basesoc_rx_phase_cry_31 ;
wire main_basesoc_rx_tick_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 ;
wire main_basesoc_uart_tx_fifo_syncfifo_re ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ;
wire N_1210_i_fast ;
wire N_1210_i_rep1 ;
wire N_1210_i_rep2 ;
wire N_124_i ;
wire N_123_i ;
wire N_1218_i ;
wire N_121_i ;
wire N_120_i ;
wire N_1219_i ;
wire N_137_i ;
wire main_basesoc_timer_update_value_storage ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 ;
wire main_m1_e_0_1 ;
wire main_basesoc_timer_enable_storage ;
wire builder_grant_rep2 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z ;
wire builder_slave_sel_r_r_0_a2_0_out ;
wire N_167 ;
wire N_175 ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z ;
wire main_basesoc_timer_zero_trigger ;
wire builder_csr_bankarray_csrbank2_ev_enable0_re_1z ;
wire builder_csr_bankarray_csrbank0_scratch0_re_1z ;
wire builder_csr_bankarray_csrbank3_ev_pending_re_1z ;
wire builder_csr_bankarray_csrbank3_sel ;
wire builder_csr_bankarray_csrbank2_en0_re_1z ;
wire builder_csr_bankarray_csrbank2_ev_pending_re_1z ;
wire builder_csr_bankarray_csrbank2_update_value0_re_1z ;
wire main_basesoc_timer_zero_pending ;
wire main_basesoc_reset_storage_0_sqmuxa_1z ;
wire builder_csr_bankarray_csrbank0_reset0_re_1z ;
wire main_basesoc_uart_pending_r_0_sqmuxa_1z ;
wire main_basesoc_timer_update_value_storage_0_sqmuxa_1z ;
wire main_basesoc_timer_pending_r_0_sqmuxa_1z ;
wire main_basesoc_timer_en_storage ;
wire sys_rst ;
wire main_basesoc_reset_re ;
wire N_103 ;
wire dsp_split_kb_0 ;
wire builder_grant ;
wire builder_basesoc_state ;
wire main_basesoc_uart_tx_fifo_wrport_we ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z ;
wire un1_main_basesoc_uart_tx_fifo_level0_1z ;
wire [32:0] dsp_join_kb_15;
wire [32:32] dsp_join_kb_15_i;
wire [31:0] main_basesoc_dbus_dat_w;
wire [19:0] dsp_join_kb_11;
wire [19:0] decode_to_execute_PC_mod;
wire [0:0] decode_to_execute_BRANCH_CTRL_mod_Q;
wire [31:2] dsp_join_kb_19;
wire [18:18] decode_to_execute_PC_0_mod_0;
wire [0:0] _zz_CsrPlugin_csrMapping_readDataInit_1;
wire [1:0] externalInterruptArray_regNext;
wire [31:0] _zz_CsrPlugin_csrMapping_readDataInit;
wire [31:0] _zz_execute_SRC1;
wire [1:0] decode_to_execute_SHIFT_CTRL;
wire [31:10] execute_FullBarrelShifterPlugin_reversed;
wire [0:0] decode_to_execute_RS1_RNO_1;
wire [31:0] execute_SrcPlugin_addSub;
wire [1:0] decode_to_execute_ALU_CTRL;
wire [1:1] decode_to_execute_ALU_CTRL_RNIIHMA5;
wire [5:0] un2_memory_DivPlugin_div_counter_valueNext_0;
wire [31:0] CsrPlugin_csrMapping_readDataInit;
wire [31:0] _zz_execute_SRC2_5;
wire [0:0] decode_to_execute_ALU_BITWISE_CTRL;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data;
wire [31:0] _zz_RegFilePlugin_regFile_port0;
wire [31:1] decode_RS1_m1;
wire [31:0] _zz_RegFilePlugin_regFile_port1;
wire [31:1] decode_RS2_m1;
wire [31:0] _zz_decode_RS2_2;
wire [27:0] decode_RS1_m0;
wire [27:0] _zz_decode_RS2_1_0_iv_0;
wire [0:0] execute_to_memory_REGFILE_WRITE_DATA_m;
wire [31:0] execute_to_memory_SHIFT_RIGHT;
wire [31:0] decode_RS1_m2;
wire [27:0] decode_RS2_m0;
wire [7:7] _zz_decode_RS2_1_0_iv_1;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA;
wire [31:1] decode_RS2_m2;
wire [31:0] _zz_decode_RS2_1;
wire [31:0] decode_RS1;
wire [31:0] decode_RS2;
wire [15:4] execute_to_memory_SHIFT_RIGHT_m_0;
wire [3:2] CsrPlugin_interrupt_code;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA_QN;
wire [31:2] execute_to_memory_PC;
wire [31:2] memory_to_writeBack_PC;
wire [31:2] memory_to_writeBack_PC_QN;
wire [18:0] dsp_split_kb_72;
wire [18:0] dsp_split_kb_72_0;
wire [18:0] memory_to_writeBack_MUL_LOW_mod_QN;
wire [31:0] dsp_split_kb_9;
wire [31:0] memory_to_writeBack_MUL_LOW_0_mod_QN;
wire [29:1] memory_MUL_LOW;
wire [31:0] execute_MUL_HH_0;
wire [31:0] execute_MUL_HH_1;
wire [31:0] memory_to_writeBack_MUL_HH_mod_QN;
wire [31:0] execute_to_memory_MEMORY_STORE_DATA_RF;
wire [31:0] dataCache_1_io_mem_cmd_payload_data;
wire [31:0] memory_to_writeBack_MEMORY_STORE_DATA_RF_QN;
wire [29:7] execute_to_memory_INSTRUCTION;
wire [29:7] memory_to_writeBack_INSTRUCTION;
wire [29:7] memory_to_writeBack_INSTRUCTION_QN;
wire [0:0] execute_to_memory_ENV_CTRL;
wire [0:0] memory_to_writeBack_ENV_CTRL;
wire [0:0] memory_to_writeBack_ENV_CTRL_QN;
wire [31:0] memory_DivPlugin_rs2_1;
wire [31:0] memory_DivPlugin_rs2_1_0_0;
wire [31:0] memory_DivPlugin_rs2_mod_QN;
wire [30:0] memory_DivPlugin_rs1;
wire [31:0] memory_DivPlugin_rs1_QN;
wire [31:0] _zz_memory_DivPlugin_div_result_3;
wire [31:0] memory_DivPlugin_div_result_mod_Q;
wire [31:0] memory_DivPlugin_div_result_mod_QN;
wire [5:0] un2_memory_DivPlugin_div_counter_valueNext;
wire [5:0] memory_DivPlugin_div_counter_value_0_mod_QN;
wire [31:0] memory_DivPlugin_accumulator_7;
wire [31:0] memory_DivPlugin_accumulator_QN;
wire [1:0] externalInterruptArray_regNext_QN;
wire [32:0] _zz_execute_SHIFT_RIGHT_1;
wire [31:0] execute_to_memory_SHIFT_RIGHT_QN;
wire [1:0] execute_to_memory_SHIFT_CTRL;
wire [1:0] execute_to_memory_SHIFT_CTRL_QN;
wire [31:0] _zz_decode_RS2;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA_QN;
wire [9:0] decode_to_execute_PC_0_0_mod;
wire [31:2] execute_to_memory_PC_QN;
wire [31:0] execute_MUL_LL;
wire [31:0] execute_to_memory_MUL_LL_mod_QN;
wire [31:1] execute_MUL_LL_0;
wire [48:0] execute_MUL_LH;
wire [48:0] execute_MUL_LH_0;
wire [48:0] execute_to_memory_MUL_LH_mod_QN;
wire [48:0] execute_MUL_HL;
wire [48:0] execute_MUL_HL_0;
wire [48:0] execute_to_memory_MUL_HL_mod_QN;
wire [31:0] execute_to_memory_MEMORY_STORE_DATA_RF_QN;
wire [13:3] execute_RS2;
wire [31:8] _zz_execute_MEMORY_STORE_DATA_RF;
wire [1:0] decode_to_execute_INSTRUCTION_0_mod_Q;
wire [29:7] execute_to_memory_INSTRUCTION_QN;
wire [2:0] decode_to_execute_INSTRUCTION_0_mod_1_Q;
wire [30:0] decode_to_execute_INSTRUCTION;
wire [1:0] decode_to_execute_ENV_CTRL;
wire [0:0] execute_to_memory_ENV_CTRL_QN;
wire [31:1] execute_BranchPlugin_branchAdder_1;
wire [31:1] execute_to_memory_BRANCH_CALC;
wire [31:1] execute_to_memory_BRANCH_CALC_QN;
wire [0:0] un1_IBusCachedPlugin_cache_io_cpu_decode_data_9;
wire [1:0] decode_to_execute_SRC2_CTRL_fast;
wire [1:0] decode_to_execute_SRC2_CTRL_fast_QN;
wire [1:0] decode_to_execute_SRC2_CTRL;
wire [1:0] decode_to_execute_SRC2_CTRL_QN;
wire [1:0] decode_to_execute_SRC1_CTRL_fast;
wire [1:0] decode_to_execute_SRC1_CTRL_fast_QN;
wire [6:6] io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0;
wire [1:0] decode_to_execute_SRC1_CTRL;
wire [1:0] decode_to_execute_SRC1_CTRL_QN;
wire [6:6] io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9;
wire [1:0] decode_to_execute_SHIFT_CTRL_QN;
wire [31:0] decode_to_execute_RS2_QN;
wire [16:0] dsp_join_kb_14;
wire [31:0] decode_to_execute_RS1_QN;
wire [1:1] execute_RS1;
wire [9:0] dsp_join_kb_12;
wire [19:0] dsp_join_kb_7;
wire [19:0] decode_to_execute_PC_mod_QN;
wire [18:18] decode_to_execute_PC_0_mod_QN;
wire [9:0] dsp_join_kb_8;
wire [9:0] decode_to_execute_PC_0_0_mod_QN;
wire [3:3] io_cpu_fetch_data_regNextWhen_RNIRT34;
wire [4:4] io_cpu_fetch_data_regNextWhen_0_0_mod_i;
wire [2:0] dsp_join_kb_6_2;
wire [2:0] decode_to_execute_INSTRUCTION_mod_Q;
wire [2:0] decode_to_execute_INSTRUCTION_mod_QN;
wire [6:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire [30:0] decode_to_execute_INSTRUCTION_QN;
wire [11:3] io_cpu_fetch_data_regNextWhen_0_0_mod_Q;
wire [20:12] decode_to_execute_INSTRUCTION_fast;
wire [20:13] decode_to_execute_INSTRUCTION_fast_QN;
wire [2:0] dsp_join_kb_5_4;
wire [2:0] decode_to_execute_INSTRUCTION_0_mod_1_QN;
wire [1:0] dsp_join_kb_4;
wire [0:0] decode_to_execute_INSTRUCTION_0_mod_0_Q;
wire [0:0] decode_to_execute_INSTRUCTION_0_mod_0_QN;
wire [1:0] dsp_join_kb_3;
wire [1:0] decode_to_execute_INSTRUCTION_0_mod_QN;
wire [0:0] decode_to_execute_INSTRUCTION_0_mod_0_fast;
wire [0:0] decode_to_execute_INSTRUCTION_0_mod_0_fast_QN;
wire [5:5] dsp_join_kb_9;
wire [1:1] decode_to_execute_INSTRUCTION_0_1_mod_QN;
wire [5:5] dsp_join_kb_9_fast;
wire [1:1] decode_to_execute_INSTRUCTION_0_1_mod_fast_QN;
wire [18:1] dsp_join_kb_18;
wire [1:0] decode_to_execute_ENV_CTRL_QN;
wire [0:0] un1_IBusCachedPlugin_cache_io_cpu_decode_data_22;
wire [0:0] dsp_join_kb_2;
wire [1:0] decode_to_execute_BRANCH_CTRL_mod_QN;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK;
wire [1:0] decode_to_execute_ALU_CTRL_QN;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_121;
wire [1:1] decode_to_execute_ALU_BITWISE_CTRL_fast_QN;
wire [1:0] decode_to_execute_ALU_BITWISE_CTRL_QN;
wire [2:0] dataCache_1_io_mem_cmd_s2mPipe_payload_size;
wire [2:0] dataCache_1_io_mem_cmd_s2mPipe_rData_size;
wire [2:0] dataCache_1_io_mem_cmd_s2mPipe_rData_size_QN;
wire [3:0] dataCache_1_io_mem_cmd_s2mPipe_payload_mask;
wire [3:0] dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
wire [3:0] dataCache_1_io_mem_cmd_s2mPipe_rData_mask_QN;
wire [31:0] dataCache_1_io_mem_cmd_s2mPipe_payload_data;
wire [31:0] dataCache_1_io_mem_cmd_s2mPipe_rData_data_QN;
wire [31:2] dataCache_1_io_mem_cmd_s2mPipe_payload_address;
wire [4:2] dataCache_1_io_mem_cmd_s2mPipe_rData_address;
wire [31:2] dataCache_1_io_mem_cmd_s2mPipe_rData_address_QN;
wire [29:0] main_basesoc_dbus_adr;
wire [2:0] dataCache_1_io_mem_cmd_payload_size;
wire [2:0] dataCache_1_io_mem_cmd_rData_size;
wire [2:0] dataCache_1_io_mem_cmd_rData_size_QN;
wire [3:0] dataCache_1_io_mem_cmd_payload_mask;
wire [3:0] dataCache_1_io_mem_cmd_rData_mask;
wire [3:0] dataCache_1_io_mem_cmd_rData_mask_QN;
wire [31:0] dataCache_1_io_mem_cmd_rData_data;
wire [31:0] dataCache_1_io_mem_cmd_rData_data_QN;
wire [31:2] dataCache_1_io_mem_cmd_payload_address;
wire [31:2] dataCache_1_io_mem_cmd_rData_address;
wire [31:2] dataCache_1_io_mem_cmd_rData_address_QN;
wire [31:0] builder_shared_dat_r;
wire [31:0] dBusWishbone_DAT_MISO_regNext;
wire [31:0] dBusWishbone_DAT_MISO_regNext_QN;
wire [13:0] main_basesoc_ibus_adr;
wire [2:0] _zz_iBusWishbone_ADR_QN;
wire [2:0] _zz_dBus_cmd_ready_5_1;
wire [2:0] _zz_dBus_cmd_ready;
wire [2:0] _zz_dBus_cmd_ready_QN;
wire [31:0] _zz_CsrPlugin_csrMapping_writeDataSignal;
wire [31:0] _zz_CsrPlugin_csrMapping_readDataInit_QN;
wire [31:2] IBusCachedPlugin_fetchPc_pcReg_QN;
wire [6:1] dsp_split_kb_1_0_4_0;
wire [10:7] dsp_split_kb_0_0_14_0;
wire [11:11] dsp_split_kb_3_27_0;
wire [12:12] dsp_split_kb_3_29_0;
wire [15:13] dsp_split_kb_3_39_0;
wire [16:16] dsp_split_kb_3_31_0;
wire [17:17] dsp_split_kb_3_33_0;
wire [18:18] dsp_split_kb_3_35_0;
wire [22:19] dsp_split_kb_3_41_0;
wire [23:23] dsp_split_kb_3_37_0;
wire [28:24] dsp_split_kb_3_43;
wire [29:29] IBusCachedPlugin_fetchPc_pc_6_0;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data_QN;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address_QN;
wire [29:0] CsrPlugin_mtvec_base;
wire [29:0] CsrPlugin_mtvec_base_QN;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
wire [31:0] CsrPlugin_mtval;
wire [31:0] CsrPlugin_mtval_QN;
wire [1:0] CsrPlugin_mstatus_MPP_10_iv_i;
wire [1:0] CsrPlugin_mstatus_MPP;
wire [1:0] CsrPlugin_mstatus_MPP_QN;
wire [31:0] CsrPlugin_mepc_7;
wire [31:0] CsrPlugin_mepc;
wire [31:0] CsrPlugin_mepc_QN;
wire [3:0] CsrPlugin_mcause_exceptionCode_4;
wire [3:0] CsrPlugin_mcause_exceptionCode;
wire [3:0] CsrPlugin_mcause_exceptionCode_QN;
wire [3:2] CsrPlugin_interrupt_code_QN;
wire [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code_8;
wire [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
wire [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code_QN;
wire [1:1] CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_QN;
wire [53:32] Z;
wire [53:32] Z_0;
wire [16:16] dsp_join_kb_13;
wire [30:0] main_basesoc_timer_load_storage_m;
wire [30:30] main_basesoc_timer_reload_storage_m;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_tz;
wire [0:0] main_basesoc_timer_value_status_m_a0_6;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2;
wire [8:8] builder_basesoc_adr_Z;
wire [0:0] decode_to_execute_RS2_RNO_1;
wire [0:0] decode_to_execute_RS2_RNO_2;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0;
wire [0:0] main_basesoc_timer_value_status_m_a0_3;
wire [0:0] main_basesoc_timer_value_status_m_a0_4;
wire [0:0] main_basesoc_timer_value_status_m_a0_0;
wire [0:0] builder_slave_sel_2_0_a2_0_8;
wire [31:1] IBusCachedPlugin_predictionJumpInterface_payload;
wire [31:0] _zz_execute_SrcPlugin_addSub_3;
wire [31:0] CsrPlugin_csrMapping_readDataInit_0;
wire [0:0] CsrPlugin_csrMapping_readDataInit_1;
wire [31:31] _zz_CsrPlugin_csrMapping_readDataInit_9;
wire [2:2] builder_array_muxed2_0;
wire [4:0] lastStageRegFileWrite_payload_address;
wire [0:0] decode_RS2_rn_0;
wire [0:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_0;
wire [14:0] execute_BranchPlugin_eq_0_data_tmp;
wire [27:27] _zz_execute_SRC1_0_iv_RNIB4PQ2;
wire [22:22] _zz_execute_SRC1_0_iv_RNILDOQ2;
wire [19:19] _zz_execute_SRC1_0_iv_RNISU3R2;
wire [20:20] _zz_execute_SRC1_0_iv_RNITNA53;
wire [17:17] _zz_execute_SRC1_0_iv_RNI93S73;
wire [11:11] _zz_execute_SRC2_5_3_RNIFAKD2;
wire [12:12] _zz_execute_SRC1_0_iv_RNIEAQB3;
wire [19:1] dsp_join_kb_20;
wire [49:1] memory_MUL_LOW_0;
wire [32:1] memory_DivPlugin_div_stage_0_remainderMinusDenominator;
wire [31:0] _zz_memory_DivPlugin_div_result;
wire [31:0] lastStageRegFileWrite_payload_data;
wire [24:15] decode_INSTRUCTION_ANTICIPATED;
wire [35:32] RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_DO;
wire [35:32] RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_DO;
wire [31:3] dataCache_1_io_cpu_writeBack_data;
wire [31:0] stageB_dataReadRsp_0;
wire [7:2] _zz_writeBack_DBusCachedPlugin_rspShifted;
wire [1:0] loader_counter_valueNext;
wire [1:0] loader_counter_value;
wire CsrPlugin_hadException ;
wire CsrPlugin_hadException_i ;
wire dataCache_1_io_mem_cmd_rValid ;
wire dataCache_1_io_mem_cmd_rValid_i ;
wire decode_to_execute_INSTRUCTION_13_rep1 ;
wire dataCache_1_io_cpu_execute_refilling ;
wire _zz_dBus_rsp_valid ;
wire GND_0 ;
wire N_7 ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable ;
wire builder_basesoc_we_1 ;
wire iBusWishbone_STB_RNIBI961 ;
wire dsp_split_kb_11 ;
wire un3_externalInterrupt_i ;
wire _zz_decode_RS2_sn_N_5 ;
wire when_HazardSimplePlugin_l57_2 ;
wire when_HazardSimplePlugin_l48_2_NE ;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE ;
wire un1_sys_rst ;
wire N_1221 ;
wire _zz_iBus_rsp_validc_i ;
wire N_750 ;
wire when_CsrPlugin_l1180 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r21_0 ;
wire main_bus_ack_r_0_o2_RNIONOR1 ;
wire builder_basesoc_next_state_0_sqmuxa_0_a2dup ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r21_2 ;
wire memory_DivPlugin_div_done ;
wire when_MulDivIterativePlugin_l151_3 ;
wire fb_0 ;
wire _zz_7s_i ;
wire _zz_decode_RS2_sn_N_4 ;
wire N_764 ;
wire N_781 ;
wire N_778 ;
wire un2_execute_FullBarrelShifterPlugin_reversed ;
wire N_31 ;
wire decode_RS1_0_sqmuxa_3 ;
wire N_861 ;
wire N_894 ;
wire when_MulPlugin_l147 ;
wire decode_RS1_0_sqmuxa ;
wire N_860 ;
wire N_893 ;
wire decode_RS2_0_sqmuxa_3 ;
wire decode_RS2_0_sqmuxa ;
wire N_859 ;
wire N_892 ;
wire N_858 ;
wire N_4151_mux ;
wire N_857 ;
wire N_890 ;
wire N_855 ;
wire N_888 ;
wire N_856 ;
wire N_889 ;
wire _zz_decode_RS2_1_0_sqmuxa ;
wire decode_RS1_0_sqmuxa_1 ;
wire _zz_decode_RS2_1_2_sqmuxa ;
wire decode_RS2_0_sqmuxa_1 ;
wire N_885 ;
wire N_952 ;
wire N_884 ;
wire N_951 ;
wire N_883 ;
wire N_950 ;
wire N_882 ;
wire N_949 ;
wire N_880 ;
wire N_947 ;
wire N_879 ;
wire N_946 ;
wire N_877 ;
wire N_944 ;
wire N_876 ;
wire N_943 ;
wire N_875 ;
wire N_942 ;
wire N_873 ;
wire N_940 ;
wire N_872 ;
wire N_939 ;
wire N_869 ;
wire N_936 ;
wire N_868 ;
wire N_935 ;
wire N_867 ;
wire N_934 ;
wire N_866 ;
wire N_933 ;
wire N_865 ;
wire N_932 ;
wire N_864 ;
wire N_931 ;
wire N_863 ;
wire N_930 ;
wire N_862 ;
wire N_929 ;
wire N_757 ;
wire decode_RS1_0_sqmuxa_2 ;
wire N_756 ;
wire N_755 ;
wire decode_RS2_0_sqmuxa_2 ;
wire N_754 ;
wire N_751 ;
wire N_752 ;
wire N_753 ;
wire execute_SrcPlugin_less ;
wire N_776 ;
wire N_775 ;
wire N_771 ;
wire N_769 ;
wire N_768 ;
wire N_766 ;
wire N_765 ;
wire N_763 ;
wire N_762 ;
wire N_761 ;
wire N_760 ;
wire N_759 ;
wire N_758 ;
wire un1_CsrPlugin_interrupt_valid21 ;
wire fb ;
wire writeBack_arbitration_isValid_5 ;
wire when_Pipeline_l151_2 ;
wire writeBack_arbitration_isValid ;
wire writeBack_arbitration_isValid_QN ;
wire VCC ;
wire execute_to_memory_REGFILE_WRITE_VALID ;
wire when_DBusCachedPlugin_l458_i ;
wire memory_to_writeBack_REGFILE_WRITE_VALID ;
wire memory_to_writeBack_REGFILE_WRITE_VALID_QN ;
wire when_Pipeline_l124_2 ;
wire N_743 ;
wire N_745 ;
wire N_746 ;
wire N_747 ;
wire N_749 ;
wire N_750_0 ;
wire N_751_0 ;
wire N_753_0 ;
wire N_754_0 ;
wire N_755_0 ;
wire N_757_0 ;
wire N_758_0 ;
wire N_759_0 ;
wire N_761_0 ;
wire N_762_0 ;
wire N_763_0 ;
wire N_765_0 ;
wire N_766_0 ;
wire N_767 ;
wire N_769_0 ;
wire N_770 ;
wire N_771_0 ;
wire N_773 ;
wire N_774 ;
wire execute_to_memory_MEMORY_ENABLE ;
wire memory_to_writeBack_MEMORY_ENABLE ;
wire memory_to_writeBack_MEMORY_ENABLE_QN ;
wire execute_to_memory_IS_MUL ;
wire memory_to_writeBack_IS_MUL ;
wire memory_to_writeBack_IS_MUL_QN ;
wire memory_arbitration_isValid_5 ;
wire when_Pipeline_l151_1 ;
wire memory_arbitration_isValid ;
wire memory_arbitration_isValid_QN ;
wire memory_arbitration_isStuck_i ;
wire N_3535 ;
wire memory_DivPlugin_accumulator_2_sqmuxa_i ;
wire N_3546 ;
wire N_3557 ;
wire N_3568 ;
wire N_3579 ;
wire N_3590 ;
wire N_3601 ;
wire N_3612 ;
wire N_3623 ;
wire N_3634 ;
wire N_3645 ;
wire N_3656 ;
wire N_3667 ;
wire N_3678 ;
wire N_3689 ;
wire N_3700 ;
wire N_3711 ;
wire N_3722 ;
wire N_3733 ;
wire N_3744 ;
wire N_3755 ;
wire N_3766 ;
wire N_3777 ;
wire N_3788 ;
wire N_3799 ;
wire N_3810 ;
wire N_3821 ;
wire N_3832 ;
wire N_3843 ;
wire N_3854 ;
wire N_3865 ;
wire N_3876 ;
wire memory_DivPlugin_div_result_0_sqmuxa ;
wire memory_DivPlugin_div_needRevert_2 ;
wire memory_DivPlugin_div_needRevert ;
wire memory_DivPlugin_div_needRevert_QN ;
wire memory_DivPlugin_div_done_QN ;
wire when_DBusCachedPlugin_l458_RNIT1AA1 ;
wire memory_DivPlugin_rs1_0_sqmuxa ;
wire main_basesoc_uart_irq ;
wire main_basesoc_timer_irq ;
wire decode_to_execute_REGFILE_WRITE_VALID ;
wire execute_to_memory_REGFILE_WRITE_VALID_QN ;
wire memory_MUL_LOW_0_scalar ;
wire decode_to_execute_MEMORY_WR ;
wire execute_to_memory_MEMORY_WR ;
wire execute_to_memory_MEMORY_WR_QN ;
(* keep=1 *)wire N_717 ;
(* keep=1 *)wire N_718 ;
(* keep=1 *)wire N_719 ;
(* keep=1 *)wire N_721 ;
(* keep=1 *)wire N_722 ;
(* keep=1 *)wire N_723 ;
(* keep=1 *)wire N_724 ;
wire decode_to_execute_MEMORY_ENABLE ;
wire execute_to_memory_MEMORY_ENABLE_QN ;
wire decode_to_execute_IS_MUL ;
wire execute_to_memory_IS_MUL_QN ;
wire decode_to_execute_IS_DIV ;
wire execute_to_memory_IS_DIV ;
wire execute_to_memory_IS_DIV_QN ;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE ;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE ;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE_QN ;
wire execute_BRANCH_DO ;
wire execute_to_memory_BRANCH_DO ;
wire execute_to_memory_BRANCH_DO_QN ;
wire execute_arbitration_isValid_5 ;
wire when_Pipeline_l151 ;
wire execute_arbitration_isValid ;
wire execute_arbitration_isValid_QN ;
wire execute_CsrPlugin_csr_836_2 ;
wire execute_arbitration_isStuck_i ;
wire execute_CsrPlugin_csr_836 ;
wire execute_CsrPlugin_csr_836_QN ;
wire execute_CsrPlugin_csr_835_2 ;
wire execute_CsrPlugin_csr_835 ;
wire execute_CsrPlugin_csr_835_QN ;
wire execute_CsrPlugin_csr_834_2 ;
wire execute_CsrPlugin_csr_834 ;
wire execute_CsrPlugin_csr_834_QN ;
wire execute_CsrPlugin_csr_833_2 ;
wire execute_CsrPlugin_csr_833 ;
wire execute_CsrPlugin_csr_833_QN ;
wire execute_CsrPlugin_csr_773_2 ;
wire execute_CsrPlugin_csr_773 ;
wire execute_CsrPlugin_csr_773_QN ;
wire execute_CsrPlugin_csr_772_2 ;
wire execute_CsrPlugin_csr_772 ;
wire execute_CsrPlugin_csr_772_QN ;
wire execute_CsrPlugin_csr_768_2 ;
wire execute_CsrPlugin_csr_768 ;
wire execute_CsrPlugin_csr_768_QN ;
wire execute_CsrPlugin_csr_4032_2 ;
wire execute_CsrPlugin_csr_4032 ;
wire execute_CsrPlugin_csr_4032_QN ;
wire execute_CsrPlugin_csr_3264_2 ;
wire execute_CsrPlugin_csr_3264 ;
wire execute_CsrPlugin_csr_3264_QN ;
wire execute_CsrPlugin_csr_3008_2 ;
wire execute_CsrPlugin_csr_3008 ;
wire execute_CsrPlugin_csr_3008_QN ;
wire N_66 ;
wire decode_to_execute_SRC_USE_SUB_LESS ;
wire decode_to_execute_SRC_USE_SUB_LESS_QN ;
wire N_3957 ;
wire decode_to_execute_SRC_LESS_UNSIGNED ;
wire decode_to_execute_SRC_LESS_UNSIGNED_QN ;
wire decode_to_execute_SRC2_FORCE_ZERO ;
wire decode_to_execute_SRC2_FORCE_ZERO_QN ;
wire N_4084_1_i ;
wire N_3960_fast ;
wire N_3960_rep2 ;
wire decode_to_execute_SRC2_CTRL_1_rep2 ;
wire decode_to_execute_SRC2_CTRL_1_rep2_QN ;
wire N_3960_rep1 ;
wire decode_to_execute_SRC2_CTRL_1_rep1 ;
wire decode_to_execute_SRC2_CTRL_1_rep1_QN ;
wire decode_to_execute_SRC2_CTRL_0_rep1 ;
wire decode_to_execute_SRC2_CTRL_0_rep1_QN ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0 ;
wire N_3958_fast ;
wire N_3959_rep1 ;
wire decode_to_execute_SRC1_CTRL_1_rep1 ;
wire decode_to_execute_SRC1_CTRL_1_rep1_QN ;
wire N_3958_rep2 ;
wire decode_to_execute_SRC1_CTRL_0_rep2 ;
wire decode_to_execute_SRC1_CTRL_0_rep2_QN ;
wire N_3959_fast ;
wire N_3959_rep2 ;
wire decode_to_execute_SRC1_CTRL_1_rep2 ;
wire decode_to_execute_SRC1_CTRL_1_rep2_QN ;
wire N_3958_rep1 ;
wire decode_to_execute_SRC1_CTRL_0_rep1 ;
wire decode_to_execute_SRC1_CTRL_0_rep1_QN ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_20_i ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_17_i ;
(* keep=1 *)wire N_727 ;
(* keep=1 *)wire N_728 ;
(* keep=1 *)wire N_729 ;
(* keep=1 *)wire N_731 ;
(* keep=1 *)wire N_732 ;
(* keep=1 *)wire N_185 ;
wire N_4059_i ;
wire decode_to_execute_REGFILE_WRITE_VALID_QN ;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch ;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2 ;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2_QN ;
wire un1__zz__zz_decode_IS_RS2_SIGNED_44 ;
wire decode_to_execute_MEMORY_MANAGMENT ;
wire decode_to_execute_MEMORY_MANAGMENT_QN ;
wire decode_to_execute_MEMORY_ENABLE_QN ;
wire decode_to_execute_IS_RS1_SIGNED ;
wire decode_to_execute_IS_RS1_SIGNED_QN ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_21 ;
wire decode_to_execute_IS_MUL_QN ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_31 ;
wire decode_to_execute_IS_DIV_QN ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_7_i ;
wire decode_to_execute_IS_CSR ;
wire decode_to_execute_IS_CSR_QN ;
wire decode_to_execute_INSTRUCTION_13_rep1_QN ;
wire dsp_join_kb_9_5_rep2 ;
wire decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_QN ;
wire dsp_join_kb_9_5_rep1 ;
wire decode_to_execute_INSTRUCTION_0_1_mod_1_rep1_QN ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4 ;
wire un11_decode_CSR_WRITE_OPCODE_i ;
wire decode_to_execute_CSR_WRITE_OPCODE ;
wire decode_to_execute_CSR_WRITE_OPCODE_QN ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_64_i ;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE_QN ;
wire un4__zz__zz_decode_IS_RS2_SIGNED_77_i ;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE_QN ;
wire un10__zz__zz_decode_IS_RS2_SIGNED_10_i ;
wire decode_to_execute_INSTRUCTION_12_rep1 ;
wire decode_to_execute_ALU_BITWISE_CTRL_1_rep1_QN ;
wire un1_IBusCachedPlugin_cache_io_cpu_decode_data_10 ;
wire dataCache_1_io_mem_cmd_s2mPipe_valid ;
wire dataCache_1_io_mem_cmd_s2mPipe_ready ;
wire main_basesoc_dbus_cyc ;
wire dataCache_1_io_mem_cmd_s2mPipe_rValid_QN ;
wire dataCache_1_io_mem_cmd_s2mPipe_payload_wr ;
wire main_basesoc_dbus_we ;
wire dataCache_1_io_mem_cmd_s2mPipe_rData_wr_QN ;
wire dataCache_1_io_mem_cmd_s2mPipe_ready_i ;
wire dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i ;
wire dataCache_1_io_mem_cmd_rValid_QN ;
wire memory_to_writeBack_MEMORY_WR ;
wire dataCache_1_io_mem_cmd_rData_wr ;
wire dataCache_1_io_mem_cmd_rData_wr_QN ;
wire builder_done ;
wire main_basesoc_ibus_cyc ;
wire _zz_iBus_rsp_valid ;
wire _zz_iBus_rsp_valid_QN ;
wire iBusWishbone_STB_RNI5OKN ;
wire main_basesoc_dbus_ack_i_a2_RNIJJQI ;
wire iBusWishbone_STB_sx_RNIHJN21 ;
wire _zz_dBus_rsp_valid_2 ;
wire _zz_dBus_rsp_valid_QN ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5 ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_QN ;
wire IBusCachedPlugin_fetchPc_output_fire_1 ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2 ;
wire _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_QN ;
wire _zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa ;
wire _zz_7s ;
wire _zz_7 ;
wire _zz_7_QN ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1_6 ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1 ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_1_QN ;
wire decodeStage_hit_error_RNIVE5V ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_0 ;
wire IBusCachedPlugin_injector_nextPcCalc_valids_0_QN ;
wire dsp_split_kb_38 ;
wire when_Fetcher_l158 ;
wire dsp_split_kb_38_0 ;
wire N_1003 ;
wire N_5209 ;
wire N_1005 ;
wire N_1006 ;
wire N_1007 ;
wire N_5210 ;
wire N_1009 ;
wire N_1010 ;
wire N_1011 ;
wire N_5211 ;
wire N_1013 ;
wire N_1014 ;
wire N_1015 ;
wire N_5212 ;
wire N_1017 ;
wire N_1018 ;
wire N_1019 ;
wire N_5213 ;
wire N_1021 ;
wire N_1022 ;
wire N_1023 ;
wire N_5214 ;
wire N_1025 ;
wire N_1026 ;
wire N_1027 ;
wire N_5215 ;
wire N_1029 ;
wire N_1030 ;
wire N_1031 ;
wire IBusCachedPlugin_fetchPc_inc ;
wire IBusCachedPlugin_fetchPc_inc_QN ;
wire IBusCachedPlugin_fetchPc_booted ;
wire IBusCachedPlugin_fetchPc_booted_QN ;
wire lastStageRegFileWrite_valid_2 ;
wire HazardSimplePlugin_writeBackBuffer_valid ;
wire HazardSimplePlugin_writeBackBuffer_valid_QN ;
wire CsrPlugin_pipelineLiberator_pcValids_2_6 ;
wire CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i ;
wire CsrPlugin_pipelineLiberator_pcValids_2 ;
wire CsrPlugin_pipelineLiberator_pcValids_2_QN ;
wire CsrPlugin_pipelineLiberator_pcValids_1_6 ;
wire CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i ;
wire CsrPlugin_pipelineLiberator_pcValids_1 ;
wire CsrPlugin_pipelineLiberator_pcValids_1_QN ;
wire when_CsrPlugin_l985_i ;
wire CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i ;
wire CsrPlugin_pipelineLiberator_pcValids_0 ;
wire CsrPlugin_pipelineLiberator_pcValids_0_QN ;
wire CsrPlugin_mtvec_base_0_sqmuxa ;
wire CsrPlugin_mstatus_MIE_2_sqmuxa_i ;
wire CsrPlugin_mstatus_MPIE_10 ;
wire CsrPlugin_mstatus_MPIE ;
wire CsrPlugin_mstatus_MPIE_QN ;
wire CsrPlugin_mstatus_MIE_10 ;
wire CsrPlugin_mstatus_MIE ;
wire CsrPlugin_mstatus_MIE_QN ;
wire CsrPlugin_mip_MSIPc_i ;
wire CsrPlugin_mip_MSIP ;
wire CsrPlugin_mip_MSIP_QN ;
wire CsrPlugin_mip_MEIP ;
wire CsrPlugin_mip_MEIP_QN ;
wire CsrPlugin_mie_MSIE_0_sqmuxa ;
wire CsrPlugin_mie_MTIE ;
wire CsrPlugin_mie_MTIE_QN ;
wire CsrPlugin_mie_MSIE ;
wire CsrPlugin_mie_MSIE_QN ;
wire CsrPlugin_mie_MEIE ;
wire CsrPlugin_mie_MEIE_QN ;
wire CsrPlugin_mepc_1_sqmuxa_i ;
wire when_CsrPlugin_l1019 ;
wire CsrPlugin_mcause_interrupt ;
wire CsrPlugin_mcause_interrupt_QN ;
wire CsrPlugin_interrupt_valid_7 ;
wire CsrPlugin_interrupt_valid ;
wire CsrPlugin_interrupt_valid_QN ;
wire _zz_when_CsrPlugin_l952_1_i ;
wire un1_CsrPlugin_interrupt_valid21_i ;
wire CsrPlugin_interrupt_code_0_sqmuxa ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack ;
wire CsrPlugin_hadException_QN ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_QN ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_QN ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_QN ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4 ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode ;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_QN ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i ;
wire DBusCachedPlugin_exceptionBus_valid ;
wire N_2537_i ;
wire DBusCachedPlugin_exceptionBus_valid_RNIUK6B1 ;
wire N_2590 ;
wire N_2622 ;
wire N_2654 ;
wire N_2686 ;
wire N_2718 ;
wire N_2750 ;
wire N_2782 ;
wire N_2814 ;
wire N_2846 ;
wire N_2878 ;
wire N_2910 ;
wire N_2942 ;
wire N_2974 ;
wire N_3006 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1 ;
wire N_3102 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIOD732 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNI359V1 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIKN822 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIPS822 ;
wire DBusCachedPlugin_exceptionBus_valid_5_RNIU1922 ;
wire N_3422 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2 ;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2 ;
wire execute_BranchPlugin_eq_0_I_45_0_RNO ;
wire execute_BranchPlugin_eq_0_I_69_0_RNO ;
wire execute_BranchPlugin_eq_0_I_21_0_RNO ;
wire execute_BranchPlugin_eq_0_I_15_0_RNO ;
wire execute_BranchPlugin_eq_0_I_1_0_RNO ;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa ;
wire IBusCachedPlugin_iBusRsp_stages_2_output_valid ;
wire when_DBusCachedPlugin_l458 ;
wire when_DBusCachedPlugin_l458_RNIASQQ ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa ;
wire main_basesoc_timer_zero_pending_m ;
wire main_basesoc_timer_zero_trigger_m ;
wire builder_basesoc_we ;
wire builder_csr_bankarray_csrbank2_sel ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r23 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r20 ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_1 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r21_1 ;
wire N_93_0 ;
wire N_97_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r9 ;
wire builder_csr_bankarray_csrbank0_sel_1 ;
wire builder_csr_bankarray_csrbank0_sel_2 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r24 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r22_1 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r24_1 ;
wire lastStageRegFileWrite_valid ;
wire N_89_0 ;
wire N_122_0 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r20_0 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r20_1 ;
wire execute_CsrPlugin_writeEnable ;
wire N_56 ;
wire N_60 ;
wire N_58 ;
wire N_62 ;
wire N_91_0 ;
wire N_64 ;
wire N_95_0 ;
wire CsrPlugin_mip_MSIPc_0 ;
wire execute_arbitration_isStuck ;
wire main_bus_ack_r_0_o2_RNILKOR1 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r22_0 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r23_2 ;
wire N_48 ;
wire N_52 ;
wire N_81_0 ;
wire N_85_0 ;
wire builder_m2_0_a2_2 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz ;
wire N_27 ;
wire N_29 ;
wire N_32 ;
wire main_wren0_0_a2_1_0 ;
wire builder_csr_bankarray_csrbank3_sel_a0_a0_3_4 ;
wire _zz_memory_DivPlugin_rs1 ;
wire _zz_memory_DivPlugin_rs2 ;
wire un6_memory_DivPlugin_div_needRevert ;
wire _zz_64 ;
wire un6_memory_DivPlugin_div_needRevert_22 ;
wire un6_memory_DivPlugin_div_needRevert_23 ;
wire un6_memory_DivPlugin_div_needRevert_29 ;
wire un6_memory_DivPlugin_div_needRevert_30 ;
wire builder_csr_bankarray_csrbank3_sel_a0_a0_3_2 ;
wire un6_builder_basesoc_we_1 ;
wire N_1149 ;
wire N_4148 ;
wire N_1152 ;
wire N_1139 ;
wire N_1135 ;
wire when_HazardSimplePlugin_l51_2_NE_0 ;
wire when_HazardSimplePlugin_l51_2_NE_1 ;
wire when_HazardSimplePlugin_l51_2_NE ;
wire when_HazardSimplePlugin_l51_1_NE_0 ;
wire when_HazardSimplePlugin_l51_1_NE_1 ;
wire when_HazardSimplePlugin_l51_1_NE ;
wire when_HazardSimplePlugin_l48_1_NE_0 ;
wire when_HazardSimplePlugin_l48_1_NE_1 ;
wire when_HazardSimplePlugin_l48_1_NE ;
wire when_HazardSimplePlugin_l48_2_NE_0 ;
wire when_HazardSimplePlugin_l48_2_NE_1 ;
wire un6_memory_DivPlugin_div_needRevert_17 ;
wire un6_memory_DivPlugin_div_needRevert_24 ;
wire un6_memory_DivPlugin_div_needRevert_18 ;
wire un6_memory_DivPlugin_div_needRevert_19 ;
wire un6_memory_DivPlugin_div_needRevert_20 ;
wire un6_memory_DivPlugin_div_needRevert_21 ;
wire N_1059 ;
wire N_1061 ;
wire N_1062 ;
wire execute_SrcPlugin_addSub_cry_0_0_RNO ;
wire _zz_dBus_cmd_ready_5_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r9_0 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5 ;
wire builder_csr_bankarray_csrbank0_sel_2_1 ;
wire builder_csr_bankarray_interface2_bank_bus_dat_r20_x ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r10_sx ;
wire N_1212 ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO ;
wire execute_BranchPlugin_eq_0_I_69_0_COUT ;
wire execute_BranchPlugin_eq_0_I_69_0_S0 ;
wire execute_BranchPlugin_eq ;
wire execute_BranchPlugin_eq_0_I_15_0_S0 ;
wire execute_BranchPlugin_eq_0_I_15_0_S1 ;
wire execute_BranchPlugin_eq_0_I_45_0_S0 ;
wire execute_BranchPlugin_eq_0_I_45_0_S1 ;
wire execute_BranchPlugin_eq_0_I_39_0_S0 ;
wire execute_BranchPlugin_eq_0_I_39_0_S1 ;
wire execute_BranchPlugin_eq_0_I_21_0_S0 ;
wire execute_BranchPlugin_eq_0_I_21_0_S1 ;
wire execute_BranchPlugin_eq_0_I_63_0_S0 ;
wire execute_BranchPlugin_eq_0_I_63_0_S1 ;
wire execute_BranchPlugin_eq_0_I_32 ;
wire execute_BranchPlugin_eq_0_I_56 ;
wire execute_BranchPlugin_eq_0_I_27_0_S0 ;
wire execute_BranchPlugin_eq_0_I_27_0_S1 ;
wire execute_BranchPlugin_eq_0_I_92 ;
wire execute_BranchPlugin_eq_0_I_82_RNIEITT2 ;
wire execute_BranchPlugin_eq_0_I_87_0_S0 ;
wire execute_BranchPlugin_eq_0_I_87_0_S1 ;
wire execute_BranchPlugin_eq_0_I_1_0_S0 ;
wire execute_BranchPlugin_eq_0_I_1_0_S1 ;
wire execute_BranchPlugin_branch_src2_0_sqmuxa_1 ;
wire execute_BranchPlugin_branchAdder_cry_30 ;
wire execute_BranchPlugin_branchAdder_s_31_0_COUT ;
wire execute_BranchPlugin_branchAdder_s_31_0_S1 ;
wire execute_BranchPlugin_branchAdder_cry_28 ;
wire execute_BranchPlugin_branchAdder_cry_26 ;
wire execute_BranchPlugin_branchAdder_cry_24 ;
wire execute_BranchPlugin_branchAdder_cry_22 ;
wire execute_BranchPlugin_branchAdder_cry_20 ;
wire execute_BranchPlugin_branchAdder_cry_18 ;
wire execute_BranchPlugin_branchAdder_cry_16 ;
wire execute_BranchPlugin_branchAdder_cry_14 ;
wire execute_BranchPlugin_branchAdder_cry_12 ;
wire execute_BranchPlugin_branchAdder_cry_10 ;
wire execute_BranchPlugin_branchAdder_cry_8 ;
wire execute_BranchPlugin_branchAdder_cry_6 ;
wire execute_BranchPlugin_branchAdder_cry_4 ;
wire execute_BranchPlugin_branchAdder_cry_2 ;
wire execute_BranchPlugin_branchAdder ;
wire execute_BranchPlugin_branchAdder_cry_0 ;
wire execute_BranchPlugin_branchAdder_cry_0_0_S0 ;
wire execute_BranchPlugin_branchAdder_cry_0_0_S1 ;
wire memory_MUL_LOW_0_cry_48 ;
wire memory_MUL_LOW_0_s_49_0_COUT ;
wire memory_MUL_LOW_0_s_49_0_S1 ;
wire memory_MUL_LOW_0_cry_46 ;
wire memory_MUL_LOW_0_cry_44 ;
wire memory_MUL_LOW_0_cry_42 ;
wire memory_MUL_LOW_0_cry_40 ;
wire memory_MUL_LOW_0_cry_38 ;
wire memory_MUL_LOW_0_cry_36 ;
wire memory_MUL_LOW_0_cry_34 ;
wire memory_MUL_LOW_0_cry_32 ;
wire memory_MUL_LOW_0_cry_30 ;
wire memory_MUL_LOW_0_cry_28 ;
wire memory_MUL_LOW_0_cry_26 ;
wire memory_MUL_LOW_0_cry_24 ;
wire memory_MUL_LOW_0_cry_22 ;
wire memory_MUL_LOW_0_cry_20 ;
wire memory_MUL_LOW_0_cry_18 ;
wire memory_MUL_LOW_0_cry_16 ;
wire memory_MUL_LOW_0_cry_14 ;
wire memory_MUL_LOW_0_cry_12 ;
wire memory_MUL_LOW_0_cry_10 ;
wire memory_MUL_LOW_0_cry_8 ;
wire memory_MUL_LOW_0_cry_6 ;
wire memory_MUL_LOW_0_cry_4 ;
wire memory_MUL_LOW_0_cry_2 ;
wire memory_MUL_LOW_0_cry_0 ;
wire memory_MUL_LOW_0_cry_0_0_S0 ;
wire memory_MUL_LOW_0_cry_0_0_S1 ;
wire memory_MUL_LOW_cry_48 ;
wire memory_MUL_LOW_cry_49_0_COUT ;
wire memory_MUL_LOW_cry_46 ;
wire memory_MUL_LOW_cry_44 ;
wire memory_MUL_LOW_cry_42 ;
wire memory_MUL_LOW_cry_40 ;
wire memory_MUL_LOW_cry_38 ;
wire memory_MUL_LOW_cry_36 ;
wire memory_MUL_LOW_cry_34 ;
wire memory_MUL_LOW_cry_32 ;
wire memory_MUL_LOW_cry_30 ;
wire memory_MUL_LOW_cry_28 ;
wire memory_MUL_LOW_cry_26 ;
wire memory_MUL_LOW_cry_24 ;
wire memory_MUL_LOW_cry_22 ;
wire memory_MUL_LOW_cry_20 ;
wire memory_MUL_LOW_cry_18 ;
wire memory_MUL_LOW_cry_16 ;
wire memory_MUL_LOW_cry_14 ;
wire memory_MUL_LOW_cry_12 ;
wire memory_MUL_LOW_cry_10 ;
wire memory_MUL_LOW_cry_8 ;
wire memory_MUL_LOW_cry_6 ;
wire memory_MUL_LOW_cry_4 ;
wire memory_MUL_LOW_cry_2 ;
wire memory_MUL_LOW_cry_0 ;
wire memory_MUL_LOW_cry_0_0_S0 ;
wire memory_MUL_LOW_cry_0_0_S1 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_29 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0_COUT ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0_S1 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_27 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_25 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_23 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_21 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_19 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_17 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_15 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_13 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_11 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_9 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_7 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_5 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_3 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0_S0 ;
wire IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_28 ;
wire IBusCachedPlugin_fetchPc_pc_s_29_0_COUT ;
wire IBusCachedPlugin_fetchPc_pc_s_29_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_s_29_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_26 ;
wire IBusCachedPlugin_fetchPc_pc_cry_27_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_27_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_24 ;
wire IBusCachedPlugin_fetchPc_pc_cry_25_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_25_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_22 ;
wire IBusCachedPlugin_fetchPc_pc_cry_23_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_23_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_20 ;
wire IBusCachedPlugin_fetchPc_pc_cry_21_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_21_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_18 ;
wire IBusCachedPlugin_fetchPc_pc_cry_19_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_19_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_16 ;
wire IBusCachedPlugin_fetchPc_pc_cry_17_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_17_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_14 ;
wire IBusCachedPlugin_fetchPc_pc_cry_15_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_15_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_12 ;
wire IBusCachedPlugin_fetchPc_pc_cry_13_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_13_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_10 ;
wire IBusCachedPlugin_fetchPc_pc_cry_11_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_11_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_8 ;
wire IBusCachedPlugin_fetchPc_pc_cry_9_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_9_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_6 ;
wire IBusCachedPlugin_fetchPc_pc_cry_7_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_7_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_4 ;
wire IBusCachedPlugin_fetchPc_pc_cry_5_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_5_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_2 ;
wire IBusCachedPlugin_fetchPc_pc_cry_3_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_3_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_1_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_1_0_S1 ;
wire IBusCachedPlugin_fetchPc_pc_cry_0_0_S0 ;
wire IBusCachedPlugin_fetchPc_pc_cry_0_0_S1 ;
wire un2_memory_DivPlugin_div_counter_valueNext_cry_4 ;
wire un2_memory_DivPlugin_div_counter_valueNext_s_5_0_COUT ;
wire un2_memory_DivPlugin_div_counter_valueNext_s_5_0_S1 ;
wire un2_memory_DivPlugin_div_counter_valueNext_cry_2 ;
wire un2_memory_DivPlugin_div_counter_valueNext_cry_0 ;
wire un2_memory_DivPlugin_div_counter_valueNext_cry_0_0_S0 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_30 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0_COUT ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_28 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_26 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_24 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_22 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_20 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_18 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_16 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_14 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_12 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_10 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_8 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_6 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_4 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_2 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0_S0 ;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0_S1 ;
wire _zz_memory_DivPlugin_div_result_3_cry_30 ;
wire _zz_memory_DivPlugin_div_result_3_s_31_0_COUT ;
wire _zz_memory_DivPlugin_div_result_3_s_31_0_S1 ;
wire _zz_memory_DivPlugin_div_result_3_cry_28 ;
wire _zz_memory_DivPlugin_div_result_3_cry_26 ;
wire _zz_memory_DivPlugin_div_result_3_cry_24 ;
wire _zz_memory_DivPlugin_div_result_3_cry_22 ;
wire _zz_memory_DivPlugin_div_result_3_cry_20 ;
wire _zz_memory_DivPlugin_div_result_3_cry_18 ;
wire _zz_memory_DivPlugin_div_result_3_cry_16 ;
wire _zz_memory_DivPlugin_div_result_3_cry_14 ;
wire _zz_memory_DivPlugin_div_result_3_cry_12 ;
wire _zz_memory_DivPlugin_div_result_3_cry_10 ;
wire _zz_memory_DivPlugin_div_result_3_cry_8 ;
wire _zz_memory_DivPlugin_div_result_3_cry_6 ;
wire _zz_memory_DivPlugin_div_result_3_cry_4 ;
wire _zz_memory_DivPlugin_div_result_3_cry_2 ;
wire _zz_memory_DivPlugin_div_result_3_cry_0 ;
wire _zz_memory_DivPlugin_div_result_3_cry_0_0_S0 ;
wire memory_DivPlugin_rs2_1_cry_30 ;
wire memory_DivPlugin_rs2_1_s_31_0_COUT ;
wire memory_DivPlugin_rs2_1_s_31_0_S1 ;
wire memory_DivPlugin_rs2_1_cry_28 ;
wire memory_DivPlugin_rs2_1_cry_26 ;
wire memory_DivPlugin_rs2_1_cry_24 ;
wire memory_DivPlugin_rs2_1_cry_22 ;
wire memory_DivPlugin_rs2_1_cry_20 ;
wire memory_DivPlugin_rs2_1_cry_18 ;
wire memory_DivPlugin_rs2_1_cry_16 ;
wire memory_DivPlugin_rs2_1_cry_14 ;
wire memory_DivPlugin_rs2_1_cry_12 ;
wire memory_DivPlugin_rs2_1_cry_10 ;
wire memory_DivPlugin_rs2_1_cry_8 ;
wire memory_DivPlugin_rs2_1_cry_6 ;
wire memory_DivPlugin_rs2_1_cry_4 ;
wire memory_DivPlugin_rs2_1_cry_2 ;
wire memory_DivPlugin_rs2_1_cry_0 ;
wire memory_DivPlugin_rs2_1_cry_0_0_S0 ;
wire execute_SrcPlugin_addSub_cry_30 ;
wire execute_SrcPlugin_addSub_s_31_0_COUT ;
wire execute_SrcPlugin_addSub_s_31_0_S1 ;
wire execute_SrcPlugin_addSub_cry_28 ;
wire execute_SrcPlugin_addSub_cry_26 ;
wire execute_SrcPlugin_addSub_cry_24 ;
wire execute_SrcPlugin_addSub_cry_22 ;
wire execute_SrcPlugin_addSub_cry_20 ;
wire execute_SrcPlugin_addSub_cry_18 ;
wire execute_SrcPlugin_addSub_cry_16 ;
wire execute_SrcPlugin_addSub_cry_14 ;
wire execute_SrcPlugin_addSub_cry_12 ;
wire execute_SrcPlugin_addSub_cry_10 ;
wire execute_SrcPlugin_addSub_cry_8 ;
wire execute_SrcPlugin_addSub_cry_6 ;
wire execute_SrcPlugin_addSub_cry_4 ;
wire execute_SrcPlugin_addSub_cry_2 ;
wire execute_SrcPlugin_addSub_cry_0 ;
wire execute_SrcPlugin_addSub_cry_0_0_S0 ;
wire N_13422 ;
wire N_13397 ;
wire N_13396 ;
wire N_13395 ;
wire N_13394 ;
wire N_13393 ;
wire N_13392 ;
wire N_13391 ;
wire N_13390 ;
wire N_13389 ;
wire N_13388 ;
wire N_13387 ;
wire N_13386 ;
wire N_13385 ;
wire N_13384 ;
wire N_13383 ;
wire N_13382 ;
wire N_13381 ;
wire N_13380 ;
wire N_13379 ;
wire N_13378 ;
wire N_13377 ;
wire N_13376 ;
wire N_13375 ;
wire N_13374 ;
wire N_13354 ;
wire N_13353 ;
wire N_13352 ;
wire N_13351 ;
wire N_13350 ;
wire N_13349 ;
wire N_13348 ;
wire N_13347 ;
wire N_13346 ;
wire N_13345 ;
wire N_13344 ;
wire N_13343 ;
wire N_13342 ;
wire N_13341 ;
wire N_13340 ;
wire N_13339 ;
wire N_13338 ;
wire N_13337 ;
wire N_13336 ;
wire N_13328 ;
wire N_13327 ;
wire N_13326 ;
wire N_13325 ;
wire N_13324 ;
wire N_13323 ;
wire N_13322 ;
wire N_13308 ;
wire N_13307 ;
wire N_13306 ;
wire N_13305 ;
wire N_13304 ;
wire N_13303 ;
wire N_13302 ;
wire N_13301 ;
wire N_13300 ;
wire N_13299 ;
wire N_13298 ;
wire N_13297 ;
wire N_13296 ;
wire N_13272 ;
wire N_13271 ;
wire N_13270 ;
wire N_13269 ;
wire N_13268 ;
wire N_13267 ;
wire N_13266 ;
wire N_13265 ;
wire N_13264 ;
wire N_13263 ;
wire N_13262 ;
wire N_13261 ;
wire N_13260 ;
wire N_13259 ;
wire N_13258 ;
wire N_13257 ;
wire N_13256 ;
wire N_13255 ;
wire N_13254 ;
wire N_13253 ;
wire N_13252 ;
wire N_13251 ;
wire N_13250 ;
wire N_13231 ;
wire N_13230 ;
wire N_13229 ;
wire N_13228 ;
wire N_13227 ;
wire N_13226 ;
wire N_13225 ;
wire N_13224 ;
wire N_13223 ;
wire N_13222 ;
wire N_13221 ;
wire N_13220 ;
wire N_13219 ;
wire N_13218 ;
wire N_13217 ;
wire N_13216 ;
wire N_13215 ;
wire N_13214 ;
wire N_13196 ;
wire N_13195 ;
wire N_13194 ;
wire N_13193 ;
wire N_13192 ;
wire N_13191 ;
wire N_13190 ;
wire N_13189 ;
wire N_13188 ;
wire N_13187 ;
wire N_13186 ;
wire N_13185 ;
wire N_13184 ;
wire N_13183 ;
wire N_13182 ;
wire N_13181 ;
wire N_13180 ;
wire N_13163 ;
wire N_13162 ;
wire N_13161 ;
wire N_13160 ;
wire N_13159 ;
wire N_13158 ;
wire N_13157 ;
wire N_13156 ;
wire N_13155 ;
wire N_13154 ;
wire N_13153 ;
wire N_13152 ;
wire N_13151 ;
wire N_13150 ;
wire N_13149 ;
wire N_13148 ;
wire N_13135 ;
wire N_13134 ;
wire N_13133 ;
wire N_13132 ;
wire N_13131 ;
wire N_13130 ;
wire N_13129 ;
wire N_13128 ;
wire N_13127 ;
wire N_13126 ;
wire N_13125 ;
wire N_13124 ;
wire N_13112 ;
wire N_13111 ;
wire N_13110 ;
wire N_13109 ;
wire N_13108 ;
wire N_13107 ;
wire N_13106 ;
wire N_13105 ;
wire N_13104 ;
wire N_13103 ;
wire N_13102 ;
wire N_13087 ;
wire N_13086 ;
wire N_13085 ;
wire N_13084 ;
wire N_13083 ;
wire N_13082 ;
wire N_13081 ;
wire N_13080 ;
wire N_13079 ;
wire N_13078 ;
wire N_13048 ;
wire N_13047 ;
wire N_13046 ;
wire N_13045 ;
wire N_13044 ;
wire N_13043 ;
wire N_13042 ;
wire N_13041 ;
wire N_13040 ;
wire N_13039 ;
wire N_13038 ;
wire N_13037 ;
wire N_13036 ;
wire N_13035 ;
wire N_13034 ;
wire N_13033 ;
wire N_13032 ;
wire N_13031 ;
wire N_13030 ;
wire N_13029 ;
wire N_13028 ;
wire N_13027 ;
wire N_13026 ;
wire N_13025 ;
wire N_13024 ;
wire N_13023 ;
wire N_13022 ;
wire N_13021 ;
wire N_13020 ;
wire N_13019 ;
wire N_13018 ;
wire N_13017 ;
wire N_13016 ;
wire N_13015 ;
wire N_13014 ;
wire N_13013 ;
wire N_13012 ;
wire N_13011 ;
wire N_13001 ;
wire N_13000 ;
wire N_12999 ;
wire N_12998 ;
wire N_12997 ;
wire N_12996 ;
wire N_12995 ;
wire N_12994 ;
wire N_12993 ;
wire N_12983 ;
wire N_12982 ;
wire N_12979 ;
wire N_12978 ;
wire N_12967 ;
wire N_12966 ;
wire N_12965 ;
wire N_12964 ;
wire N_12963 ;
wire N_12962 ;
wire N_12961 ;
wire N_12960 ;
wire N_12959 ;
wire N_12958 ;
wire N_12957 ;
wire N_12956 ;
wire N_12955 ;
wire N_12954 ;
wire N_12953 ;
wire N_12952 ;
wire N_12951 ;
wire N_12950 ;
wire N_12949 ;
wire N_12948 ;
wire N_12947 ;
wire N_1384 ;
wire N_1383 ;
wire N_1382 ;
wire N_1381 ;
wire N_1380 ;
wire N_1379 ;
wire N_1375 ;
wire N_1374 ;
wire N_622 ;
wire N_621 ;
wire N_620 ;
wire N_619 ;
wire N_618 ;
wire N_617 ;
wire N_616 ;
wire N_615 ;
wire N_614 ;
wire N_613 ;
wire N_612 ;
wire N_611 ;
wire N_610 ;
wire N_609 ;
wire N_608 ;
wire N_607 ;
wire N_606 ;
wire N_605 ;
wire N_604 ;
wire N_603 ;
wire N_602 ;
wire N_601 ;
wire N_600 ;
wire N_599 ;
wire N_598 ;
wire N_597 ;
wire N_596 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_ONEBITERR ;
wire RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_TWOBITERR ;
wire RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_ONEBITERR ;
wire RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_TWOBITERR ;
wire N_22615 ;
wire N_22616 ;
wire N_22617 ;
wire N_22618 ;
wire N_22619 ;
wire N_22620 ;
wire N_22621 ;
wire N_22622 ;
wire N_22623 ;
wire N_22624 ;
wire N_22625 ;
wire N_22626 ;
wire N_22627 ;
wire N_22628 ;
wire N_22629 ;
wire N_22630 ;
wire N_22631 ;
wire N_22632 ;
wire N_22633 ;
wire N_22634 ;
wire N_22635 ;
wire N_22636 ;
wire N_22637 ;
wire N_22638 ;
wire N_22639 ;
wire N_22640 ;
wire N_22641 ;
wire N_22642 ;
wire N_22643 ;
wire N_22644 ;
wire N_22645 ;
wire N_22646 ;
wire N_22647 ;
wire N_22648 ;
wire N_22649 ;
wire N_22650 ;
wire N_22651 ;
wire N_22652 ;
wire N_22653 ;
wire N_22654 ;
wire N_22655 ;
wire stageB_unaligned ;
wire dsp_split_kb_28 ;
wire stageB_flusher_waitDone ;
wire N_1131 ;
wire N_1146 ;
wire when_MulDivIterativePlugin_l128 ;
wire _zz_decode_RS2_1_1_sqmuxa ;
wire N_3480 ;
wire loader_valid_regNext ;
wire io_cpu_redo_0_sqmuxa_1 ;
wire when_DataCache_l980 ;
wire N_6_mux ;
wire when_DBusCachedPlugin_l458_537 ;
wire IBusCachedPlugin_decodeExceptionPort_valid ;
wire N_55 ;
wire dataCache_1_io_cpu_writeBack_unalignedAccess ;
wire dataCache_1_io_cpu_writeBack_accessError ;
wire dataCache_1_io_cpu_redo ;
wire N_59 ;
wire dataCache_1_io_mem_cmd_valid ;
wire N_121_0 ;
wire N_63 ;
wire N_88_0 ;
wire N_28 ;
wire N_26 ;
wire stageB_mmuRsp_isIoAccess_rep1 ;
wire stageB_mmuRsp_isIoAccess ;
wire _zz_decode_RS2_2_sn_N_4 ;
wire _zz_when_CsrPlugin_l952_2 ;
wire DBusCachedPlugin_exceptionBus_valid_5 ;
wire _zz_decode_RS2_2_sn_N_2 ;
wire dataCache_1_io_cpu_writeBack_isValid ;
wire BranchPlugin_branchExceptionPort_valid ;
// @47:6286
  INV CsrPlugin_mcause_interrupt_RNO (
	.A(CsrPlugin_hadException),
	.Z(CsrPlugin_hadException_i)
);
// @47:6286
  INV dataCache_1_io_mem_cmd_rValid_RNIFLDC (
	.A(dataCache_1_io_mem_cmd_rValid),
	.Z(dataCache_1_io_mem_cmd_rValid_i)
);
// @47:6286
  INV memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0_RNO (
	.A(dsp_join_kb_15[32]),
	.Z(dsp_join_kb_15_i[32])
);
// @47:6286
  LUT4 decode_to_execute_INSTRUCTION_13_rep1_RNI0KKN (
	.A(decode_to_execute_INSTRUCTION_13_rep1),
	.B(dataCache_1_io_cpu_execute_refilling),
	.C(_zz_dBus_rsp_valid),
	.D(GND_0),
	.Z(N_7)
);
defparam decode_to_execute_INSTRUCTION_13_rep1_RNI0KKN.INIT="0xEAEA";
// @47:6286
  LUT4 builder_basesoc_we_1_RNIFN7G1 (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z),
	.B(un3_main_basesoc_uart_tx_fifo_syncfifo_writable),
	.C(builder_basesoc_we_1),
	.D(iBusWishbone_STB_RNIBI961),
	.Z(main_basesoc_uart_tx_fifo_wrport_we)
);
defparam builder_basesoc_we_1_RNIFN7G1.INIT="0x2000";
// @47:6286
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNIPT021[26]  (
	.A(builder_basesoc_state),
	.B(main_basesoc_dbus_dat_w[26]),
	.C(builder_grant),
	.D(GND_0),
	.Z(dsp_split_kb_0)
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNIPT021[26] .INIT="0x4040";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_3_0_RNO (
	.A(dsp_join_kb_11[0]),
	.B(decode_to_execute_PC_mod[0]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[3])
);
defparam execute_BranchPlugin_branchAdder_cry_3_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_3_0_RNO_0 (
	.A(dsp_join_kb_11[1]),
	.B(decode_to_execute_PC_mod[1]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[4])
);
defparam execute_BranchPlugin_branchAdder_cry_3_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_5_0_RNO (
	.A(dsp_join_kb_11[2]),
	.B(decode_to_execute_PC_mod[2]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[5])
);
defparam execute_BranchPlugin_branchAdder_cry_5_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_5_0_RNO_0 (
	.A(dsp_join_kb_11[3]),
	.B(decode_to_execute_PC_mod[3]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[6])
);
defparam execute_BranchPlugin_branchAdder_cry_5_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_7_0_RNO (
	.A(dsp_join_kb_11[4]),
	.B(decode_to_execute_PC_mod[4]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[7])
);
defparam execute_BranchPlugin_branchAdder_cry_7_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_7_0_RNO_0 (
	.A(dsp_join_kb_11[5]),
	.B(decode_to_execute_PC_mod[5]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[8])
);
defparam execute_BranchPlugin_branchAdder_cry_7_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_13_0_RNO (
	.A(dsp_join_kb_11[6]),
	.B(decode_to_execute_PC_mod[6]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[13])
);
defparam execute_BranchPlugin_branchAdder_cry_13_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_15_0_RNO (
	.A(dsp_join_kb_11[7]),
	.B(decode_to_execute_PC_mod[7]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[15])
);
defparam execute_BranchPlugin_branchAdder_cry_15_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_15_0_RNO_0 (
	.A(dsp_join_kb_11[8]),
	.B(decode_to_execute_PC_mod[8]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[16])
);
defparam execute_BranchPlugin_branchAdder_cry_15_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_17_0_RNO (
	.A(dsp_join_kb_11[9]),
	.B(decode_to_execute_PC_mod[9]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[17])
);
defparam execute_BranchPlugin_branchAdder_cry_17_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_19_0_RNO (
	.A(dsp_join_kb_11[10]),
	.B(decode_to_execute_PC_mod[10]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[19])
);
defparam execute_BranchPlugin_branchAdder_cry_19_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_21_0_RNO (
	.A(dsp_join_kb_11[11]),
	.B(decode_to_execute_PC_mod[11]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[21])
);
defparam execute_BranchPlugin_branchAdder_cry_21_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_21_0_RNO_0 (
	.A(dsp_join_kb_11[12]),
	.B(decode_to_execute_PC_mod[12]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[22])
);
defparam execute_BranchPlugin_branchAdder_cry_21_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_23_0_RNO (
	.A(dsp_join_kb_11[13]),
	.B(decode_to_execute_PC_mod[13]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[23])
);
defparam execute_BranchPlugin_branchAdder_cry_23_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_23_0_RNO_0 (
	.A(dsp_join_kb_11[14]),
	.B(decode_to_execute_PC_mod[14]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[24])
);
defparam execute_BranchPlugin_branchAdder_cry_23_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_25_0_RNO (
	.A(dsp_join_kb_11[15]),
	.B(decode_to_execute_PC_mod[15]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[26])
);
defparam execute_BranchPlugin_branchAdder_cry_25_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_27_0_RNO (
	.A(dsp_join_kb_11[16]),
	.B(decode_to_execute_PC_mod[16]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[27])
);
defparam execute_BranchPlugin_branchAdder_cry_27_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_27_0_RNO_0 (
	.A(dsp_join_kb_11[17]),
	.B(decode_to_execute_PC_mod[17]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[28])
);
defparam execute_BranchPlugin_branchAdder_cry_27_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_29_0_RNO (
	.A(dsp_join_kb_11[18]),
	.B(decode_to_execute_PC_0_mod_0[18]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[29])
);
defparam execute_BranchPlugin_branchAdder_cry_29_0_RNO.INIT="0xACCC";
// @47:6286
  LUT4 execute_BranchPlugin_branchAdder_cry_29_0_RNO_0 (
	.A(dsp_join_kb_11[19]),
	.B(decode_to_execute_PC_mod[19]),
	.C(dsp_split_kb_11),
	.D(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.Z(dsp_join_kb_19[30])
);
defparam execute_BranchPlugin_branchAdder_cry_29_0_RNO_0.INIT="0xACCC";
// @47:6286
  LUT4 CsrPlugin_mip_MEIP_RNO (
	.A(_zz_CsrPlugin_csrMapping_readDataInit_1[0]),
	.B(externalInterruptArray_regNext[1]),
	.C(_zz_CsrPlugin_csrMapping_readDataInit[1]),
	.D(GND_0),
	.Z(un3_externalInterrupt_i)
);
defparam CsrPlugin_mip_MEIP_RNO.INIT="0xEAEA";
// @47:6286
  LUT4 \_zz_execute_SRC1_0_iv_RNIRHJL[0]  (
	.A(_zz_execute_SRC1[31]),
	.B(_zz_execute_SRC1[0]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.Z(execute_FullBarrelShifterPlugin_reversed[31])
);
defparam \_zz_execute_SRC1_0_iv_RNIRHJL[0] .INIT="0xACAA";
// @47:6286
  LUT4 \decode_to_execute_RS1_RNO_1_cZ[0]  (
	.A(_zz_decode_RS2_sn_N_5),
	.B(when_HazardSimplePlugin_l57_2),
	.C(when_HazardSimplePlugin_l48_2_NE),
	.D(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
	.Z(decode_to_execute_RS1_RNO_1[0])
);
defparam \decode_to_execute_RS1_RNO_1_cZ[0] .INIT="0x0800";
// @47:6286
  LUT4 _zz_iBus_rsp_valid_RNO (
	.A(un1_sys_rst),
	.B(builder_grant),
	.C(N_1221),
	.D(GND_0),
	.Z(_zz_iBus_rsp_validc_i)
);
defparam _zz_iBus_rsp_valid_RNO.INIT="0xFEFE";
// @47:6286
  LUT4 \decode_to_execute_ALU_CTRL_RNIIHMA5_cZ[1]  (
	.A(execute_SrcPlugin_addSub[0]),
	.B(N_750),
	.C(when_CsrPlugin_l1180),
	.D(decode_to_execute_ALU_CTRL[1]),
	.Z(decode_to_execute_ALU_CTRL_RNIIHMA5[1])
);
defparam \decode_to_execute_ALU_CTRL_RNIIHMA5_cZ[1] .INIT="0xCCCA";
// @47:6286
  LUT4 builder_csr_bankarray_csrbank3_ev_pending_re_RNO (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r21_0),
	.B(main_bus_ack_r_0_o2_RNIONOR1),
	.C(builder_basesoc_next_state_0_sqmuxa_0_a2dup),
	.D(N_103),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r21_2)
);
defparam builder_csr_bankarray_csrbank3_ev_pending_re_RNO.INIT="0x0A2A";
// @47:6286
  LUT4 \memory_DivPlugin_div_done.fb  (
	.A(memory_DivPlugin_div_done),
	.B(when_MulDivIterativePlugin_l151_3),
	.C(un2_memory_DivPlugin_div_counter_valueNext_0[2]),
	.D(un2_memory_DivPlugin_div_counter_valueNext_0[1]),
	.Z(fb_0)
);
defparam \memory_DivPlugin_div_done.fb .INIT="0xAAAE";
// @47:6286
  LUT4 IBusCachedPlugin_fetchPc_booted_RNO (
	.A(main_basesoc_reset_storage[1]),
	.B(main_basesoc_reset_storage[0]),
	.C(main_basesoc_reset_re),
	.D(GND_0),
	.Z(_zz_7s_i)
);
defparam IBusCachedPlugin_fetchPc_booted_RNO.INIT="0x1515";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNILL3M4[0]  (
	.A0(CsrPlugin_csrMapping_readDataInit[0]),
	.B0(_zz_execute_SRC1[0]),
	.C0(_zz_execute_SRC2_5[0]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[0]),
	.B1(_zz_execute_SRC2_5[0]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL[0]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_750)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNILL3M4[0] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNILL3M4[0] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIII7B4[14]  (
	.A0(CsrPlugin_csrMapping_readDataInit[14]),
	.B0(_zz_execute_SRC1[14]),
	.C0(_zz_execute_SRC2_5[14]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[14]),
	.B1(_zz_execute_SRC2_5[14]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL[0]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_764)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIII7B4[14] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIII7B4[14] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNIRVMS3[31]  (
	.A0(CsrPlugin_csrMapping_readDataInit[31]),
	.B0(_zz_execute_SRC1[31]),
	.C0(_zz_execute_SRC2_5[31]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[31]),
	.B1(_zz_execute_SRC2_5[31]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL[0]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_781)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIRVMS3[31] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNIRVMS3[31] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \CsrPlugin_csrMapping_readDataInit_RNINM8M3[28]  (
	.A0(CsrPlugin_csrMapping_readDataInit[28]),
	.B0(_zz_execute_SRC1[28]),
	.C0(_zz_execute_SRC2_5[28]),
	.D0(when_CsrPlugin_l1180),
	.A1(_zz_execute_SRC1[28]),
	.B1(_zz_execute_SRC2_5[28]),
	.C1(decode_to_execute_ALU_BITWISE_CTRL[0]),
	.D1(GND_0),
	.SEL(_zz_decode_RS2_sn_N_4),
	.Z(N_778)
);
defparam \CsrPlugin_csrMapping_readDataInit_RNINM8M3[28] .INIT0="0xaac0";
defparam \CsrPlugin_csrMapping_readDataInit_RNINM8M3[28] .INIT1="0xe6e6";
// @47:6286
  WIDEFN9 \_zz_execute_SRC1_0_iv_RNI7L5S2[0]  (
	.A0(_zz_execute_SRC1[1]),
	.B0(_zz_execute_SRC1[30]),
	.C0(un2_execute_FullBarrelShifterPlugin_reversed),
	.D0(GND_0),
	.A1(_zz_execute_SRC1[0]),
	.B1(_zz_execute_SRC1[31]),
	.C1(un2_execute_FullBarrelShifterPlugin_reversed),
	.D1(GND_0),
	.SEL(_zz_execute_SRC2_5[0]),
	.Z(N_31)
);
defparam \_zz_execute_SRC1_0_iv_RNI7L5S2[0] .INIT0="0xacac";
defparam \_zz_execute_SRC1_0_iv_RNI7L5S2[0] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[7]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
	.B0(_zz_RegFilePlugin_regFile_port0[7]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_861),
	.B1(N_894),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[7])
);
defparam \decode_to_execute_RS1_RNO_0[7] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[7] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[6]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
	.B0(_zz_RegFilePlugin_regFile_port0[6]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_860),
	.B1(N_893),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[6])
);
defparam \decode_to_execute_RS1_RNO_0[6] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[6] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[6]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
	.B0(_zz_RegFilePlugin_regFile_port1[6]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_860),
	.B1(N_893),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[6])
);
defparam \decode_to_execute_RS2_RNO_1[6] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[6] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[5]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
	.B0(_zz_RegFilePlugin_regFile_port0[5]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_859),
	.B1(N_892),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[5])
);
defparam \decode_to_execute_RS1_RNO_0[5] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[5] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[5]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
	.B0(_zz_RegFilePlugin_regFile_port1[5]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_859),
	.B1(N_892),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[5])
);
defparam \decode_to_execute_RS2_RNO_0[5] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[5] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[4]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
	.B0(_zz_RegFilePlugin_regFile_port0[4]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_858),
	.B1(N_4151_mux),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[4])
);
defparam \decode_to_execute_RS1_RNO_0[4] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[4] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[4]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
	.B0(_zz_RegFilePlugin_regFile_port1[4]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_858),
	.B1(N_4151_mux),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[4])
);
defparam \decode_to_execute_RS2_RNO_0[4] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[4] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[3]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
	.B0(_zz_RegFilePlugin_regFile_port0[3]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_857),
	.B1(N_890),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[3])
);
defparam \decode_to_execute_RS1_RNO_0[3] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[3] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[1]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
	.B0(_zz_RegFilePlugin_regFile_port0[1]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_855),
	.B1(N_888),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[1])
);
defparam \decode_to_execute_RS1_RNO_0[1] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[1] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[1]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
	.B0(_zz_RegFilePlugin_regFile_port1[1]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_855),
	.B1(N_888),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[1])
);
defparam \decode_to_execute_RS2_RNO_1[1] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[1] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[2]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
	.B0(_zz_RegFilePlugin_regFile_port0[2]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_856),
	.B1(N_889),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[2])
);
defparam \decode_to_execute_RS1_RNO_0[2] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[2] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[2]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
	.B0(_zz_RegFilePlugin_regFile_port1[2]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_856),
	.B1(N_889),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[2])
);
defparam \decode_to_execute_RS2_RNO_0[2] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[2] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[3]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
	.B0(_zz_RegFilePlugin_regFile_port1[3]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_857),
	.B1(N_890),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[3])
);
defparam \decode_to_execute_RS2_RNO_0[3] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[3] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[0]  (
	.A0(_zz_decode_RS2_2[0]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[0]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_0_iv_0[0]),
	.B1(_zz_decode_RS2_1_0_sqmuxa),
	.C1(execute_to_memory_REGFILE_WRITE_DATA_m[0]),
	.D1(execute_to_memory_SHIFT_RIGHT[31]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[0])
);
defparam \decode_to_execute_RS1_RNO_0[0] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[0] .INIT1="0xfefa";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[7]  (
	.A0(_zz_decode_RS2_2[7]),
	.B0(decode_RS2_0_sqmuxa),
	.C0(decode_RS2_m0[7]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_1[7]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[7]),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa_1),
	.Z(decode_RS2_m2[7])
);
defparam \decode_to_execute_RS2_RNO_0[7] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO_0[7] .INIT1="0xecec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_1[31]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
	.B0(_zz_RegFilePlugin_regFile_port0[31]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_885),
	.B1(N_952),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[31])
);
defparam \decode_to_execute_RS1_RNO_1[31] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_1[31] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[31]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
	.B0(_zz_RegFilePlugin_regFile_port1[31]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_885),
	.B1(N_952),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[31])
);
defparam \decode_to_execute_RS2_RNO_1[31] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[31] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_1[30]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
	.B0(_zz_RegFilePlugin_regFile_port0[30]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_884),
	.B1(N_951),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[30])
);
defparam \decode_to_execute_RS1_RNO_1[30] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_1[30] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[30]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
	.B0(_zz_RegFilePlugin_regFile_port1[30]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_884),
	.B1(N_951),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[30])
);
defparam \decode_to_execute_RS2_RNO_1[30] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[30] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_1[29]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
	.B0(_zz_RegFilePlugin_regFile_port0[29]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_883),
	.B1(N_950),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[29])
);
defparam \decode_to_execute_RS1_RNO_1[29] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_1[29] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[29]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
	.B0(_zz_RegFilePlugin_regFile_port1[29]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_883),
	.B1(N_950),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[29])
);
defparam \decode_to_execute_RS2_RNO_1[29] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[29] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[28]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
	.B0(_zz_RegFilePlugin_regFile_port0[28]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_882),
	.B1(N_949),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[28])
);
defparam \decode_to_execute_RS1_RNO_0[28] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[28] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[28]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
	.B0(_zz_RegFilePlugin_regFile_port1[28]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_882),
	.B1(N_949),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[28])
);
defparam \decode_to_execute_RS2_RNO_0[28] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[28] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[26]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
	.B0(_zz_RegFilePlugin_regFile_port1[26]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_880),
	.B1(N_947),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[26])
);
defparam \decode_to_execute_RS2_RNO_0[26] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[26] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[25]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
	.B0(_zz_RegFilePlugin_regFile_port0[25]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_879),
	.B1(N_946),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[25])
);
defparam \decode_to_execute_RS1_RNO_0[25] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[25] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[25]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
	.B0(_zz_RegFilePlugin_regFile_port1[25]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_879),
	.B1(N_946),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[25])
);
defparam \decode_to_execute_RS2_RNO_0[25] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[25] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_1[23]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
	.B0(_zz_RegFilePlugin_regFile_port0[23]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_877),
	.B1(N_944),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[23])
);
defparam \decode_to_execute_RS1_RNO_1[23] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_1[23] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[23]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
	.B0(_zz_RegFilePlugin_regFile_port1[23]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_877),
	.B1(N_944),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[23])
);
defparam \decode_to_execute_RS2_RNO_1[23] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[23] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_1[22]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
	.B0(_zz_RegFilePlugin_regFile_port0[22]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_876),
	.B1(N_943),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[22])
);
defparam \decode_to_execute_RS1_RNO_1[22] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_1[22] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_1[22]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
	.B0(_zz_RegFilePlugin_regFile_port1[22]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_876),
	.B1(N_943),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[22])
);
defparam \decode_to_execute_RS2_RNO_1[22] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_1[22] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[21]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
	.B0(_zz_RegFilePlugin_regFile_port0[21]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_875),
	.B1(N_942),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[21])
);
defparam \decode_to_execute_RS1_RNO_0[21] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[21] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[21]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
	.B0(_zz_RegFilePlugin_regFile_port1[21]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_875),
	.B1(N_942),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[21])
);
defparam \decode_to_execute_RS2_RNO_0[21] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[21] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[19]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
	.B0(_zz_RegFilePlugin_regFile_port0[19]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_873),
	.B1(N_940),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[19])
);
defparam \decode_to_execute_RS1_RNO_0[19] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[19] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[19]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
	.B0(_zz_RegFilePlugin_regFile_port1[19]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_873),
	.B1(N_940),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[19])
);
defparam \decode_to_execute_RS2_RNO_0[19] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[19] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[18]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
	.B0(_zz_RegFilePlugin_regFile_port0[18]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_872),
	.B1(N_939),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[18])
);
defparam \decode_to_execute_RS1_RNO_0[18] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[18] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[15]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
	.B0(_zz_RegFilePlugin_regFile_port0[15]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_869),
	.B1(N_936),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[15])
);
defparam \decode_to_execute_RS1_RNO_0[15] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[15] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[15]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
	.B0(_zz_RegFilePlugin_regFile_port1[15]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_869),
	.B1(N_936),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[15])
);
defparam \decode_to_execute_RS2_RNO_0[15] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[15] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[14]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
	.B0(_zz_RegFilePlugin_regFile_port0[14]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_868),
	.B1(N_935),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[14])
);
defparam \decode_to_execute_RS1_RNO_0[14] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[14] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[14]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
	.B0(_zz_RegFilePlugin_regFile_port1[14]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_868),
	.B1(N_935),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[14])
);
defparam \decode_to_execute_RS2_RNO_0[14] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[14] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[13]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
	.B0(_zz_RegFilePlugin_regFile_port0[13]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_867),
	.B1(N_934),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[13])
);
defparam \decode_to_execute_RS1_RNO_0[13] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[13] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[13]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
	.B0(_zz_RegFilePlugin_regFile_port1[13]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_867),
	.B1(N_934),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[13])
);
defparam \decode_to_execute_RS2_RNO_0[13] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[13] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[12]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
	.B0(_zz_RegFilePlugin_regFile_port0[12]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_866),
	.B1(N_933),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[12])
);
defparam \decode_to_execute_RS1_RNO_0[12] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[12] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[12]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
	.B0(_zz_RegFilePlugin_regFile_port1[12]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_866),
	.B1(N_933),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[12])
);
defparam \decode_to_execute_RS2_RNO_0[12] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[12] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[11]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
	.B0(_zz_RegFilePlugin_regFile_port1[11]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_865),
	.B1(N_932),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[11])
);
defparam \decode_to_execute_RS2_RNO_0[11] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[11] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[10]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
	.B0(_zz_RegFilePlugin_regFile_port0[10]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_864),
	.B1(N_931),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[10])
);
defparam \decode_to_execute_RS1_RNO_0[10] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[10] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[10]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
	.B0(_zz_RegFilePlugin_regFile_port1[10]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_864),
	.B1(N_931),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[10])
);
defparam \decode_to_execute_RS2_RNO_0[10] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[10] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[9]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
	.B0(_zz_RegFilePlugin_regFile_port0[9]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_863),
	.B1(N_930),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[9])
);
defparam \decode_to_execute_RS1_RNO_0[9] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[9] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[9]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
	.B0(_zz_RegFilePlugin_regFile_port1[9]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_863),
	.B1(N_930),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[9])
);
defparam \decode_to_execute_RS2_RNO_0[9] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[9] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[8]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
	.B0(_zz_RegFilePlugin_regFile_port0[8]),
	.C0(decode_RS1_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_862),
	.B1(N_929),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS1_0_sqmuxa),
	.Z(decode_RS1_m1[8])
);
defparam \decode_to_execute_RS1_RNO_0[8] .INIT0="0xacac";
defparam \decode_to_execute_RS1_RNO_0[8] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[8]  (
	.A0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
	.B0(_zz_RegFilePlugin_regFile_port1[8]),
	.C0(decode_RS2_0_sqmuxa_3),
	.D0(GND_0),
	.A1(N_862),
	.B1(N_929),
	.C1(when_MulPlugin_l147),
	.D1(GND_0),
	.SEL(decode_RS2_0_sqmuxa),
	.Z(decode_RS2_m1[8])
);
defparam \decode_to_execute_RS2_RNO_0[8] .INIT0="0xacac";
defparam \decode_to_execute_RS2_RNO_0[8] .INIT1="0xacac";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[7]  (
	.A0(_zz_decode_RS2_1[7]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[7]),
	.D0(GND_0),
	.A1(N_757),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[7]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[7])
);
defparam \decode_to_execute_RS1_RNO[7] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[7] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[6]  (
	.A0(_zz_decode_RS2_1[6]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[6]),
	.D0(GND_0),
	.A1(N_756),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[6]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[6])
);
defparam \decode_to_execute_RS1_RNO[6] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[6] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[5]  (
	.A0(_zz_decode_RS2_1[5]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[5]),
	.D0(GND_0),
	.A1(N_755),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[5]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[5])
);
defparam \decode_to_execute_RS1_RNO[5] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[5] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[5]  (
	.A0(_zz_decode_RS2_1[5]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[5]),
	.D0(GND_0),
	.A1(N_755),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[5]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[5])
);
defparam \decode_to_execute_RS2_RNO[5] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[5] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[4]  (
	.A0(_zz_decode_RS2_1[4]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[4]),
	.D0(GND_0),
	.A1(N_754),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[4]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[4])
);
defparam \decode_to_execute_RS1_RNO[4] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[4] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[4]  (
	.A0(_zz_decode_RS2_1[4]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[4]),
	.D0(GND_0),
	.A1(N_754),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[4]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[4])
);
defparam \decode_to_execute_RS2_RNO[4] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[4] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[1]  (
	.A0(_zz_decode_RS2_1[1]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[1]),
	.D0(GND_0),
	.A1(N_751),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[1]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[1])
);
defparam \decode_to_execute_RS1_RNO[1] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[1] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[2]  (
	.A0(_zz_decode_RS2_1[2]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[2]),
	.D0(GND_0),
	.A1(N_752),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[2]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[2])
);
defparam \decode_to_execute_RS1_RNO[2] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[2] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[2]  (
	.A0(_zz_decode_RS2_1[2]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[2]),
	.D0(GND_0),
	.A1(N_752),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[2]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[2])
);
defparam \decode_to_execute_RS2_RNO[2] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[2] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[3]  (
	.A0(_zz_decode_RS2_1[3]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[3]),
	.D0(GND_0),
	.A1(N_753),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[3]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[3])
);
defparam \decode_to_execute_RS2_RNO[3] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[3] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[3]  (
	.A0(_zz_decode_RS2_1[3]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[3]),
	.D0(GND_0),
	.A1(N_753),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[3]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[3])
);
defparam \decode_to_execute_RS1_RNO[3] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[3] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[27]  (
	.A0(_zz_decode_RS2_2[27]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[27]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_0_iv_0[27]),
	.B1(_zz_decode_RS2_1_2_sqmuxa),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[27]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[4]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[27])
);
defparam \decode_to_execute_RS1_RNO_0[27] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[27] .INIT1="0xffea";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[27]  (
	.A0(_zz_decode_RS2_2[27]),
	.B0(decode_RS2_0_sqmuxa),
	.C0(decode_RS2_m0[27]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_0_iv_0[27]),
	.B1(_zz_decode_RS2_1_2_sqmuxa),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[27]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[4]),
	.SEL(decode_RS2_0_sqmuxa_1),
	.Z(decode_RS2_m2[27])
);
defparam \decode_to_execute_RS2_RNO_0[27] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO_0[27] .INIT1="0xffea";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[26]  (
	.A0(_zz_decode_RS2_2[26]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[26]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_0_iv_0[26]),
	.B1(_zz_decode_RS2_1_2_sqmuxa),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[26]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[5]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[26])
);
defparam \decode_to_execute_RS1_RNO_0[26] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[26] .INIT1="0xffea";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[24]  (
	.A0(_zz_decode_RS2_2[24]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[24]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[24]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[24]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[7]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[24])
);
defparam \decode_to_execute_RS1_RNO_0[24] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[24] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[24]  (
	.A0(_zz_decode_RS2_2[24]),
	.B0(decode_RS2_0_sqmuxa),
	.C0(decode_RS2_m0[24]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[24]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[24]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[7]),
	.SEL(decode_RS2_0_sqmuxa_1),
	.Z(decode_RS2_m2[24])
);
defparam \decode_to_execute_RS2_RNO_0[24] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO_0[24] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[20]  (
	.A0(_zz_decode_RS2_2[20]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[20]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[20]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[20]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[11]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[20])
);
defparam \decode_to_execute_RS1_RNO_0[20] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[20] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[20]  (
	.A0(_zz_decode_RS2_2[20]),
	.B0(decode_RS2_0_sqmuxa),
	.C0(decode_RS2_m0[20]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[20]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[20]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[11]),
	.SEL(decode_RS2_0_sqmuxa_1),
	.Z(decode_RS2_m2[20])
);
defparam \decode_to_execute_RS2_RNO_0[20] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO_0[20] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[18]  (
	.A0(_zz_decode_RS2_2[18]),
	.B0(decode_RS2_0_sqmuxa),
	.C0(decode_RS2_m0[18]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[18]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[18]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[13]),
	.SEL(decode_RS2_0_sqmuxa_1),
	.Z(decode_RS2_m2[18])
);
defparam \decode_to_execute_RS2_RNO_0[18] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO_0[18] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[17]  (
	.A0(_zz_decode_RS2_2[17]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[17]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[17]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[17]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[14]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[17])
);
defparam \decode_to_execute_RS1_RNO_0[17] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[17] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO_0[17]  (
	.A0(_zz_decode_RS2_2[17]),
	.B0(decode_RS2_0_sqmuxa),
	.C0(decode_RS2_m0[17]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[17]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[17]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[14]),
	.SEL(decode_RS2_0_sqmuxa_1),
	.Z(decode_RS2_m2[17])
);
defparam \decode_to_execute_RS2_RNO_0[17] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO_0[17] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO_0[16]  (
	.A0(_zz_decode_RS2_2[16]),
	.B0(decode_RS1_0_sqmuxa),
	.C0(decode_RS1_m0[16]),
	.D0(GND_0),
	.A1(_zz_decode_RS2_1_2_sqmuxa),
	.B1(_zz_decode_RS2_1_0_iv_0[16]),
	.C1(execute_to_memory_REGFILE_WRITE_DATA[16]),
	.D1(execute_to_memory_SHIFT_RIGHT_m_0[15]),
	.SEL(decode_RS1_0_sqmuxa_1),
	.Z(decode_RS1_m2[16])
);
defparam \decode_to_execute_RS1_RNO_0[16] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO_0[16] .INIT1="0xffec";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[0]  (
	.A0(N_750),
	.B0(decode_RS1_0_sqmuxa_2),
	.C0(decode_RS1_m2[0]),
	.D0(GND_0),
	.A1(decode_to_execute_ALU_CTRL[0]),
	.B1(execute_SrcPlugin_addSub[0]),
	.C1(execute_SrcPlugin_less),
	.D1(GND_0),
	.SEL(decode_to_execute_RS1_RNO_1[0]),
	.Z(decode_RS1[0])
);
defparam \decode_to_execute_RS1_RNO[0] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[0] .INIT1="0xe4e4";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[28]  (
	.A0(_zz_decode_RS2_1[28]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[28]),
	.D0(GND_0),
	.A1(N_778),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[28]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[28])
);
defparam \decode_to_execute_RS1_RNO[28] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[28] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[28]  (
	.A0(_zz_decode_RS2_1[28]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[28]),
	.D0(GND_0),
	.A1(N_778),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[28]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[28])
);
defparam \decode_to_execute_RS2_RNO[28] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[28] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[26]  (
	.A0(_zz_decode_RS2_1[26]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[26]),
	.D0(GND_0),
	.A1(N_776),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[26]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[26])
);
defparam \decode_to_execute_RS2_RNO[26] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[26] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[25]  (
	.A0(_zz_decode_RS2_1[25]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[25]),
	.D0(GND_0),
	.A1(N_775),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[25]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[25])
);
defparam \decode_to_execute_RS1_RNO[25] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[25] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[25]  (
	.A0(_zz_decode_RS2_1[25]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[25]),
	.D0(GND_0),
	.A1(N_775),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[25]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[25])
);
defparam \decode_to_execute_RS2_RNO[25] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[25] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[21]  (
	.A0(_zz_decode_RS2_1[21]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[21]),
	.D0(GND_0),
	.A1(N_771),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[21]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[21])
);
defparam \decode_to_execute_RS1_RNO[21] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[21] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[21]  (
	.A0(_zz_decode_RS2_1[21]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[21]),
	.D0(GND_0),
	.A1(N_771),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[21]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[21])
);
defparam \decode_to_execute_RS2_RNO[21] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[21] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[19]  (
	.A0(_zz_decode_RS2_1[19]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[19]),
	.D0(GND_0),
	.A1(N_769),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[19]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[19])
);
defparam \decode_to_execute_RS1_RNO[19] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[19] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[19]  (
	.A0(_zz_decode_RS2_1[19]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[19]),
	.D0(GND_0),
	.A1(N_769),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[19]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[19])
);
defparam \decode_to_execute_RS2_RNO[19] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[19] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[18]  (
	.A0(_zz_decode_RS2_1[18]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[18]),
	.D0(GND_0),
	.A1(N_768),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[18]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[18])
);
defparam \decode_to_execute_RS1_RNO[18] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[18] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[16]  (
	.A0(_zz_decode_RS2_1[16]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[16]),
	.D0(GND_0),
	.A1(N_766),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[16]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[16])
);
defparam \decode_to_execute_RS2_RNO[16] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[16] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[15]  (
	.A0(_zz_decode_RS2_1[15]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[15]),
	.D0(GND_0),
	.A1(N_765),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[15]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[15])
);
defparam \decode_to_execute_RS1_RNO[15] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[15] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[15]  (
	.A0(_zz_decode_RS2_1[15]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[15]),
	.D0(GND_0),
	.A1(N_765),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[15]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[15])
);
defparam \decode_to_execute_RS2_RNO[15] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[15] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[14]  (
	.A0(_zz_decode_RS2_1[14]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[14]),
	.D0(GND_0),
	.A1(N_764),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[14]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[14])
);
defparam \decode_to_execute_RS1_RNO[14] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[14] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[14]  (
	.A0(_zz_decode_RS2_1[14]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[14]),
	.D0(GND_0),
	.A1(N_764),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[14]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[14])
);
defparam \decode_to_execute_RS2_RNO[14] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[14] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[13]  (
	.A0(_zz_decode_RS2_1[13]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[13]),
	.D0(GND_0),
	.A1(N_763),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[13]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[13])
);
defparam \decode_to_execute_RS1_RNO[13] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[13] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[13]  (
	.A0(_zz_decode_RS2_1[13]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[13]),
	.D0(GND_0),
	.A1(N_763),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[13]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[13])
);
defparam \decode_to_execute_RS2_RNO[13] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[13] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[12]  (
	.A0(_zz_decode_RS2_1[12]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[12]),
	.D0(GND_0),
	.A1(N_762),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[12]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[12])
);
defparam \decode_to_execute_RS1_RNO[12] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[12] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[12]  (
	.A0(_zz_decode_RS2_1[12]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[12]),
	.D0(GND_0),
	.A1(N_762),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[12]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[12])
);
defparam \decode_to_execute_RS2_RNO[12] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[12] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[11]  (
	.A0(_zz_decode_RS2_1[11]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[11]),
	.D0(GND_0),
	.A1(N_761),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[11]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[11])
);
defparam \decode_to_execute_RS1_RNO[11] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[11] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[11]  (
	.A0(_zz_decode_RS2_1[11]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[11]),
	.D0(GND_0),
	.A1(N_761),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[11]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[11])
);
defparam \decode_to_execute_RS2_RNO[11] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[11] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[10]  (
	.A0(_zz_decode_RS2_1[10]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[10]),
	.D0(GND_0),
	.A1(N_760),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[10]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[10])
);
defparam \decode_to_execute_RS1_RNO[10] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[10] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[10]  (
	.A0(_zz_decode_RS2_1[10]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[10]),
	.D0(GND_0),
	.A1(N_760),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[10]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[10])
);
defparam \decode_to_execute_RS2_RNO[10] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[10] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[9]  (
	.A0(_zz_decode_RS2_1[9]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[9]),
	.D0(GND_0),
	.A1(N_759),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[9]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[9])
);
defparam \decode_to_execute_RS1_RNO[9] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[9] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[9]  (
	.A0(_zz_decode_RS2_1[9]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[9]),
	.D0(GND_0),
	.A1(N_759),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[9]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[9])
);
defparam \decode_to_execute_RS2_RNO[9] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[9] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS1_RNO[8]  (
	.A0(_zz_decode_RS2_1[8]),
	.B0(decode_RS1_0_sqmuxa_1),
	.C0(decode_RS1_m1[8]),
	.D0(GND_0),
	.A1(N_758),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[8]),
	.SEL(decode_RS1_0_sqmuxa_2),
	.Z(decode_RS1[8])
);
defparam \decode_to_execute_RS1_RNO[8] .INIT0="0xb8b8";
defparam \decode_to_execute_RS1_RNO[8] .INIT1="0x2e22";
// @47:6286
  WIDEFN9 \decode_to_execute_RS2_RNO[8]  (
	.A0(_zz_decode_RS2_1[8]),
	.B0(decode_RS2_0_sqmuxa_1),
	.C0(decode_RS2_m1[8]),
	.D0(GND_0),
	.A1(N_758),
	.B1(_zz_decode_RS2_sn_N_5),
	.C1(decode_to_execute_ALU_CTRL[0]),
	.D1(execute_SrcPlugin_addSub[8]),
	.SEL(decode_RS2_0_sqmuxa_2),
	.Z(decode_RS2[8])
);
defparam \decode_to_execute_RS2_RNO[8] .INIT0="0xb8b8";
defparam \decode_to_execute_RS2_RNO[8] .INIT1="0x2e22";
// @47:4852
  LUT4 \CsrPlugin_interrupt_code_3_.fb  (
	.A(CsrPlugin_interrupt_code[3]),
	.B(un1_CsrPlugin_interrupt_valid21),
	.C(GND_0),
	.D(GND_0),
	.Z(fb)
);
defparam \CsrPlugin_interrupt_code_3_.fb .INIT="0x8888";
// @47:4586
  FD1P3IX writeBack_arbitration_isValid_reg (
	.D(writeBack_arbitration_isValid_5),
	.SP(when_Pipeline_l151_2),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(writeBack_arbitration_isValid)
);
// @47:4852
  FD1P3IX memory_to_writeBack_REGFILE_WRITE_VALID_reg (
	.D(execute_to_memory_REGFILE_WRITE_VALID),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_VALID)
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]  (
	.D(_zz_decode_RS2_1[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[0])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]  (
	.D(_zz_decode_RS2_1[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[1])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]  (
	.D(_zz_decode_RS2_1[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[2])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]  (
	.D(_zz_decode_RS2_1[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[3])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[4]  (
	.D(_zz_decode_RS2_1[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[4])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]  (
	.D(_zz_decode_RS2_1[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[5])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]  (
	.D(_zz_decode_RS2_1[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[6])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[7]  (
	.D(_zz_decode_RS2_1[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]  (
	.D(_zz_decode_RS2_1[8]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]  (
	.D(_zz_decode_RS2_1[9]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]  (
	.D(_zz_decode_RS2_1[10]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]  (
	.D(_zz_decode_RS2_1[11]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]  (
	.D(_zz_decode_RS2_1[12]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[12])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]  (
	.D(_zz_decode_RS2_1[13]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[13])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]  (
	.D(_zz_decode_RS2_1[14]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]  (
	.D(_zz_decode_RS2_1[15]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[15])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]  (
	.D(_zz_decode_RS2_1[16]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[16])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[17]  (
	.D(_zz_decode_RS2_1[17]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[17])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]  (
	.D(_zz_decode_RS2_1[18]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[18])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]  (
	.D(_zz_decode_RS2_1[19]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[19])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]  (
	.D(_zz_decode_RS2_1[20]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[20])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]  (
	.D(_zz_decode_RS2_1[21]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[21])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]  (
	.D(_zz_decode_RS2_1[22]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[22])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]  (
	.D(_zz_decode_RS2_1[23]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[23])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]  (
	.D(_zz_decode_RS2_1[24]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[24])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]  (
	.D(_zz_decode_RS2_1[25]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[25])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]  (
	.D(_zz_decode_RS2_1[26]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[26])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]  (
	.D(_zz_decode_RS2_1[27]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[27])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]  (
	.D(_zz_decode_RS2_1[28]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[28])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]  (
	.D(_zz_decode_RS2_1[29]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[29])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[30]  (
	.D(_zz_decode_RS2_1[30]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[30])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]  (
	.D(_zz_decode_RS2_1[31]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_REGFILE_WRITE_DATA[31])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[2]  (
	.D(execute_to_memory_PC[2]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[2])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[3]  (
	.D(execute_to_memory_PC[3]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[3])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[4]  (
	.D(execute_to_memory_PC[4]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[4])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[5]  (
	.D(execute_to_memory_PC[5]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[5])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[6]  (
	.D(execute_to_memory_PC[6]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[6])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[7]  (
	.D(execute_to_memory_PC[7]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[8]  (
	.D(execute_to_memory_PC[8]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[9]  (
	.D(execute_to_memory_PC[9]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[10]  (
	.D(execute_to_memory_PC[10]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[11]  (
	.D(execute_to_memory_PC[11]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[12]  (
	.D(execute_to_memory_PC[12]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[12])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[13]  (
	.D(execute_to_memory_PC[13]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[13])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[14]  (
	.D(execute_to_memory_PC[14]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[15]  (
	.D(execute_to_memory_PC[15]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[15])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[16]  (
	.D(execute_to_memory_PC[16]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[16])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[17]  (
	.D(execute_to_memory_PC[17]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[17])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[18]  (
	.D(execute_to_memory_PC[18]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[18])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[19]  (
	.D(execute_to_memory_PC[19]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[19])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[20]  (
	.D(execute_to_memory_PC[20]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[20])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[21]  (
	.D(execute_to_memory_PC[21]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[21])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[22]  (
	.D(execute_to_memory_PC[22]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[22])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[23]  (
	.D(execute_to_memory_PC[23]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[23])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[24]  (
	.D(execute_to_memory_PC[24]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[24])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[25]  (
	.D(execute_to_memory_PC[25]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[25])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[26]  (
	.D(execute_to_memory_PC[26]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[26])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[27]  (
	.D(execute_to_memory_PC[27]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[27])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[28]  (
	.D(execute_to_memory_PC[28]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[28])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[29]  (
	.D(execute_to_memory_PC[29]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[29])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[30]  (
	.D(execute_to_memory_PC[30]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[30])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_PC_reg[31]  (
	.D(execute_to_memory_PC[31]),
	.SP(when_Pipeline_l124_2),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_PC[31])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[0]  (
	.D(dsp_split_kb_72[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[0])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[1]  (
	.D(dsp_split_kb_72[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[1])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[2]  (
	.D(dsp_split_kb_72[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[2])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[3]  (
	.D(dsp_split_kb_72[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[3])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[4]  (
	.D(dsp_split_kb_72[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[4])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[5]  (
	.D(dsp_split_kb_72[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[5])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[6]  (
	.D(dsp_split_kb_72[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[6])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[7]  (
	.D(dsp_split_kb_72[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[8]  (
	.D(dsp_split_kb_72[8]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[9]  (
	.D(dsp_split_kb_72[9]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[10]  (
	.D(dsp_split_kb_72[10]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[11]  (
	.D(dsp_split_kb_72[11]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[12]  (
	.D(dsp_split_kb_72[12]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[12])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[13]  (
	.D(dsp_split_kb_72[13]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[13])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[14]  (
	.D(dsp_split_kb_72[14]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[15]  (
	.D(dsp_split_kb_72[15]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[15])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[16]  (
	.D(dsp_split_kb_72[16]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[16])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[17]  (
	.D(dsp_split_kb_72[17]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[17])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_mod[18]  (
	.D(dsp_split_kb_72[18]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_72_0[18])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[0]  (
	.D(N_743),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[0])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[1]  (
	.D(memory_MUL_LOW[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[1])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[2]  (
	.D(N_745),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[2])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[3]  (
	.D(N_746),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[3])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[4]  (
	.D(N_747),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[4])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[5]  (
	.D(memory_MUL_LOW[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[5])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[6]  (
	.D(N_749),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[6])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[7]  (
	.D(N_750_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[8]  (
	.D(N_751_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[9]  (
	.D(memory_MUL_LOW[9]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[10]  (
	.D(N_753_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[11]  (
	.D(N_754_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[12]  (
	.D(N_755_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[12])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[13]  (
	.D(memory_MUL_LOW[13]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[13])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[14]  (
	.D(N_757_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[15]  (
	.D(N_758_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[15])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[16]  (
	.D(N_759_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[16])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[17]  (
	.D(memory_MUL_LOW[17]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[17])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[18]  (
	.D(N_761_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[18])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[19]  (
	.D(N_762_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[19])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[20]  (
	.D(N_763_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[20])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[21]  (
	.D(memory_MUL_LOW[21]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[21])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[22]  (
	.D(N_765_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[22])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[23]  (
	.D(N_766_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[23])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[24]  (
	.D(N_767),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[24])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[25]  (
	.D(memory_MUL_LOW[25]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[25])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[26]  (
	.D(N_769_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[26])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[27]  (
	.D(N_770),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[27])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[28]  (
	.D(N_771_0),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[28])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[29]  (
	.D(memory_MUL_LOW[29]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[29])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[30]  (
	.D(N_773),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[30])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_LOW_0_mod[31]  (
	.D(N_774),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_9[31])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[0]  (
	.D(execute_MUL_HH_0[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[0])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[1]  (
	.D(execute_MUL_HH_0[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[1])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[2]  (
	.D(execute_MUL_HH_0[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[2])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[3]  (
	.D(execute_MUL_HH_0[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[3])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[4]  (
	.D(execute_MUL_HH_0[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[4])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[5]  (
	.D(execute_MUL_HH_0[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[5])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[6]  (
	.D(execute_MUL_HH_0[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[6])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[7]  (
	.D(execute_MUL_HH_0[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[8]  (
	.D(execute_MUL_HH_0[8]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[9]  (
	.D(execute_MUL_HH_0[9]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[10]  (
	.D(execute_MUL_HH_0[10]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[11]  (
	.D(execute_MUL_HH_0[11]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[12]  (
	.D(execute_MUL_HH_0[12]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[12])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[13]  (
	.D(execute_MUL_HH_0[13]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[13])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[14]  (
	.D(execute_MUL_HH_0[14]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[15]  (
	.D(execute_MUL_HH_0[15]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[15])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[16]  (
	.D(execute_MUL_HH_0[16]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[16])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[17]  (
	.D(execute_MUL_HH_0[17]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[17])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[18]  (
	.D(execute_MUL_HH_0[18]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[18])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[19]  (
	.D(execute_MUL_HH_0[19]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[19])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[20]  (
	.D(execute_MUL_HH_0[20]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[20])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[21]  (
	.D(execute_MUL_HH_0[21]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[21])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[22]  (
	.D(execute_MUL_HH_0[22]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[22])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[23]  (
	.D(execute_MUL_HH_0[23]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[23])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[24]  (
	.D(execute_MUL_HH_0[24]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[24])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[25]  (
	.D(execute_MUL_HH_0[25]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[25])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[26]  (
	.D(execute_MUL_HH_0[26]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[26])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[27]  (
	.D(execute_MUL_HH_0[27]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[27])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[28]  (
	.D(execute_MUL_HH_0[28]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[28])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[29]  (
	.D(execute_MUL_HH_0[29]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[29])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[30]  (
	.D(execute_MUL_HH_0[30]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[30])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MUL_HH_mod[31]  (
	.D(execute_MUL_HH_0[31]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HH_1[31])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[0]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[0])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[1]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[1])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[2]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[2])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[3]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[3])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[4]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[4])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[5]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[5])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[6]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[6])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[7]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[8]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[9]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[10]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[11]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[12]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[12])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[13]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[13])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[14]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[15]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[15])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[16]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[16])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[17]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[17])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[18]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[18])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[19]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[19])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[20]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[20])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[21]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[21])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[22]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[22])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[23]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[23])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[24]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[24])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[25]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[25])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[26]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[26])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[27]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[27])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[28]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[28])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[29]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[29])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[30]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[30])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_MEMORY_STORE_DATA_RF[31]  (
	.D(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_payload_data[31])
);
// @47:4852
  FD1P3IX memory_to_writeBack_MEMORY_ENABLE_reg (
	.D(execute_to_memory_MEMORY_ENABLE),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_MEMORY_ENABLE)
);
// @47:4852
  FD1P3IX memory_to_writeBack_IS_MUL_reg (
	.D(execute_to_memory_IS_MUL),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_IS_MUL)
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[7]  (
	.D(execute_to_memory_INSTRUCTION[7]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[7])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[8]  (
	.D(execute_to_memory_INSTRUCTION[8]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[8])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[9]  (
	.D(execute_to_memory_INSTRUCTION[9]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[9])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[10]  (
	.D(execute_to_memory_INSTRUCTION[10]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[10])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[11]  (
	.D(execute_to_memory_INSTRUCTION[11]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[11])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[14]  (
	.D(execute_to_memory_INSTRUCTION[14]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[14])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[28]  (
	.D(execute_to_memory_INSTRUCTION[28]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[28])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_INSTRUCTION_reg[29]  (
	.D(execute_to_memory_INSTRUCTION[29]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_INSTRUCTION[29])
);
// @47:4852
  FD1P3IX \memory_to_writeBack_ENV_CTRL_reg[0]  (
	.D(execute_to_memory_ENV_CTRL[0]),
	.SP(when_DBusCachedPlugin_l458_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_to_writeBack_ENV_CTRL[0])
);
// @47:4586
  FD1P3IX memory_arbitration_isValid_reg (
	.D(memory_arbitration_isValid_5),
	.SP(when_Pipeline_l151_1),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(memory_arbitration_isValid)
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[0]  (
	.D(memory_DivPlugin_rs2_1[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[0])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[1]  (
	.D(memory_DivPlugin_rs2_1[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[1])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[2]  (
	.D(memory_DivPlugin_rs2_1[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[2])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[3]  (
	.D(memory_DivPlugin_rs2_1[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[3])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[4]  (
	.D(memory_DivPlugin_rs2_1[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[4])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[5]  (
	.D(memory_DivPlugin_rs2_1[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[5])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[6]  (
	.D(memory_DivPlugin_rs2_1[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[6])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[7]  (
	.D(memory_DivPlugin_rs2_1[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[7])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[8]  (
	.D(memory_DivPlugin_rs2_1[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[8])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[9]  (
	.D(memory_DivPlugin_rs2_1[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[9])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[10]  (
	.D(memory_DivPlugin_rs2_1[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[10])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[11]  (
	.D(memory_DivPlugin_rs2_1[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[11])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[12]  (
	.D(memory_DivPlugin_rs2_1[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[12])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[13]  (
	.D(memory_DivPlugin_rs2_1[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[13])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[14]  (
	.D(memory_DivPlugin_rs2_1[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[14])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[15]  (
	.D(memory_DivPlugin_rs2_1[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[15])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[16]  (
	.D(memory_DivPlugin_rs2_1[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[16])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[17]  (
	.D(memory_DivPlugin_rs2_1[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[17])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[18]  (
	.D(memory_DivPlugin_rs2_1[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[18])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[19]  (
	.D(memory_DivPlugin_rs2_1[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[19])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[20]  (
	.D(memory_DivPlugin_rs2_1[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[20])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[21]  (
	.D(memory_DivPlugin_rs2_1[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[21])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[22]  (
	.D(memory_DivPlugin_rs2_1[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[22])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[23]  (
	.D(memory_DivPlugin_rs2_1[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[23])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[24]  (
	.D(memory_DivPlugin_rs2_1[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[24])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[25]  (
	.D(memory_DivPlugin_rs2_1[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[25])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[26]  (
	.D(memory_DivPlugin_rs2_1[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[26])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[27]  (
	.D(memory_DivPlugin_rs2_1[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[27])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[28]  (
	.D(memory_DivPlugin_rs2_1[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[28])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[29]  (
	.D(memory_DivPlugin_rs2_1[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[29])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[30]  (
	.D(memory_DivPlugin_rs2_1[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[30])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs2_mod[31]  (
	.D(memory_DivPlugin_rs2_1[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs2_1_0_0[31])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[0]  (
	.D(N_3535),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[0])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[1]  (
	.D(N_3546),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[1])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[2]  (
	.D(N_3557),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[2])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[3]  (
	.D(N_3568),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[3])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[4]  (
	.D(N_3579),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[4])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[5]  (
	.D(N_3590),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[5])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[6]  (
	.D(N_3601),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[6])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[7]  (
	.D(N_3612),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[7])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[8]  (
	.D(N_3623),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[8])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[9]  (
	.D(N_3634),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[9])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[10]  (
	.D(N_3645),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[10])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[11]  (
	.D(N_3656),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[11])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[12]  (
	.D(N_3667),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[12])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[13]  (
	.D(N_3678),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[13])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[14]  (
	.D(N_3689),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[14])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[15]  (
	.D(N_3700),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[15])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[16]  (
	.D(N_3711),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[16])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[17]  (
	.D(N_3722),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[17])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[18]  (
	.D(N_3733),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[18])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[19]  (
	.D(N_3744),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[19])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[20]  (
	.D(N_3755),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[20])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[21]  (
	.D(N_3766),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[21])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[22]  (
	.D(N_3777),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[22])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[23]  (
	.D(N_3788),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[23])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[24]  (
	.D(N_3799),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[24])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[25]  (
	.D(N_3810),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[25])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[26]  (
	.D(N_3821),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[26])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[27]  (
	.D(N_3832),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[27])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[28]  (
	.D(N_3843),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[28])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[29]  (
	.D(N_3854),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[29])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1_reg[30]  (
	.D(N_3865),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_rs1[30])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_rs1[31]  (
	.D(N_3876),
	.SP(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_15[0])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[0]  (
	.D(_zz_memory_DivPlugin_div_result_3[0]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[0])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[1]  (
	.D(_zz_memory_DivPlugin_div_result_3[1]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[1])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[2]  (
	.D(_zz_memory_DivPlugin_div_result_3[2]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[2])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[3]  (
	.D(_zz_memory_DivPlugin_div_result_3[3]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[3])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[4]  (
	.D(_zz_memory_DivPlugin_div_result_3[4]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[4])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[5]  (
	.D(_zz_memory_DivPlugin_div_result_3[5]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[5])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[6]  (
	.D(_zz_memory_DivPlugin_div_result_3[6]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[6])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[7]  (
	.D(_zz_memory_DivPlugin_div_result_3[7]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[7])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[8]  (
	.D(_zz_memory_DivPlugin_div_result_3[8]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[8])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[9]  (
	.D(_zz_memory_DivPlugin_div_result_3[9]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[9])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[10]  (
	.D(_zz_memory_DivPlugin_div_result_3[10]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[10])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[11]  (
	.D(_zz_memory_DivPlugin_div_result_3[11]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[11])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[12]  (
	.D(_zz_memory_DivPlugin_div_result_3[12]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[12])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[13]  (
	.D(_zz_memory_DivPlugin_div_result_3[13]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[13])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[14]  (
	.D(_zz_memory_DivPlugin_div_result_3[14]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[14])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[15]  (
	.D(_zz_memory_DivPlugin_div_result_3[15]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[15])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[16]  (
	.D(_zz_memory_DivPlugin_div_result_3[16]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[16])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[17]  (
	.D(_zz_memory_DivPlugin_div_result_3[17]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[17])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[18]  (
	.D(_zz_memory_DivPlugin_div_result_3[18]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[18])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[19]  (
	.D(_zz_memory_DivPlugin_div_result_3[19]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[19])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[20]  (
	.D(_zz_memory_DivPlugin_div_result_3[20]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[20])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[21]  (
	.D(_zz_memory_DivPlugin_div_result_3[21]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[21])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[22]  (
	.D(_zz_memory_DivPlugin_div_result_3[22]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[22])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[23]  (
	.D(_zz_memory_DivPlugin_div_result_3[23]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[23])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[24]  (
	.D(_zz_memory_DivPlugin_div_result_3[24]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[24])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[25]  (
	.D(_zz_memory_DivPlugin_div_result_3[25]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[25])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[26]  (
	.D(_zz_memory_DivPlugin_div_result_3[26]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[26])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[27]  (
	.D(_zz_memory_DivPlugin_div_result_3[27]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[27])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[28]  (
	.D(_zz_memory_DivPlugin_div_result_3[28]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[28])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[29]  (
	.D(_zz_memory_DivPlugin_div_result_3[29]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[29])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[30]  (
	.D(_zz_memory_DivPlugin_div_result_3[30]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[30])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_div_result_mod[31]  (
	.D(_zz_memory_DivPlugin_div_result_3[31]),
	.SP(memory_DivPlugin_div_result_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_result_mod_Q[31])
);
// @47:4852
  FD1P3IX memory_DivPlugin_div_needRevert_reg (
	.D(memory_DivPlugin_div_needRevert_2),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_DivPlugin_div_needRevert)
);
// @47:4852
  FD1P3IX memory_DivPlugin_div_done_reg (
	.D(fb_0),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(memory_DivPlugin_div_done)
);
// @47:4586
  FD1P3IX \memory_DivPlugin_div_counter_value_0_mod[0]  (
	.D(un2_memory_DivPlugin_div_counter_valueNext[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_DBusCachedPlugin_l458_RNIT1AA1),
	.Q(un2_memory_DivPlugin_div_counter_valueNext_0[0])
);
// @47:4586
  FD1P3IX \memory_DivPlugin_div_counter_value_0_mod[1]  (
	.D(un2_memory_DivPlugin_div_counter_valueNext[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_DBusCachedPlugin_l458_RNIT1AA1),
	.Q(un2_memory_DivPlugin_div_counter_valueNext_0[1])
);
// @47:4586
  FD1P3IX \memory_DivPlugin_div_counter_value_0_mod[2]  (
	.D(un2_memory_DivPlugin_div_counter_valueNext[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_DBusCachedPlugin_l458_RNIT1AA1),
	.Q(un2_memory_DivPlugin_div_counter_valueNext_0[2])
);
// @47:4586
  FD1P3IX \memory_DivPlugin_div_counter_value_0_mod[3]  (
	.D(un2_memory_DivPlugin_div_counter_valueNext[3]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_DBusCachedPlugin_l458_RNIT1AA1),
	.Q(un2_memory_DivPlugin_div_counter_valueNext_0[3])
);
// @47:4586
  FD1P3IX \memory_DivPlugin_div_counter_value_0_mod[4]  (
	.D(un2_memory_DivPlugin_div_counter_valueNext[4]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_DBusCachedPlugin_l458_RNIT1AA1),
	.Q(un2_memory_DivPlugin_div_counter_valueNext_0[4])
);
// @47:4586
  FD1P3IX \memory_DivPlugin_div_counter_value_0_mod[5]  (
	.D(un2_memory_DivPlugin_div_counter_valueNext[5]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(when_DBusCachedPlugin_l458_RNIT1AA1),
	.Q(un2_memory_DivPlugin_div_counter_valueNext_0[5])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[0]  (
	.D(memory_DivPlugin_accumulator_7[0]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[1])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[1]  (
	.D(memory_DivPlugin_accumulator_7[1]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[2])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[2]  (
	.D(memory_DivPlugin_accumulator_7[2]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[3])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[3]  (
	.D(memory_DivPlugin_accumulator_7[3]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[4])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[4]  (
	.D(memory_DivPlugin_accumulator_7[4]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[5])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[5]  (
	.D(memory_DivPlugin_accumulator_7[5]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[6])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[6]  (
	.D(memory_DivPlugin_accumulator_7[6]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[7])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[7]  (
	.D(memory_DivPlugin_accumulator_7[7]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[8])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[8]  (
	.D(memory_DivPlugin_accumulator_7[8]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[9])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[9]  (
	.D(memory_DivPlugin_accumulator_7[9]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[10])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[10]  (
	.D(memory_DivPlugin_accumulator_7[10]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[11])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[11]  (
	.D(memory_DivPlugin_accumulator_7[11]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[12])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[12]  (
	.D(memory_DivPlugin_accumulator_7[12]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[13])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[13]  (
	.D(memory_DivPlugin_accumulator_7[13]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[14])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[14]  (
	.D(memory_DivPlugin_accumulator_7[14]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[15])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[15]  (
	.D(memory_DivPlugin_accumulator_7[15]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[16])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[16]  (
	.D(memory_DivPlugin_accumulator_7[16]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[17])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[17]  (
	.D(memory_DivPlugin_accumulator_7[17]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[18])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[18]  (
	.D(memory_DivPlugin_accumulator_7[18]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[19])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[19]  (
	.D(memory_DivPlugin_accumulator_7[19]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[20])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[20]  (
	.D(memory_DivPlugin_accumulator_7[20]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[21])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[21]  (
	.D(memory_DivPlugin_accumulator_7[21]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[22])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[22]  (
	.D(memory_DivPlugin_accumulator_7[22]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[23])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[23]  (
	.D(memory_DivPlugin_accumulator_7[23]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[24])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[24]  (
	.D(memory_DivPlugin_accumulator_7[24]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[25])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[25]  (
	.D(memory_DivPlugin_accumulator_7[25]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[26])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[26]  (
	.D(memory_DivPlugin_accumulator_7[26]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[27])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[27]  (
	.D(memory_DivPlugin_accumulator_7[27]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[28])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[28]  (
	.D(memory_DivPlugin_accumulator_7[28]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[29])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[29]  (
	.D(memory_DivPlugin_accumulator_7[29]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[30])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[30]  (
	.D(memory_DivPlugin_accumulator_7[30]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[31])
);
// @47:4852
  FD1P3IX \memory_DivPlugin_accumulator[31]  (
	.D(memory_DivPlugin_accumulator_7[31]),
	.SP(memory_DivPlugin_rs1_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(memory_arbitration_isStuck_i),
	.Q(dsp_join_kb_15[32])
);
// @47:4852
  FD1P3IX \externalInterruptArray_regNext_reg[0]  (
	.D(main_basesoc_uart_irq),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(externalInterruptArray_regNext[0])
);
// @47:4852
  FD1P3IX \externalInterruptArray_regNext_reg[1]  (
	.D(main_basesoc_timer_irq),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(externalInterruptArray_regNext[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[0]  (
	.D(_zz_execute_SHIFT_RIGHT_1[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[0])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[1]  (
	.D(_zz_execute_SHIFT_RIGHT_1[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[2]  (
	.D(_zz_execute_SHIFT_RIGHT_1[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[3]  (
	.D(_zz_execute_SHIFT_RIGHT_1[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[4]  (
	.D(_zz_execute_SHIFT_RIGHT_1[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[5]  (
	.D(_zz_execute_SHIFT_RIGHT_1[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[6]  (
	.D(_zz_execute_SHIFT_RIGHT_1[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[7]  (
	.D(_zz_execute_SHIFT_RIGHT_1[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[8]  (
	.D(_zz_execute_SHIFT_RIGHT_1[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[9]  (
	.D(_zz_execute_SHIFT_RIGHT_1[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[10]  (
	.D(_zz_execute_SHIFT_RIGHT_1[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[11]  (
	.D(_zz_execute_SHIFT_RIGHT_1[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[12]  (
	.D(_zz_execute_SHIFT_RIGHT_1[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[13]  (
	.D(_zz_execute_SHIFT_RIGHT_1[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[14]  (
	.D(_zz_execute_SHIFT_RIGHT_1[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[15]  (
	.D(_zz_execute_SHIFT_RIGHT_1[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[16]  (
	.D(_zz_execute_SHIFT_RIGHT_1[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[17]  (
	.D(_zz_execute_SHIFT_RIGHT_1[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[18]  (
	.D(_zz_execute_SHIFT_RIGHT_1[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[19]  (
	.D(_zz_execute_SHIFT_RIGHT_1[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[20]  (
	.D(_zz_execute_SHIFT_RIGHT_1[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[21]  (
	.D(_zz_execute_SHIFT_RIGHT_1[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[22]  (
	.D(_zz_execute_SHIFT_RIGHT_1[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[23]  (
	.D(_zz_execute_SHIFT_RIGHT_1[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[24]  (
	.D(_zz_execute_SHIFT_RIGHT_1[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[25]  (
	.D(_zz_execute_SHIFT_RIGHT_1[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[26]  (
	.D(_zz_execute_SHIFT_RIGHT_1[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[27]  (
	.D(_zz_execute_SHIFT_RIGHT_1[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[28]  (
	.D(_zz_execute_SHIFT_RIGHT_1[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[29]  (
	.D(_zz_execute_SHIFT_RIGHT_1[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[30]  (
	.D(_zz_execute_SHIFT_RIGHT_1[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_RIGHT_reg[31]  (
	.D(_zz_execute_SHIFT_RIGHT_1[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_RIGHT[31])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_CTRL_reg[0]  (
	.D(decode_to_execute_SHIFT_CTRL[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_CTRL[0])
);
// @47:4852
  FD1P3IX \execute_to_memory_SHIFT_CTRL_reg[1]  (
	.D(decode_to_execute_SHIFT_CTRL[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_SHIFT_CTRL[1])
);
// @47:4852
  FD1P3IX execute_to_memory_REGFILE_WRITE_VALID_reg (
	.D(decode_to_execute_REGFILE_WRITE_VALID),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_VALID)
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[0]  (
	.D(_zz_decode_RS2[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[0])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[1]  (
	.D(_zz_decode_RS2[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[2]  (
	.D(_zz_decode_RS2[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[3]  (
	.D(_zz_decode_RS2[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[4]  (
	.D(_zz_decode_RS2[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[5]  (
	.D(_zz_decode_RS2[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[6]  (
	.D(_zz_decode_RS2[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[7]  (
	.D(_zz_decode_RS2[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[8]  (
	.D(_zz_decode_RS2[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[9]  (
	.D(_zz_decode_RS2[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[10]  (
	.D(_zz_decode_RS2[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[11]  (
	.D(_zz_decode_RS2[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[12]  (
	.D(_zz_decode_RS2[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[13]  (
	.D(_zz_decode_RS2[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[14]  (
	.D(_zz_decode_RS2[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[15]  (
	.D(_zz_decode_RS2[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[16]  (
	.D(_zz_decode_RS2[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[17]  (
	.D(_zz_decode_RS2[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[18]  (
	.D(_zz_decode_RS2[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[19]  (
	.D(_zz_decode_RS2[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[20]  (
	.D(_zz_decode_RS2[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[21]  (
	.D(_zz_decode_RS2[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[22]  (
	.D(_zz_decode_RS2[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[23]  (
	.D(_zz_decode_RS2[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[24]  (
	.D(_zz_decode_RS2[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[25]  (
	.D(_zz_decode_RS2[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[26]  (
	.D(_zz_decode_RS2[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[27]  (
	.D(_zz_decode_RS2[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[28]  (
	.D(_zz_decode_RS2[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[29]  (
	.D(_zz_decode_RS2[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[30]  (
	.D(_zz_decode_RS2[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_REGFILE_WRITE_DATA_reg[31]  (
	.D(_zz_decode_RS2[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_REGFILE_WRITE_DATA[31])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[2]  (
	.D(decode_to_execute_PC_0_0_mod[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[3]  (
	.D(decode_to_execute_PC_mod[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[4]  (
	.D(decode_to_execute_PC_mod[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[5]  (
	.D(decode_to_execute_PC_mod[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[6]  (
	.D(decode_to_execute_PC_mod[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[7]  (
	.D(decode_to_execute_PC_mod[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[8]  (
	.D(decode_to_execute_PC_mod[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[9]  (
	.D(decode_to_execute_PC_0_0_mod[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[10]  (
	.D(decode_to_execute_PC_0_0_mod[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[11]  (
	.D(decode_to_execute_PC_0_0_mod[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[12]  (
	.D(decode_to_execute_PC_0_0_mod[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[13]  (
	.D(decode_to_execute_PC_mod[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[14]  (
	.D(decode_to_execute_PC_0_0_mod[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[15]  (
	.D(decode_to_execute_PC_mod[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[16]  (
	.D(decode_to_execute_PC_mod[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[17]  (
	.D(decode_to_execute_PC_mod[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[18]  (
	.D(decode_to_execute_PC_0_0_mod[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[19]  (
	.D(decode_to_execute_PC_mod[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[20]  (
	.D(decode_to_execute_PC_0_0_mod[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[21]  (
	.D(decode_to_execute_PC_mod[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[22]  (
	.D(decode_to_execute_PC_mod[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[23]  (
	.D(decode_to_execute_PC_mod[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[24]  (
	.D(decode_to_execute_PC_mod[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[25]  (
	.D(decode_to_execute_PC_0_0_mod[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[26]  (
	.D(decode_to_execute_PC_mod[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[27]  (
	.D(decode_to_execute_PC_mod[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[28]  (
	.D(decode_to_execute_PC_mod[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[29]  (
	.D(decode_to_execute_PC_0_mod_0[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[30]  (
	.D(decode_to_execute_PC_mod[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_PC_reg[31]  (
	.D(decode_to_execute_PC_0_0_mod[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_PC[31])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[0]  (
	.D(execute_MUL_LL[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(memory_MUL_LOW_0_scalar)
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[1]  (
	.D(execute_MUL_LL[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[2]  (
	.D(execute_MUL_LL[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[3]  (
	.D(execute_MUL_LL[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[4]  (
	.D(execute_MUL_LL[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[5]  (
	.D(execute_MUL_LL[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[6]  (
	.D(execute_MUL_LL[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[7]  (
	.D(execute_MUL_LL[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[8]  (
	.D(execute_MUL_LL[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[9]  (
	.D(execute_MUL_LL[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[10]  (
	.D(execute_MUL_LL[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[11]  (
	.D(execute_MUL_LL[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[12]  (
	.D(execute_MUL_LL[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[13]  (
	.D(execute_MUL_LL[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[14]  (
	.D(execute_MUL_LL[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[15]  (
	.D(execute_MUL_LL[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[16]  (
	.D(execute_MUL_LL[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[17]  (
	.D(execute_MUL_LL[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[18]  (
	.D(execute_MUL_LL[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[19]  (
	.D(execute_MUL_LL[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[20]  (
	.D(execute_MUL_LL[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[21]  (
	.D(execute_MUL_LL[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[22]  (
	.D(execute_MUL_LL[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[23]  (
	.D(execute_MUL_LL[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[24]  (
	.D(execute_MUL_LL[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[25]  (
	.D(execute_MUL_LL[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[26]  (
	.D(execute_MUL_LL[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[27]  (
	.D(execute_MUL_LL[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[28]  (
	.D(execute_MUL_LL[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[29]  (
	.D(execute_MUL_LL[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[30]  (
	.D(execute_MUL_LL[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LL_mod[31]  (
	.D(execute_MUL_LL[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LL_0[31])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[0]  (
	.D(execute_MUL_LH[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[0])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[1]  (
	.D(execute_MUL_LH[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[2]  (
	.D(execute_MUL_LH[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[3]  (
	.D(execute_MUL_LH[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[4]  (
	.D(execute_MUL_LH[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[5]  (
	.D(execute_MUL_LH[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[6]  (
	.D(execute_MUL_LH[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[7]  (
	.D(execute_MUL_LH[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[8]  (
	.D(execute_MUL_LH[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[9]  (
	.D(execute_MUL_LH[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[10]  (
	.D(execute_MUL_LH[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[11]  (
	.D(execute_MUL_LH[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[12]  (
	.D(execute_MUL_LH[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[13]  (
	.D(execute_MUL_LH[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[14]  (
	.D(execute_MUL_LH[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[15]  (
	.D(execute_MUL_LH[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[16]  (
	.D(execute_MUL_LH[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[17]  (
	.D(execute_MUL_LH[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[18]  (
	.D(execute_MUL_LH[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[19]  (
	.D(execute_MUL_LH[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[20]  (
	.D(execute_MUL_LH[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[21]  (
	.D(execute_MUL_LH[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[22]  (
	.D(execute_MUL_LH[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[23]  (
	.D(execute_MUL_LH[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[24]  (
	.D(execute_MUL_LH[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[25]  (
	.D(execute_MUL_LH[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[26]  (
	.D(execute_MUL_LH[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[27]  (
	.D(execute_MUL_LH[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[28]  (
	.D(execute_MUL_LH[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[29]  (
	.D(execute_MUL_LH[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[30]  (
	.D(execute_MUL_LH[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[31]  (
	.D(execute_MUL_LH[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[31])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[32]  (
	.D(execute_MUL_LH[32]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[32])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[33]  (
	.D(execute_MUL_LH[33]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[33])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[34]  (
	.D(execute_MUL_LH[34]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[34])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[35]  (
	.D(execute_MUL_LH[35]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[35])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[36]  (
	.D(execute_MUL_LH[36]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[36])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[37]  (
	.D(execute_MUL_LH[37]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[37])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[38]  (
	.D(execute_MUL_LH[38]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[38])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[39]  (
	.D(execute_MUL_LH[39]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[39])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[40]  (
	.D(execute_MUL_LH[40]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[40])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[41]  (
	.D(execute_MUL_LH[41]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[41])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[42]  (
	.D(execute_MUL_LH[42]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[42])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[43]  (
	.D(execute_MUL_LH[43]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[43])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[44]  (
	.D(execute_MUL_LH[44]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[44])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[45]  (
	.D(execute_MUL_LH[45]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[45])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[46]  (
	.D(execute_MUL_LH[46]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[46])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[47]  (
	.D(execute_MUL_LH[47]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[47])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_LH_mod[48]  (
	.D(execute_MUL_LH[48]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_LH_0[48])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[0]  (
	.D(execute_MUL_HL[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[0])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[1]  (
	.D(execute_MUL_HL[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[2]  (
	.D(execute_MUL_HL[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[3]  (
	.D(execute_MUL_HL[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[4]  (
	.D(execute_MUL_HL[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[5]  (
	.D(execute_MUL_HL[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[6]  (
	.D(execute_MUL_HL[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[7]  (
	.D(execute_MUL_HL[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[8]  (
	.D(execute_MUL_HL[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[9]  (
	.D(execute_MUL_HL[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[10]  (
	.D(execute_MUL_HL[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[11]  (
	.D(execute_MUL_HL[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[12]  (
	.D(execute_MUL_HL[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[13]  (
	.D(execute_MUL_HL[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[14]  (
	.D(execute_MUL_HL[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[15]  (
	.D(execute_MUL_HL[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[16]  (
	.D(execute_MUL_HL[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[17]  (
	.D(execute_MUL_HL[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[18]  (
	.D(execute_MUL_HL[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[19]  (
	.D(execute_MUL_HL[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[20]  (
	.D(execute_MUL_HL[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[21]  (
	.D(execute_MUL_HL[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[22]  (
	.D(execute_MUL_HL[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[23]  (
	.D(execute_MUL_HL[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[24]  (
	.D(execute_MUL_HL[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[25]  (
	.D(execute_MUL_HL[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[26]  (
	.D(execute_MUL_HL[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[27]  (
	.D(execute_MUL_HL[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[28]  (
	.D(execute_MUL_HL[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[29]  (
	.D(execute_MUL_HL[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[30]  (
	.D(execute_MUL_HL[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[31]  (
	.D(execute_MUL_HL[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[31])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[32]  (
	.D(execute_MUL_HL[32]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[32])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[33]  (
	.D(execute_MUL_HL[33]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[33])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[34]  (
	.D(execute_MUL_HL[34]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[34])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[35]  (
	.D(execute_MUL_HL[35]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[35])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[36]  (
	.D(execute_MUL_HL[36]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[36])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[37]  (
	.D(execute_MUL_HL[37]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[37])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[38]  (
	.D(execute_MUL_HL[38]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[38])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[39]  (
	.D(execute_MUL_HL[39]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[39])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[40]  (
	.D(execute_MUL_HL[40]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[40])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[41]  (
	.D(execute_MUL_HL[41]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[41])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[42]  (
	.D(execute_MUL_HL[42]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[42])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[43]  (
	.D(execute_MUL_HL[43]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[43])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[44]  (
	.D(execute_MUL_HL[44]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[44])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[45]  (
	.D(execute_MUL_HL[45]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[45])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[46]  (
	.D(execute_MUL_HL[46]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[46])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[47]  (
	.D(execute_MUL_HL[47]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[47])
);
// @47:4852
  FD1P3IX \execute_to_memory_MUL_HL_mod[48]  (
	.D(execute_MUL_HL[48]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_MUL_HL_0[48])
);
// @47:4852
  FD1P3IX execute_to_memory_MEMORY_WR_reg (
	.D(decode_to_execute_MEMORY_WR),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_WR)
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[0]  (
	.D(N_717),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[0])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[1]  (
	.D(N_718),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[2]  (
	.D(N_719),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[3]  (
	.D(execute_RS2[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[4]  (
	.D(N_721),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[5]  (
	.D(N_722),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[6]  (
	.D(N_723),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[7]  (
	.D(N_724),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[8]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[9]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[10]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[11]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[12]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[13]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[14]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[15]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[16]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[17]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[18]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[19]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[20]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[21]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[22]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[23]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[24]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[25]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[26]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[27]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[28]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[29]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[30]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_MEMORY_STORE_DATA_RF_reg[31]  (
	.D(_zz_execute_MEMORY_STORE_DATA_RF[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_STORE_DATA_RF[31])
);
// @47:4852
  FD1P3IX execute_to_memory_MEMORY_ENABLE_reg (
	.D(decode_to_execute_MEMORY_ENABLE),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_MEMORY_ENABLE)
);
// @47:4852
  FD1P3IX execute_to_memory_IS_MUL_reg (
	.D(decode_to_execute_IS_MUL),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_IS_MUL)
);
// @47:4852
  FD1P3IX execute_to_memory_IS_DIV_reg (
	.D(decode_to_execute_IS_DIV),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_IS_DIV)
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[7]  (
	.D(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[8]  (
	.D(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[9]  (
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[10]  (
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[11]  (
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[14]  (
	.D(decode_to_execute_INSTRUCTION[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[28]  (
	.D(decode_to_execute_INSTRUCTION[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_INSTRUCTION_reg[29]  (
	.D(decode_to_execute_INSTRUCTION[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_INSTRUCTION[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_ENV_CTRL_reg[0]  (
	.D(decode_to_execute_ENV_CTRL[0]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_ENV_CTRL[0])
);
// @47:4852
  FD1P3IX execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg (
	.D(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BYPASSABLE_MEMORY_STAGE)
);
// @47:4852
  FD1P3IX execute_to_memory_BRANCH_DO_reg (
	.D(execute_BRANCH_DO),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_DO)
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[1]  (
	.D(execute_BranchPlugin_branchAdder_1[1]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[1])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[2]  (
	.D(execute_BranchPlugin_branchAdder_1[2]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[2])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[3]  (
	.D(execute_BranchPlugin_branchAdder_1[3]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[3])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[4]  (
	.D(execute_BranchPlugin_branchAdder_1[4]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[4])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[5]  (
	.D(execute_BranchPlugin_branchAdder_1[5]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[5])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[6]  (
	.D(execute_BranchPlugin_branchAdder_1[6]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[6])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[7]  (
	.D(execute_BranchPlugin_branchAdder_1[7]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[7])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[8]  (
	.D(execute_BranchPlugin_branchAdder_1[8]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[8])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[9]  (
	.D(execute_BranchPlugin_branchAdder_1[9]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[9])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[10]  (
	.D(execute_BranchPlugin_branchAdder_1[10]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[10])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[11]  (
	.D(execute_BranchPlugin_branchAdder_1[11]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[11])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[12]  (
	.D(execute_BranchPlugin_branchAdder_1[12]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[12])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[13]  (
	.D(execute_BranchPlugin_branchAdder_1[13]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[13])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[14]  (
	.D(execute_BranchPlugin_branchAdder_1[14]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[14])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[15]  (
	.D(execute_BranchPlugin_branchAdder_1[15]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[15])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[16]  (
	.D(execute_BranchPlugin_branchAdder_1[16]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[16])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[17]  (
	.D(execute_BranchPlugin_branchAdder_1[17]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[17])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[18]  (
	.D(execute_BranchPlugin_branchAdder_1[18]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[18])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[19]  (
	.D(execute_BranchPlugin_branchAdder_1[19]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[19])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[20]  (
	.D(execute_BranchPlugin_branchAdder_1[20]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[20])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[21]  (
	.D(execute_BranchPlugin_branchAdder_1[21]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[21])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[22]  (
	.D(execute_BranchPlugin_branchAdder_1[22]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[22])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[23]  (
	.D(execute_BranchPlugin_branchAdder_1[23]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[23])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[24]  (
	.D(execute_BranchPlugin_branchAdder_1[24]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[24])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[25]  (
	.D(execute_BranchPlugin_branchAdder_1[25]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[25])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[26]  (
	.D(execute_BranchPlugin_branchAdder_1[26]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[26])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[27]  (
	.D(execute_BranchPlugin_branchAdder_1[27]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[27])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[28]  (
	.D(execute_BranchPlugin_branchAdder_1[28]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[28])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[29]  (
	.D(execute_BranchPlugin_branchAdder_1[29]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[29])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[30]  (
	.D(execute_BranchPlugin_branchAdder_1[30]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[30])
);
// @47:4852
  FD1P3IX \execute_to_memory_BRANCH_CALC_reg[31]  (
	.D(execute_BranchPlugin_branchAdder_1[31]),
	.SP(memory_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_to_memory_BRANCH_CALC[31])
);
// @47:4586
  FD1P3IX execute_arbitration_isValid_reg (
	.D(execute_arbitration_isValid_5),
	.SP(when_Pipeline_l151),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(execute_arbitration_isValid)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_836_reg (
	.D(execute_CsrPlugin_csr_836_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_836)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_835_reg (
	.D(execute_CsrPlugin_csr_835_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_835)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_834_reg (
	.D(execute_CsrPlugin_csr_834_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_834)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_833_reg (
	.D(execute_CsrPlugin_csr_833_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_833)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_773_reg (
	.D(execute_CsrPlugin_csr_773_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_773)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_772_reg (
	.D(execute_CsrPlugin_csr_772_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_772)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_768_reg (
	.D(execute_CsrPlugin_csr_768_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_768)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_4032_reg (
	.D(execute_CsrPlugin_csr_4032_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_4032)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_3264_reg (
	.D(execute_CsrPlugin_csr_3264_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_3264)
);
// @47:4852
  FD1P3IX execute_CsrPlugin_csr_3008_reg (
	.D(execute_CsrPlugin_csr_3008_2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_CsrPlugin_csr_3008)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC_USE_SUB_LESS_reg (
	.D(N_66),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC_USE_SUB_LESS)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC_LESS_UNSIGNED_reg (
	.D(N_3957),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC_LESS_UNSIGNED)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC2_FORCE_ZERO_reg (
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_9[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_FORCE_ZERO)
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC2_CTRL_fast_reg[0]  (
	.D(N_4084_1_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL_fast[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC2_CTRL_fast_reg[1]  (
	.D(N_3960_fast),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL_fast[1])
);
// @47:4852
  FD1P3IX decode_to_execute_SRC2_CTRL_1_rep2_reg (
	.D(N_3960_rep2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL_1_rep2)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC2_CTRL_1_rep1_reg (
	.D(N_3960_rep1),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL_1_rep1)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC2_CTRL_0_rep1_reg (
	.D(N_4084_1_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL_0_rep1)
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC2_CTRL_reg[0]  (
	.D(N_4084_1_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC2_CTRL_reg[1]  (
	.D(un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC2_CTRL[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC1_CTRL_fast_reg[0]  (
	.D(N_3958_fast),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL_fast[0])
);
// @47:4852
  FD1P3IX decode_to_execute_SRC1_CTRL_1_rep1_reg (
	.D(N_3959_rep1),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL_1_rep1)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC1_CTRL_0_rep2_reg (
	.D(N_3958_rep2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL_0_rep2)
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC1_CTRL_reg[0]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC1_CTRL_reg[1]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_SRC1_CTRL_fast_reg[1]  (
	.D(N_3959_fast),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL_fast[1])
);
// @47:4852
  FD1P3IX decode_to_execute_SRC1_CTRL_1_rep2_reg (
	.D(N_3959_rep2),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL_1_rep2)
);
// @47:4852
  FD1P3IX decode_to_execute_SRC1_CTRL_0_rep1_reg (
	.D(N_3958_rep1),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SRC1_CTRL_0_rep1)
);
// @47:4852
  FD1P3IX \decode_to_execute_SHIFT_CTRL_reg[0]  (
	.D(un4__zz__zz_decode_IS_RS2_SIGNED_20_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SHIFT_CTRL[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_SHIFT_CTRL_reg[1]  (
	.D(un4__zz__zz_decode_IS_RS2_SIGNED_17_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_SHIFT_CTRL[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[0]  (
	.D(decode_RS2[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_717)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[1]  (
	.D(decode_RS2[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_718)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[2]  (
	.D(decode_RS2[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_719)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[3]  (
	.D(decode_RS2[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_RS2[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[4]  (
	.D(decode_RS2[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_721)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[5]  (
	.D(decode_RS2[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_722)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[6]  (
	.D(decode_RS2[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_723)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[7]  (
	.D(decode_RS2[7]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_724)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[8]  (
	.D(decode_RS2[8]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_RS2[8])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[9]  (
	.D(decode_RS2[9]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_RS2[9])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[10]  (
	.D(decode_RS2[10]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_727)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[11]  (
	.D(decode_RS2[11]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_728)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[12]  (
	.D(decode_RS2[12]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_729)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[13]  (
	.D(decode_RS2[13]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_RS2[13])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[14]  (
	.D(decode_RS2[14]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_731)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[15]  (
	.D(decode_RS2[15]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_732)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[16]  (
	.D(decode_RS2[16]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[17]  (
	.D(decode_RS2[17]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[18]  (
	.D(decode_RS2[18]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[19]  (
	.D(decode_RS2[19]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[20]  (
	.D(decode_RS2[20]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[4])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[21]  (
	.D(decode_RS2[21]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[5])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[22]  (
	.D(decode_RS2[22]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[6])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[23]  (
	.D(decode_RS2[23]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[7])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[24]  (
	.D(decode_RS2[24]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[8])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[25]  (
	.D(decode_RS2[25]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[9])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[26]  (
	.D(decode_RS2[26]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[10])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[27]  (
	.D(decode_RS2[27]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[11])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[28]  (
	.D(decode_RS2[28]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[12])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[29]  (
	.D(decode_RS2[29]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[13])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[30]  (
	.D(decode_RS2[30]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[14])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS2_reg[31]  (
	.D(decode_RS2[31]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_14[15])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[0]  (
	.D(decode_RS1[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(N_185)
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[1]  (
	.D(decode_RS1[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(execute_RS1[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[2]  (
	.D(decode_RS1[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[3]  (
	.D(decode_RS1[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[4]  (
	.D(decode_RS1[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[5]  (
	.D(decode_RS1[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[6]  (
	.D(decode_RS1[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[7]  (
	.D(decode_RS1[7]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[4])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[8]  (
	.D(decode_RS1[8]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[5])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[9]  (
	.D(decode_RS1[9]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[10]  (
	.D(decode_RS1[10]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[11]  (
	.D(decode_RS1[11]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[12]  (
	.D(decode_RS1[12]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[4])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[13]  (
	.D(decode_RS1[13]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[6])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[14]  (
	.D(decode_RS1[14]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[5])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[15]  (
	.D(decode_RS1[15]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[7])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[16]  (
	.D(decode_RS1[16]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[8])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[17]  (
	.D(decode_RS1[17]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[9])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[18]  (
	.D(decode_RS1[18]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[6])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[19]  (
	.D(decode_RS1[19]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[10])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[20]  (
	.D(decode_RS1[20]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[7])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[21]  (
	.D(decode_RS1[21]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[11])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[22]  (
	.D(decode_RS1[22]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[12])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[23]  (
	.D(decode_RS1[23]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[13])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[24]  (
	.D(decode_RS1[24]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[14])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[25]  (
	.D(decode_RS1[25]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[8])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[26]  (
	.D(decode_RS1[26]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[15])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[27]  (
	.D(decode_RS1[27]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[16])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[28]  (
	.D(decode_RS1[28]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[17])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[29]  (
	.D(decode_RS1[29]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[18])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[30]  (
	.D(decode_RS1[30]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_11[19])
);
// @47:4852
  FD1P3IX \decode_to_execute_RS1_reg[31]  (
	.D(decode_RS1[31]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_12[9])
);
// @47:4852
  FD1P3IX decode_to_execute_REGFILE_WRITE_VALID_reg (
	.D(N_4059_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_REGFILE_WRITE_VALID)
);
// @47:4852
  FD1P3IX decode_to_execute_PREDICTION_HAD_BRANCHED2_reg (
	.D(IBusCachedPlugin_decodePrediction_cmd_hadBranch),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PREDICTION_HAD_BRANCHED2)
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[0]  (
	.D(dsp_join_kb_7[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[1]  (
	.D(dsp_join_kb_7[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[2]  (
	.D(dsp_join_kb_7[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[3]  (
	.D(dsp_join_kb_7[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[4]  (
	.D(dsp_join_kb_7[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[4])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[5]  (
	.D(dsp_join_kb_7[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[5])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[6]  (
	.D(dsp_join_kb_7[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[6])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[7]  (
	.D(dsp_join_kb_7[7]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[7])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[8]  (
	.D(dsp_join_kb_7[8]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[8])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[9]  (
	.D(dsp_join_kb_7[9]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[9])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[10]  (
	.D(dsp_join_kb_7[10]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[10])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[11]  (
	.D(dsp_join_kb_7[11]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[11])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[12]  (
	.D(dsp_join_kb_7[12]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[12])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[13]  (
	.D(dsp_join_kb_7[13]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[13])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[14]  (
	.D(dsp_join_kb_7[14]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[14])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[15]  (
	.D(dsp_join_kb_7[15]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[15])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[16]  (
	.D(dsp_join_kb_7[16]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[16])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[17]  (
	.D(dsp_join_kb_7[17]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[17])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_mod_reg[19]  (
	.D(dsp_join_kb_7[19]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_mod[19])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_mod[18]  (
	.D(dsp_join_kb_7[18]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_mod_0[18])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[0]  (
	.D(dsp_join_kb_8[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[1]  (
	.D(dsp_join_kb_8[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[2]  (
	.D(dsp_join_kb_8[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[3]  (
	.D(dsp_join_kb_8[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[4]  (
	.D(dsp_join_kb_8[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[4])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[5]  (
	.D(dsp_join_kb_8[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[5])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[6]  (
	.D(dsp_join_kb_8[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[6])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[7]  (
	.D(dsp_join_kb_8[7]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[7])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[8]  (
	.D(dsp_join_kb_8[8]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[8])
);
// @47:4852
  FD1P3IX \decode_to_execute_PC_0_0_mod_reg[9]  (
	.D(dsp_join_kb_8[9]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_PC_0_0_mod[9])
);
// @47:4852
  FD1P3IX decode_to_execute_MEMORY_MANAGMENT_reg (
	.D(un1__zz__zz_decode_IS_RS2_SIGNED_44),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_MEMORY_MANAGMENT)
);
// @47:4852
  FD1P3IX decode_to_execute_MEMORY_ENABLE_reg (
	.D(io_cpu_fetch_data_regNextWhen_RNIRT34[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_MEMORY_ENABLE)
);
// @47:4852
  FD1P3IX decode_to_execute_IS_RS1_SIGNED_reg (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_i[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_IS_RS1_SIGNED)
);
// @47:4852
  FD1P3IX decode_to_execute_IS_MUL_reg (
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_21),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_IS_MUL)
);
// @47:4852
  FD1P3IX decode_to_execute_IS_DIV_reg (
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_31),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_IS_DIV)
);
// @47:4852
  FD1P3IX decode_to_execute_IS_CSR_reg (
	.D(un4__zz__zz_decode_IS_RS2_SIGNED_7_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_IS_CSR)
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_mod[0]  (
	.D(dsp_join_kb_6_2[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_mod_Q[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[0]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[1]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_mod[1]  (
	.D(dsp_join_kb_6_2[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_mod_Q[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_mod[2]  (
	.D(dsp_join_kb_6_2[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_mod_Q[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_fast_reg[13]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_fast[13])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_fast_reg[20]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_fast[20])
);
// @47:4852
  FD1P3IX decode_to_execute_INSTRUCTION_13_rep1_reg (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_13_rep1)
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod_1[0]  (
	.D(dsp_join_kb_5_4[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_1_Q[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod_1[1]  (
	.D(dsp_join_kb_5_4[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_1_Q[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod_0[0]  (
	.D(dsp_join_kb_4[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_0_Q[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod[0]  (
	.D(dsp_join_kb_3[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_Q[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod[1]  (
	.D(dsp_join_kb_3[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_Q[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod_1[2]  (
	.D(dsp_join_kb_5_4[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_1_Q[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_mod_0_fast_reg[0]  (
	.D(dsp_join_kb_4[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_0_mod_0_fast[0])
);
// @47:4852
  FD1P3IX decode_to_execute_INSTRUCTION_0_1_mod_1_rep2 (
	.D(dsp_join_kb_4[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_9_5_rep2)
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_1_mod[1]  (
	.D(dsp_join_kb_4[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_9[5])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_0_1_mod_fast[1]  (
	.D(dsp_join_kb_4[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_9_fast[5])
);
// @47:4852
  FD1P3IX decode_to_execute_INSTRUCTION_0_1_mod_1_rep1 (
	.D(dsp_join_kb_4[1]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_join_kb_9_5_rep1)
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[2]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[2])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[3]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[3])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[4]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[4])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION[5]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_MEMORY_WR)
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[6]  (
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[6])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[13]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[13])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[14]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[14])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[15]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[15])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[16]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[16])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[17]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[17])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[18]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[18])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[19]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[19])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[20]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[20])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[25]  (
	.D(dsp_join_kb_18[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[25])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[26]  (
	.D(dsp_join_kb_18[5]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[26])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[27]  (
	.D(dsp_join_kb_18[6]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[27])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[28]  (
	.D(dsp_join_kb_18[7]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[28])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[29]  (
	.D(dsp_join_kb_18[8]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[29])
);
// @47:4852
  FD1P3IX \decode_to_execute_INSTRUCTION_reg[30]  (
	.D(dsp_join_kb_18[9]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[30])
);
// @47:4852
  FD1P3IX \decode_to_execute_ENV_CTRL_reg[0]  (
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_ENV_CTRL[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_ENV_CTRL_reg[1]  (
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_22[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_ENV_CTRL[1])
);
// @47:4852
  FD1P3IX decode_to_execute_CSR_WRITE_OPCODE_reg (
	.D(un11_decode_CSR_WRITE_OPCODE_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_CSR_WRITE_OPCODE)
);
// @47:4852
  FD1P3IX decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg (
	.D(un4__zz__zz_decode_IS_RS2_SIGNED_64_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_BYPASSABLE_MEMORY_STAGE)
);
// @47:4852
  FD1P3IX decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg (
	.D(un4__zz__zz_decode_IS_RS2_SIGNED_77_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_BYPASSABLE_EXECUTE_STAGE)
);
// @47:4852
  FD1P3IX \decode_to_execute_BRANCH_CTRL_mod[0]  (
	.D(dsp_join_kb_2[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_BRANCH_CTRL_mod_Q[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_BRANCH_CTRL_mod[1]  (
	.D(un10__zz__zz_decode_IS_RS2_SIGNED_10_i),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dsp_split_kb_11)
);
// @47:4852
  FD1P3IX \decode_to_execute_ALU_CTRL_reg[0]  (
	.D(_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_ALU_CTRL[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_ALU_CTRL_reg[1]  (
	.D(_zz__zz_decode_IS_RS2_SIGNED_121[0]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_ALU_CTRL[1])
);
// @47:4852
  FD1P3IX \decode_to_execute_ALU_BITWISE_CTRL_fast[1]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_fast[12])
);
// @47:4852
  FD1P3IX decode_to_execute_ALU_BITWISE_CTRL_1_rep1 (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION_12_rep1)
);
// @47:4852
  FD1P3IX \decode_to_execute_ALU_BITWISE_CTRL_reg[0]  (
	.D(un1_IBusCachedPlugin_cache_io_cpu_decode_data_10),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_ALU_BITWISE_CTRL[0])
);
// @47:4852
  FD1P3IX \decode_to_execute_ALU_BITWISE_CTRL[1]  (
	.D(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[4]),
	.SP(execute_arbitration_isStuck_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(decode_to_execute_INSTRUCTION[12])
);
// @47:4586
  FD1P3IX dataCache_1_io_mem_cmd_s2mPipe_rValid (
	.D(dataCache_1_io_mem_cmd_s2mPipe_valid),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(main_basesoc_dbus_cyc)
);
// @47:4852
  FD1P3IX dataCache_1_io_mem_cmd_s2mPipe_rData_wr (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_we)
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_size_reg[0]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_size[0])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_size_reg[1]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_size[1])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_size_reg[2]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_size[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[0]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[1]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[2]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[3]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[0]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[0])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[1]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[1])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[2]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[3]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[4]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[4])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[5]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[5])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[6]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[6])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[7]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[7])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[8]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[8])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[9]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[9])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[10]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[10])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[11]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[11])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[12]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[12])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[13]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[13])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[14]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[14])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[15]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[15])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[16]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[16])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[17]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[17])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[18]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[18])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[19]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[19])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[20]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[20])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[21]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[21])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[22]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[22])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[23]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[23])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[24]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[24])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[25]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[25])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[26]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[26])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[27]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[27])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[28]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[28])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[29]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[29])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[30]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[30])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_data[31]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_dat_w[31])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[2]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_address[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[3]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_address[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[4]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_s2mPipe_rData_address[4])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[5]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[6]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[4])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[7]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[5])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[8]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[6])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[9]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[7])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[10]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[8])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[11]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[9])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[12]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[10])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[13]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[11])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[14]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[12])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[15]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[13])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[16]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[14])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[17]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[15])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[18]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[16])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[19]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[17])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[20]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[18])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[21]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[19])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[22]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[20])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[23]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[21])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[24]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[22])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[25]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[23])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[26]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[24])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[27]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[25])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[28]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[26])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[29]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[27])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[30]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[28])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_s2mPipe_rData_address[31]  (
	.D(dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
	.SP(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(main_basesoc_dbus_adr[29])
);
// @47:4586
  FD1P3IX dataCache_1_io_mem_cmd_rValid_reg (
	.D(dataCache_1_io_mem_cmd_s2mPipe_ready_i),
	.SP(dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dataCache_1_io_mem_cmd_rValid)
);
// @47:4852
  FD1P3IX dataCache_1_io_mem_cmd_rData_wr_reg (
	.D(memory_to_writeBack_MEMORY_WR),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_wr)
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_size_reg[0]  (
	.D(dataCache_1_io_mem_cmd_payload_size[0]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_size[0])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_size_reg[1]  (
	.D(dataCache_1_io_mem_cmd_payload_size[1]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_size[1])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_size_reg[2]  (
	.D(dataCache_1_io_mem_cmd_payload_size[2]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_size[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_mask_reg[0]  (
	.D(dataCache_1_io_mem_cmd_payload_mask[0]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_mask[0])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_mask_reg[1]  (
	.D(dataCache_1_io_mem_cmd_payload_mask[1]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_mask[1])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_mask_reg[2]  (
	.D(dataCache_1_io_mem_cmd_payload_mask[2]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_mask[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_mask_reg[3]  (
	.D(dataCache_1_io_mem_cmd_payload_mask[3]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_mask[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[0]  (
	.D(dataCache_1_io_mem_cmd_payload_data[0]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[0])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[1]  (
	.D(dataCache_1_io_mem_cmd_payload_data[1]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[1])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[2]  (
	.D(dataCache_1_io_mem_cmd_payload_data[2]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[3]  (
	.D(dataCache_1_io_mem_cmd_payload_data[3]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[4]  (
	.D(dataCache_1_io_mem_cmd_payload_data[4]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[4])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[5]  (
	.D(dataCache_1_io_mem_cmd_payload_data[5]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[5])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[6]  (
	.D(dataCache_1_io_mem_cmd_payload_data[6]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[6])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[7]  (
	.D(dataCache_1_io_mem_cmd_payload_data[7]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[7])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[8]  (
	.D(dataCache_1_io_mem_cmd_payload_data[8]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[8])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[9]  (
	.D(dataCache_1_io_mem_cmd_payload_data[9]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[9])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[10]  (
	.D(dataCache_1_io_mem_cmd_payload_data[10]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[10])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[11]  (
	.D(dataCache_1_io_mem_cmd_payload_data[11]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[11])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[12]  (
	.D(dataCache_1_io_mem_cmd_payload_data[12]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[12])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[13]  (
	.D(dataCache_1_io_mem_cmd_payload_data[13]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[13])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[14]  (
	.D(dataCache_1_io_mem_cmd_payload_data[14]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[14])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[15]  (
	.D(dataCache_1_io_mem_cmd_payload_data[15]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[15])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[16]  (
	.D(dataCache_1_io_mem_cmd_payload_data[16]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[16])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[17]  (
	.D(dataCache_1_io_mem_cmd_payload_data[17]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[17])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[18]  (
	.D(dataCache_1_io_mem_cmd_payload_data[18]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[18])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[19]  (
	.D(dataCache_1_io_mem_cmd_payload_data[19]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[19])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[20]  (
	.D(dataCache_1_io_mem_cmd_payload_data[20]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[20])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[21]  (
	.D(dataCache_1_io_mem_cmd_payload_data[21]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[21])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[22]  (
	.D(dataCache_1_io_mem_cmd_payload_data[22]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[22])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[23]  (
	.D(dataCache_1_io_mem_cmd_payload_data[23]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[23])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[24]  (
	.D(dataCache_1_io_mem_cmd_payload_data[24]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[24])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[25]  (
	.D(dataCache_1_io_mem_cmd_payload_data[25]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[25])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[26]  (
	.D(dataCache_1_io_mem_cmd_payload_data[26]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[26])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[27]  (
	.D(dataCache_1_io_mem_cmd_payload_data[27]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[27])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[28]  (
	.D(dataCache_1_io_mem_cmd_payload_data[28]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[28])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[29]  (
	.D(dataCache_1_io_mem_cmd_payload_data[29]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[29])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[30]  (
	.D(dataCache_1_io_mem_cmd_payload_data[30]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[30])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_data_reg[31]  (
	.D(dataCache_1_io_mem_cmd_payload_data[31]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_data[31])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[2]  (
	.D(dataCache_1_io_mem_cmd_payload_address[2]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[2])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[3]  (
	.D(dataCache_1_io_mem_cmd_payload_address[3]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[3])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[4]  (
	.D(dataCache_1_io_mem_cmd_payload_address[4]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[4])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[5]  (
	.D(dataCache_1_io_mem_cmd_payload_address[5]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[5])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[6]  (
	.D(dataCache_1_io_mem_cmd_payload_address[6]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[6])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[7]  (
	.D(dataCache_1_io_mem_cmd_payload_address[7]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[7])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[8]  (
	.D(dataCache_1_io_mem_cmd_payload_address[8]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[8])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[9]  (
	.D(dataCache_1_io_mem_cmd_payload_address[9]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[9])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[10]  (
	.D(dataCache_1_io_mem_cmd_payload_address[10]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[10])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[11]  (
	.D(dataCache_1_io_mem_cmd_payload_address[11]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[11])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[12]  (
	.D(dataCache_1_io_mem_cmd_payload_address[12]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[12])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[13]  (
	.D(dataCache_1_io_mem_cmd_payload_address[13]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[13])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[14]  (
	.D(dataCache_1_io_mem_cmd_payload_address[14]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[14])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[15]  (
	.D(dataCache_1_io_mem_cmd_payload_address[15]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[15])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[16]  (
	.D(dataCache_1_io_mem_cmd_payload_address[16]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[16])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[17]  (
	.D(dataCache_1_io_mem_cmd_payload_address[17]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[17])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[18]  (
	.D(dataCache_1_io_mem_cmd_payload_address[18]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[18])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[19]  (
	.D(dataCache_1_io_mem_cmd_payload_address[19]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[19])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[20]  (
	.D(dataCache_1_io_mem_cmd_payload_address[20]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[20])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[21]  (
	.D(dataCache_1_io_mem_cmd_payload_address[21]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[21])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[22]  (
	.D(dataCache_1_io_mem_cmd_payload_address[22]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[22])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[23]  (
	.D(dataCache_1_io_mem_cmd_payload_address[23]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[23])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[24]  (
	.D(dataCache_1_io_mem_cmd_payload_address[24]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[24])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[25]  (
	.D(dataCache_1_io_mem_cmd_payload_address[25]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[25])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[26]  (
	.D(dataCache_1_io_mem_cmd_payload_address[26]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[26])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[27]  (
	.D(dataCache_1_io_mem_cmd_payload_address[27]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[27])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[28]  (
	.D(dataCache_1_io_mem_cmd_payload_address[28]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[28])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[29]  (
	.D(dataCache_1_io_mem_cmd_payload_address[29]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[29])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[30]  (
	.D(dataCache_1_io_mem_cmd_payload_address[30]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[30])
);
// @47:4852
  FD1P3IX \dataCache_1_io_mem_cmd_rData_address_reg[31]  (
	.D(dataCache_1_io_mem_cmd_payload_address[31]),
	.SP(dataCache_1_io_mem_cmd_rValid_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(dataCache_1_io_mem_cmd_rData_address[31])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[0]  (
	.D(builder_shared_dat_r[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[0])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[1]  (
	.D(builder_shared_dat_r[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[1])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[2]  (
	.D(builder_shared_dat_r[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[2])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[3]  (
	.D(builder_shared_dat_r[3]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[3])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[4]  (
	.D(builder_shared_dat_r[4]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[4])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[5]  (
	.D(builder_shared_dat_r[5]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[5])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[6]  (
	.D(builder_shared_dat_r[6]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[6])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[7]  (
	.D(builder_shared_dat_r[7]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[7])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[8]  (
	.D(builder_shared_dat_r[8]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[8])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[9]  (
	.D(builder_shared_dat_r[9]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[9])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[10]  (
	.D(builder_shared_dat_r[10]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[10])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[11]  (
	.D(builder_shared_dat_r[11]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[11])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[12]  (
	.D(builder_shared_dat_r[12]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[12])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[13]  (
	.D(builder_shared_dat_r[13]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[13])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[14]  (
	.D(builder_shared_dat_r[14]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[14])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[15]  (
	.D(builder_shared_dat_r[15]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[15])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[16]  (
	.D(builder_shared_dat_r[16]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[16])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[17]  (
	.D(builder_shared_dat_r[17]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[17])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[18]  (
	.D(builder_shared_dat_r[18]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[18])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[19]  (
	.D(builder_shared_dat_r[19]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[19])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[20]  (
	.D(builder_shared_dat_r[20]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[20])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[21]  (
	.D(builder_shared_dat_r[21]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[21])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[22]  (
	.D(builder_shared_dat_r[22]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[22])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[23]  (
	.D(builder_shared_dat_r[23]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[23])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[24]  (
	.D(builder_shared_dat_r[24]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[24])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[25]  (
	.D(builder_shared_dat_r[25]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[25])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[26]  (
	.D(builder_shared_dat_r[26]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[26])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[27]  (
	.D(builder_shared_dat_r[27]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[27])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[28]  (
	.D(builder_shared_dat_r[28]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[28])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[29]  (
	.D(builder_shared_dat_r[29]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[29])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[30]  (
	.D(builder_shared_dat_r[30]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[30])
);
// @47:4852
  FD1P3JX \dBusWishbone_DAT_MISO_regNext_reg[31]  (
	.D(builder_shared_dat_r[31]),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(builder_done),
	.Q(dBusWishbone_DAT_MISO_regNext[31])
);
// @47:4586
  FD1P3IX _zz_iBus_rsp_valid_reg (
	.D(main_basesoc_ibus_cyc),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(_zz_iBus_rsp_validc_i),
	.Q(_zz_iBus_rsp_valid)
);
// @47:4586
  FD1P3IX \_zz_iBusWishbone_ADR[0]  (
	.D(iBusWishbone_STB_RNI5OKN),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(main_basesoc_ibus_adr[0])
);
// @47:4586
  FD1P3IX \_zz_iBusWishbone_ADR[1]  (
	.D(main_basesoc_dbus_ack_i_a2_RNIJJQI),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(main_basesoc_ibus_adr[1])
);
// @47:4586
  FD1P3IX \_zz_iBusWishbone_ADR[2]  (
	.D(iBusWishbone_STB_sx_RNIHJN21),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(main_basesoc_ibus_adr[2])
);
// @47:4586
  FD1P3IX _zz_dBus_rsp_valid_reg (
	.D(_zz_dBus_rsp_valid_2),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_dBus_rsp_valid)
);
// @47:4586
  FD1P3IX \_zz_dBus_cmd_ready_reg[0]  (
	.D(_zz_dBus_cmd_ready_5_1[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_dBus_cmd_ready[0])
);
// @47:4586
  FD1P3IX \_zz_dBus_cmd_ready_reg[1]  (
	.D(_zz_dBus_cmd_ready_5_1[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_dBus_cmd_ready[1])
);
// @47:4586
  FD1P3IX \_zz_dBus_cmd_ready_reg[2]  (
	.D(_zz_dBus_cmd_ready_5_1[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_dBus_cmd_ready[2])
);
// @47:4586
  FD1P3IX _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg (
	.D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5),
	.SP(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid)
);
// @47:4586
  FD1P3IX _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg (
	.D(IBusCachedPlugin_fetchPc_output_fire_1),
	.SP(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2)
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[0]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[0])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[1]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[1])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[2]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[2])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[3]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[3])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[4]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[4])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[5]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[5])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[6]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[6])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[7]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[7])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[8]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[8])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[9]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[9])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[10]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[10])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[11]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[11])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[12]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[12])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[13]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[13])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[14]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[14])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[15]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[15])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[16]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[16])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[17]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[17])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[18]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[18])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[19]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[19])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[20]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[20])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[21]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[21])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[22]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[22])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[23]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[23])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[24]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[24])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[25]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[25])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[26]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[26])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[27]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[27])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[28]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[28])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[29]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[29])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[30]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[30])
);
// @47:4586
  FD1P3IX \_zz_CsrPlugin_csrMapping_readDataInit_reg[31]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
	.SP(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(_zz_CsrPlugin_csrMapping_readDataInit[31])
);
// @47:4586
  FD1P3JX _zz_7_reg (
	.D(_zz_7s),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(sys_rst),
	.Q(_zz_7)
);
// @47:4586
  FD1P3IX IBusCachedPlugin_injector_nextPcCalc_valids_1_reg (
	.D(IBusCachedPlugin_injector_nextPcCalc_valids_1_6),
	.SP(IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(IBusCachedPlugin_injector_nextPcCalc_valids_1)
);
// @47:4586
  FD1P3IX IBusCachedPlugin_injector_nextPcCalc_valids_0_reg (
	.D(decodeStage_hit_error_RNIVE5V),
	.SP(IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(IBusCachedPlugin_injector_nextPcCalc_valids_0)
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[2]  (
	.D(dsp_split_kb_38),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_38_0)
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[3]  (
	.D(N_1003),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_1_0_4_0[1])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[4]  (
	.D(N_5209),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_1_0_4_0[2])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[5]  (
	.D(N_1005),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_1_0_4_0[3])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[6]  (
	.D(N_1006),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_1_0_4_0[4])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[7]  (
	.D(N_1007),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_1_0_4_0[5])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[8]  (
	.D(N_5210),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_1_0_4_0[6])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[9]  (
	.D(N_1009),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_0_0_14_0[7])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[10]  (
	.D(N_1010),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_0_0_14_0[8])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[11]  (
	.D(N_1011),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_0_0_14_0[9])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[12]  (
	.D(N_5211),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_0_0_14_0[10])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[13]  (
	.D(N_1013),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_27_0[11])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[14]  (
	.D(N_1014),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_29_0[12])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[15]  (
	.D(N_1015),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_39_0[13])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[16]  (
	.D(N_5212),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_39_0[14])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[17]  (
	.D(N_1017),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_39_0[15])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[18]  (
	.D(N_1018),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_31_0[16])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[19]  (
	.D(N_1019),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_33_0[17])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[20]  (
	.D(N_5213),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_35_0[18])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[21]  (
	.D(N_1021),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_41_0[19])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[22]  (
	.D(N_1022),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_41_0[20])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[23]  (
	.D(N_1023),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_41_0[21])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[24]  (
	.D(N_5214),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_41_0[22])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[25]  (
	.D(N_1025),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_37_0[23])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[26]  (
	.D(N_1026),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_43[24])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[27]  (
	.D(N_1027),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_43[25])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[28]  (
	.D(N_5215),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_43[26])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[29]  (
	.D(N_1029),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_43[27])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[30]  (
	.D(N_1030),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(dsp_split_kb_3_43[28])
);
// @47:4586
  FD1P3IX \IBusCachedPlugin_fetchPc_pcReg[31]  (
	.D(N_1031),
	.SP(when_Fetcher_l158),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(IBusCachedPlugin_fetchPc_pc_6_0[29])
);
// @47:4586
  FD1P3IX IBusCachedPlugin_fetchPc_inc_reg (
	.D(IBusCachedPlugin_fetchPc_output_fire_1),
	.SP(IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(IBusCachedPlugin_fetchPc_inc)
);
// @47:4586
  FD1P3IX IBusCachedPlugin_fetchPc_booted_reg (
	.D(_zz_7s_i),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(sys_rst),
	.Q(IBusCachedPlugin_fetchPc_booted)
);
// @47:4586
  FD1P3IX HazardSimplePlugin_writeBackBuffer_valid_reg (
	.D(lastStageRegFileWrite_valid_2),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(HazardSimplePlugin_writeBackBuffer_valid)
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[0]  (
	.D(_zz_decode_RS2_2[0]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[0])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[1]  (
	.D(_zz_decode_RS2_2[1]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[1])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[2]  (
	.D(_zz_decode_RS2_2[2]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[2])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[3]  (
	.D(_zz_decode_RS2_2[3]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[3])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[4]  (
	.D(_zz_decode_RS2_2[4]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[4])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[5]  (
	.D(_zz_decode_RS2_2[5]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[5])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[6]  (
	.D(_zz_decode_RS2_2[6]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[6])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[7]  (
	.D(_zz_decode_RS2_2[7]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[7])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[8]  (
	.D(_zz_decode_RS2_2[8]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[8])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[9]  (
	.D(_zz_decode_RS2_2[9]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[9])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[10]  (
	.D(_zz_decode_RS2_2[10]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[10])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[11]  (
	.D(_zz_decode_RS2_2[11]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[11])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[12]  (
	.D(_zz_decode_RS2_2[12]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[12])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[13]  (
	.D(_zz_decode_RS2_2[13]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[13])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[14]  (
	.D(_zz_decode_RS2_2[14]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[14])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[15]  (
	.D(_zz_decode_RS2_2[15]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[15])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[16]  (
	.D(_zz_decode_RS2_2[16]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[16])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[17]  (
	.D(_zz_decode_RS2_2[17]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[17])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[18]  (
	.D(_zz_decode_RS2_2[18]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[18])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[19]  (
	.D(_zz_decode_RS2_2[19]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[19])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[20]  (
	.D(_zz_decode_RS2_2[20]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[20])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[21]  (
	.D(_zz_decode_RS2_2[21]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[21])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[22]  (
	.D(_zz_decode_RS2_2[22]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[22])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[23]  (
	.D(_zz_decode_RS2_2[23]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[23])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[24]  (
	.D(_zz_decode_RS2_2[24]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[24])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[25]  (
	.D(_zz_decode_RS2_2[25]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[25])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[26]  (
	.D(_zz_decode_RS2_2[26]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[26])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[27]  (
	.D(_zz_decode_RS2_2[27]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[27])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[28]  (
	.D(_zz_decode_RS2_2[28]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[28])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[29]  (
	.D(_zz_decode_RS2_2[29]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[29])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[30]  (
	.D(_zz_decode_RS2_2[30]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[30])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_data_reg[31]  (
	.D(_zz_decode_RS2_2[31]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_data[31])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_address_reg[0]  (
	.D(memory_to_writeBack_INSTRUCTION[7]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_address[0])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]  (
	.D(memory_to_writeBack_INSTRUCTION[8]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_address[1])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]  (
	.D(memory_to_writeBack_INSTRUCTION[9]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_address[2])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_address_reg[3]  (
	.D(memory_to_writeBack_INSTRUCTION[10]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_address[3])
);
// @47:4852
  FD1P3IX \HazardSimplePlugin_writeBackBuffer_payload_address_reg[4]  (
	.D(memory_to_writeBack_INSTRUCTION[11]),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(HazardSimplePlugin_writeBackBuffer_payload_address[4])
);
// @47:4586
  FD1P3IX CsrPlugin_pipelineLiberator_pcValids_2_reg (
	.D(CsrPlugin_pipelineLiberator_pcValids_2_6),
	.SP(CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_pipelineLiberator_pcValids_2)
);
// @47:4586
  FD1P3IX CsrPlugin_pipelineLiberator_pcValids_1_reg (
	.D(CsrPlugin_pipelineLiberator_pcValids_1_6),
	.SP(CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_pipelineLiberator_pcValids_1)
);
// @47:4586
  FD1P3IX CsrPlugin_pipelineLiberator_pcValids_0_reg (
	.D(when_CsrPlugin_l985_i),
	.SP(CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_pipelineLiberator_pcValids_0)
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[0]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[0])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[1]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[1])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[2]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[2])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[3]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[3])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[4]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[4])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[5]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[5])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[6]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[6])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[7]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[7])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[8]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[8])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[9]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[9])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[10]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[10])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[11]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[11])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[12]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[12])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[13]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[13])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[14]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[14])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[15]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[15])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[16]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[16])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[17]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[17])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[18]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[18])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[19]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[19])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[20]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[20])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[21]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[21])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[22]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[22])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[23]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[23])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[24]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[24])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[25]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[25])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[26]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[26])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[27]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[27])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[28]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[28])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtvec_base_reg[29]  (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
	.SP(CsrPlugin_mtvec_base_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtvec_base[29])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[0]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[0])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[1]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[1])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[2]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[2])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[3]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[3])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[4]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[4])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[5]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[5])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[6]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[6])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[7]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[7])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[8]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[8])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[9]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[9])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[10]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[10])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[11]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[11])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[12]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[12])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[13]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[13])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[14]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[14])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[15]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[15])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[16]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[16])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[17]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[17])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[18]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[18])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[19]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[19])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[20]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[20])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[21]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[21])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[22]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[22])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[23]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[23])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[24]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[24])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[25]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[25])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[26]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[26])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[27]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[27])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[28]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[28])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[29]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[29])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[30]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[30])
);
// @47:4852
  FD1P3IX \CsrPlugin_mtval_reg[31]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
	.SP(CsrPlugin_hadException),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mtval[31])
);
// @47:4586
  FD1P3JX \CsrPlugin_mstatus_MPP_reg[0]  (
	.D(CsrPlugin_mstatus_MPP_10_iv_i[0]),
	.SP(CsrPlugin_mstatus_MIE_2_sqmuxa_i),
	.CK(sys_clk_0),
	.PD(un1_sys_rst),
	.Q(CsrPlugin_mstatus_MPP[0])
);
// @47:4586
  FD1P3JX \CsrPlugin_mstatus_MPP_reg[1]  (
	.D(CsrPlugin_mstatus_MPP_10_iv_i[1]),
	.SP(CsrPlugin_mstatus_MIE_2_sqmuxa_i),
	.CK(sys_clk_0),
	.PD(un1_sys_rst),
	.Q(CsrPlugin_mstatus_MPP[1])
);
// @47:4586
  FD1P3IX CsrPlugin_mstatus_MPIE_reg (
	.D(CsrPlugin_mstatus_MPIE_10),
	.SP(CsrPlugin_mstatus_MIE_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_mstatus_MPIE)
);
// @47:4586
  FD1P3IX CsrPlugin_mstatus_MIE_reg (
	.D(CsrPlugin_mstatus_MIE_10),
	.SP(CsrPlugin_mstatus_MIE_2_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_mstatus_MIE)
);
// @47:4852
  FD1P3IX CsrPlugin_mip_MSIP_reg (
	.D(execute_arbitration_isValid),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(CsrPlugin_mip_MSIPc_i),
	.Q(CsrPlugin_mip_MSIP)
);
// @47:4852
  FD1P3IX CsrPlugin_mip_MEIP_reg (
	.D(un3_externalInterrupt_i),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mip_MEIP)
);
// @47:4586
  FD1P3IX CsrPlugin_mie_MTIE_reg (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
	.SP(CsrPlugin_mie_MSIE_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_mie_MTIE)
);
// @47:4586
  FD1P3IX CsrPlugin_mie_MSIE_reg (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
	.SP(CsrPlugin_mie_MSIE_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_mie_MSIE)
);
// @47:4586
  FD1P3IX CsrPlugin_mie_MEIE_reg (
	.D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
	.SP(CsrPlugin_mie_MSIE_0_sqmuxa),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_mie_MEIE)
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[0]  (
	.D(CsrPlugin_mepc_7[0]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[0])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[1]  (
	.D(CsrPlugin_mepc_7[1]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[1])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[2]  (
	.D(CsrPlugin_mepc_7[2]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[2])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[3]  (
	.D(CsrPlugin_mepc_7[3]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[3])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[4]  (
	.D(CsrPlugin_mepc_7[4]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[4])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[5]  (
	.D(CsrPlugin_mepc_7[5]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[5])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[6]  (
	.D(CsrPlugin_mepc_7[6]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[6])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[7]  (
	.D(CsrPlugin_mepc_7[7]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[7])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[8]  (
	.D(CsrPlugin_mepc_7[8]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[8])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[9]  (
	.D(CsrPlugin_mepc_7[9]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[9])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[10]  (
	.D(CsrPlugin_mepc_7[10]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[10])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[11]  (
	.D(CsrPlugin_mepc_7[11]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[11])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[12]  (
	.D(CsrPlugin_mepc_7[12]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[12])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[13]  (
	.D(CsrPlugin_mepc_7[13]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[13])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[14]  (
	.D(CsrPlugin_mepc_7[14]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[14])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[15]  (
	.D(CsrPlugin_mepc_7[15]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[15])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[16]  (
	.D(CsrPlugin_mepc_7[16]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[16])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[17]  (
	.D(CsrPlugin_mepc_7[17]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[17])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[18]  (
	.D(CsrPlugin_mepc_7[18]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[18])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[19]  (
	.D(CsrPlugin_mepc_7[19]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[19])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[20]  (
	.D(CsrPlugin_mepc_7[20]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[20])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[21]  (
	.D(CsrPlugin_mepc_7[21]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[21])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[22]  (
	.D(CsrPlugin_mepc_7[22]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[22])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[23]  (
	.D(CsrPlugin_mepc_7[23]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[23])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[24]  (
	.D(CsrPlugin_mepc_7[24]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[24])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[25]  (
	.D(CsrPlugin_mepc_7[25]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[25])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[26]  (
	.D(CsrPlugin_mepc_7[26]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[26])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[27]  (
	.D(CsrPlugin_mepc_7[27]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[27])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[28]  (
	.D(CsrPlugin_mepc_7[28]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[28])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[29]  (
	.D(CsrPlugin_mepc_7[29]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[29])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[30]  (
	.D(CsrPlugin_mepc_7[30]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[30])
);
// @47:4852
  FD1P3IX \CsrPlugin_mepc_reg[31]  (
	.D(CsrPlugin_mepc_7[31]),
	.SP(CsrPlugin_mepc_1_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mepc[31])
);
// @47:4852
  FD1P3IX CsrPlugin_mcause_interrupt_reg (
	.D(CsrPlugin_hadException_i),
	.SP(when_CsrPlugin_l1019),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mcause_interrupt)
);
// @47:4852
  FD1P3IX \CsrPlugin_mcause_exceptionCode_reg[0]  (
	.D(CsrPlugin_mcause_exceptionCode_4[0]),
	.SP(when_CsrPlugin_l1019),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mcause_exceptionCode[0])
);
// @47:4852
  FD1P3IX \CsrPlugin_mcause_exceptionCode_reg[1]  (
	.D(CsrPlugin_mcause_exceptionCode_4[1]),
	.SP(when_CsrPlugin_l1019),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mcause_exceptionCode[1])
);
// @47:4852
  FD1P3IX \CsrPlugin_mcause_exceptionCode_reg[2]  (
	.D(CsrPlugin_mcause_exceptionCode_4[2]),
	.SP(when_CsrPlugin_l1019),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mcause_exceptionCode[2])
);
// @47:4852
  FD1P3IX \CsrPlugin_mcause_exceptionCode_reg[3]  (
	.D(CsrPlugin_mcause_exceptionCode_4[3]),
	.SP(when_CsrPlugin_l1019),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_mcause_exceptionCode[3])
);
// @47:4586
  FD1P3IX CsrPlugin_interrupt_valid_reg (
	.D(CsrPlugin_interrupt_valid_7),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_interrupt_valid)
);
// @47:4852
  FD1P3IX \CsrPlugin_interrupt_code_reg[2]  (
	.D(_zz_when_CsrPlugin_l952_1_i),
	.SP(un1_CsrPlugin_interrupt_valid21_i),
	.CK(sys_clk_0),
	.CD(CsrPlugin_interrupt_code_0_sqmuxa),
	.Q(CsrPlugin_interrupt_code[2])
);
// @47:4852
  FD1P3JX \CsrPlugin_interrupt_code_reg[3]  (
	.D(CsrPlugin_interrupt_code_0_sqmuxa),
	.SP(VCC),
	.CK(sys_clk_0),
	.PD(fb),
	.Q(CsrPlugin_interrupt_code[3])
);
// @47:4586
  FD1P3IX CsrPlugin_hadException_reg (
	.D(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_hadException)
);
// @47:4586
  FD1P3IX CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg (
	.D(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack)
);
// @47:4586
  FD1P3IX CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg (
	.D(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory)
);
// @47:4586
  FD1P3IX CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg (
	.D(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute)
);
// @47:4586
  FD1P3IX CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg (
	.D(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4),
	.SP(VCC),
	.CK(sys_clk_0),
	.CD(un1_sys_rst),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode)
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[0]),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i[1]),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]  (
	.D(DBusCachedPlugin_exceptionBus_valid),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[3]),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]  (
	.D(N_2537_i),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]  (
	.D(DBusCachedPlugin_exceptionBus_valid_RNIUK6B1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]  (
	.D(N_2590),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]  (
	.D(N_2622),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[4]  (
	.D(N_2654),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[5]  (
	.D(N_2686),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]  (
	.D(N_2718),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]  (
	.D(N_2750),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[8]  (
	.D(N_2782),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[9]  (
	.D(N_2814),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]  (
	.D(N_2846),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]  (
	.D(N_2878),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]  (
	.D(N_2910),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]  (
	.D(N_2942),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]  (
	.D(N_2974),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[15]  (
	.D(N_3006),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]  (
	.D(N_3102),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[19]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIOD732),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[22]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNI359V1),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIKN822),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIPS822),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]  (
	.D(DBusCachedPlugin_exceptionBus_valid_5_RNIU1922),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]  (
	.D(N_3422),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30])
);
// @47:4852
  FD1P3IX \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]  (
	.D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2),
	.SP(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.CK(sys_clk_0),
	.CD(GND_0),
	.Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31])
);
// @0:30
  MULT18X18 \execute_MUL_LL_0_31_0_.DSP_GUT[35:0]  (
	.Z({Z[35:32], execute_MUL_LL[31:0]}),
	.A({GND_0, GND_0, dsp_join_kb_11[7], dsp_join_kb_12[5], dsp_join_kb_11[6], dsp_join_kb_12[4:1], dsp_join_kb_11[5:0], dsp_join_kb_12[0], execute_RS1[1], N_185}),
	.B({GND_0, GND_0, N_732, N_731, execute_RS2[13], N_729, N_728, N_727, execute_RS2[9:8], N_724, N_723, N_722, N_721, execute_RS2[3], N_719, N_718, N_717}),
	.SIGNEDA(GND_0),
	.SIGNEDB(GND_0),
	.CEA(VCC),
	.CEB(VCC),
	.CEOUT(VCC),
	.CLK(GND_0),
	.RSTA(GND_0),
	.RSTB(GND_0),
	.RSTOUT(GND_0)
);
defparam \execute_MUL_LL_0_31_0_.DSP_GUT[35:0] .REGINPUTA="BYPASS";
defparam \execute_MUL_LL_0_31_0_.DSP_GUT[35:0] .REGINPUTB="BYPASS";
defparam \execute_MUL_LL_0_31_0_.DSP_GUT[35:0] .REGOUTPUT="BYPASS";
defparam \execute_MUL_LL_0_31_0_.DSP_GUT[35:0] .RESETMODE="SYNC";
defparam \execute_MUL_LL_0_31_0_.DSP_GUT[35:0] .GSR="ENABLED";
// @0:30
  MULT18X18 \execute_MUL_HH_0_31_0_.DSP_GUT[35:0]  (
	.Z({Z_0[35:32], execute_MUL_HH_0[31:0]}),
	.A({dsp_join_kb_13[16], dsp_join_kb_13[16], dsp_join_kb_12[9], dsp_join_kb_11[19:15], dsp_join_kb_12[8], dsp_join_kb_11[14:11], dsp_join_kb_12[7], dsp_join_kb_11[10], dsp_join_kb_12[6], dsp_join_kb_11[9:8]}),
	.B({dsp_join_kb_14[16], dsp_join_kb_14[16:0]}),
	.SIGNEDA(VCC),
	.SIGNEDB(VCC),
	.CEA(VCC),
	.CEB(VCC),
	.CEOUT(memory_arbitration_isStuck_i),
	.CLK(sys_clk_0),
	.RSTA(GND_0),
	.RSTB(GND_0),
	.RSTOUT(GND_0)
);
defparam \execute_MUL_HH_0_31_0_.DSP_GUT[35:0] .REGINPUTA="BYPASS";
defparam \execute_MUL_HH_0_31_0_.DSP_GUT[35:0] .REGINPUTB="BYPASS";
defparam \execute_MUL_HH_0_31_0_.DSP_GUT[35:0] .REGOUTPUT="REGISTER";
defparam \execute_MUL_HH_0_31_0_.DSP_GUT[35:0] .RESETMODE="SYNC";
defparam \execute_MUL_HH_0_31_0_.DSP_GUT[35:0] .GSR="ENABLED";
// @0:30
  MULT18X36 \execute_MUL_LH_0_48_0_.DSP_GUT[53:0]  (
	.Z({Z[53:49], execute_MUL_LH[48:0]}),
	.A({GND_0, GND_0, dsp_join_kb_11[7], dsp_join_kb_12[5], dsp_join_kb_11[6], dsp_join_kb_12[4:1], dsp_join_kb_11[5:0], dsp_join_kb_12[0], execute_RS1[1], N_185}),
	.B({dsp_join_kb_14[16], dsp_join_kb_14[16], dsp_join_kb_14[16], dsp_join_kb_14[16:0], GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.SIGNEDA(VCC),
	.SIGNEDB(VCC),
	.CEA(VCC),
	.CEB(VCC),
	.CEOUT(VCC),
	.CLK(GND_0),
	.RSTA(GND_0),
	.RSTB(GND_0),
	.RSTOUT(GND_0)
);
defparam \execute_MUL_LH_0_48_0_.DSP_GUT[53:0] .REGINPUTA="BYPASS";
defparam \execute_MUL_LH_0_48_0_.DSP_GUT[53:0] .REGINPUTB="BYPASS";
defparam \execute_MUL_LH_0_48_0_.DSP_GUT[53:0] .REGOUTPUT="BYPASS";
defparam \execute_MUL_LH_0_48_0_.DSP_GUT[53:0] .RESETMODE="SYNC";
defparam \execute_MUL_LH_0_48_0_.DSP_GUT[53:0] .GSR="ENABLED";
// @0:30
  MULT18X36 \execute_MUL_HL_0_48_0_.DSP_GUT[53:0]  (
	.Z({Z_0[53:49], execute_MUL_HL[48:0]}),
	.A({GND_0, GND_0, N_732, N_731, execute_RS2[13], N_729, N_728, N_727, execute_RS2[9:8], N_724, N_723, N_722, N_721, execute_RS2[3], N_719, N_718, N_717}),
	.B({dsp_join_kb_13[16], dsp_join_kb_13[16], dsp_join_kb_13[16], dsp_join_kb_13[16], dsp_join_kb_12[9], dsp_join_kb_11[19:15], dsp_join_kb_12[8], dsp_join_kb_11[14:11], dsp_join_kb_12[7], dsp_join_kb_11[10], dsp_join_kb_12[6], dsp_join_kb_11[9:8], GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.SIGNEDA(VCC),
	.SIGNEDB(VCC),
	.CEA(VCC),
	.CEB(VCC),
	.CEOUT(VCC),
	.CLK(GND_0),
	.RSTA(GND_0),
	.RSTB(GND_0),
	.RSTOUT(GND_0)
);
defparam \execute_MUL_HL_0_48_0_.DSP_GUT[53:0] .REGINPUTA="BYPASS";
defparam \execute_MUL_HL_0_48_0_.DSP_GUT[53:0] .REGINPUTB="BYPASS";
defparam \execute_MUL_HL_0_48_0_.DSP_GUT[53:0] .REGOUTPUT="BYPASS";
defparam \execute_MUL_HL_0_48_0_.DSP_GUT[53:0] .RESETMODE="SYNC";
defparam \execute_MUL_HL_0_48_0_.DSP_GUT[53:0] .GSR="ENABLED";
  LUT4 execute_BranchPlugin_eq_0_I_45_0_RNO_cZ (
	.A(_zz_execute_SRC1[24]),
	.B(_zz_execute_SRC1[25]),
	.C(_zz_execute_SRC2_5[24]),
	.D(_zz_execute_SRC2_5[25]),
	.Z(execute_BranchPlugin_eq_0_I_45_0_RNO)
);
defparam execute_BranchPlugin_eq_0_I_45_0_RNO_cZ.INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_69_0_RNO_cZ (
	.A(_zz_execute_SRC1[30]),
	.B(_zz_execute_SRC1[31]),
	.C(_zz_execute_SRC2_5[30]),
	.D(_zz_execute_SRC2_5[31]),
	.Z(execute_BranchPlugin_eq_0_I_69_0_RNO)
);
defparam execute_BranchPlugin_eq_0_I_69_0_RNO_cZ.INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_21_0_RNO_cZ (
	.A(_zz_execute_SRC1[14]),
	.B(_zz_execute_SRC1[15]),
	.C(_zz_execute_SRC2_5[14]),
	.D(_zz_execute_SRC2_5[15]),
	.Z(execute_BranchPlugin_eq_0_I_21_0_RNO)
);
defparam execute_BranchPlugin_eq_0_I_21_0_RNO_cZ.INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_15_0_RNO_cZ (
	.A(_zz_execute_SRC1[28]),
	.B(_zz_execute_SRC1[29]),
	.C(_zz_execute_SRC2_5[28]),
	.D(_zz_execute_SRC2_5[29]),
	.Z(execute_BranchPlugin_eq_0_I_15_0_RNO)
);
defparam execute_BranchPlugin_eq_0_I_15_0_RNO_cZ.INIT="0x8421";
  LUT4 execute_BranchPlugin_eq_0_I_1_0_RNO_cZ (
	.A(_zz_execute_SRC1[0]),
	.B(_zz_execute_SRC1[1]),
	.C(_zz_execute_SRC2_5[0]),
	.D(_zz_execute_SRC2_5[1]),
	.Z(execute_BranchPlugin_eq_0_I_1_0_RNO)
);
defparam execute_BranchPlugin_eq_0_I_1_0_RNO_cZ.INIT="0x8421";
// @47:4586
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i_cZ (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa),
	.B(CsrPlugin_interrupt_valid),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid),
	.D(when_DBusCachedPlugin_l458),
	.Z(CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i)
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i_cZ.INIT="0x7FFF";
// @47:4586
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i_cZ (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa),
	.B(CsrPlugin_interrupt_valid),
	.C(IBusCachedPlugin_iBusRsp_stages_2_output_valid),
	.D(when_DBusCachedPlugin_l458_RNIASQQ),
	.Z(CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i)
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i_cZ.INIT="0x7FFF";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[30]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.B(main_basesoc_timer_load_storage_m[30]),
	.C(main_basesoc_timer_reload_storage_m[30]),
	.D(main_basesoc_timer_value_status[30]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[30])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv[30] .INIT="0xFEFC";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_cZ[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa),
	.B(main_basesoc_timer_en_storage),
	.C(main_basesoc_timer_zero_pending_m),
	.D(main_basesoc_timer_zero_trigger_m),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_cZ[0] .INIT="0xFFF8";
  LUT4 \decode_to_execute_RS1_RNO[16]  (
	.A(_zz_decode_RS2[16]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[16]),
	.D(GND_0),
	.Z(decode_RS1[16])
);
defparam \decode_to_execute_RS1_RNO[16] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[17]  (
	.A(_zz_decode_RS2[17]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[17]),
	.D(GND_0),
	.Z(decode_RS2[17])
);
defparam \decode_to_execute_RS2_RNO[17] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[17]  (
	.A(_zz_decode_RS2[17]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[17]),
	.D(GND_0),
	.Z(decode_RS1[17])
);
defparam \decode_to_execute_RS1_RNO[17] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[18]  (
	.A(_zz_decode_RS2[18]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[18]),
	.D(GND_0),
	.Z(decode_RS2[18])
);
defparam \decode_to_execute_RS2_RNO[18] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[20]  (
	.A(_zz_decode_RS2[20]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[20]),
	.D(GND_0),
	.Z(decode_RS2[20])
);
defparam \decode_to_execute_RS2_RNO[20] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[20]  (
	.A(_zz_decode_RS2[20]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[20]),
	.D(GND_0),
	.Z(decode_RS1[20])
);
defparam \decode_to_execute_RS1_RNO[20] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[22]  (
	.A(_zz_decode_RS2[22]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[22]),
	.D(GND_0),
	.Z(decode_RS2[22])
);
defparam \decode_to_execute_RS2_RNO[22] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[22]  (
	.A(_zz_decode_RS2[22]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[22]),
	.D(GND_0),
	.Z(decode_RS1[22])
);
defparam \decode_to_execute_RS1_RNO[22] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[23]  (
	.A(_zz_decode_RS2[23]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[23]),
	.D(GND_0),
	.Z(decode_RS2[23])
);
defparam \decode_to_execute_RS2_RNO[23] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[23]  (
	.A(_zz_decode_RS2[23]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[23]),
	.D(GND_0),
	.Z(decode_RS1[23])
);
defparam \decode_to_execute_RS1_RNO[23] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[24]  (
	.A(_zz_decode_RS2[24]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[24]),
	.D(GND_0),
	.Z(decode_RS2[24])
);
defparam \decode_to_execute_RS2_RNO[24] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[24]  (
	.A(_zz_decode_RS2[24]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[24]),
	.D(GND_0),
	.Z(decode_RS1[24])
);
defparam \decode_to_execute_RS1_RNO[24] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[26]  (
	.A(_zz_decode_RS2[26]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[26]),
	.D(GND_0),
	.Z(decode_RS1[26])
);
defparam \decode_to_execute_RS1_RNO[26] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[27]  (
	.A(_zz_decode_RS2[27]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[27]),
	.D(GND_0),
	.Z(decode_RS2[27])
);
defparam \decode_to_execute_RS2_RNO[27] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[27]  (
	.A(_zz_decode_RS2[27]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[27]),
	.D(GND_0),
	.Z(decode_RS1[27])
);
defparam \decode_to_execute_RS1_RNO[27] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[29]  (
	.A(_zz_decode_RS2[29]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[29]),
	.D(GND_0),
	.Z(decode_RS2[29])
);
defparam \decode_to_execute_RS2_RNO[29] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[29]  (
	.A(_zz_decode_RS2[29]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[29]),
	.D(GND_0),
	.Z(decode_RS1[29])
);
defparam \decode_to_execute_RS1_RNO[29] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[30]  (
	.A(_zz_decode_RS2[30]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[30]),
	.D(GND_0),
	.Z(decode_RS2[30])
);
defparam \decode_to_execute_RS2_RNO[30] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[30]  (
	.A(_zz_decode_RS2[30]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[30]),
	.D(GND_0),
	.Z(decode_RS1[30])
);
defparam \decode_to_execute_RS1_RNO[30] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[31]  (
	.A(_zz_decode_RS2[31]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[31]),
	.D(GND_0),
	.Z(decode_RS2[31])
);
defparam \decode_to_execute_RS2_RNO[31] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO[31]  (
	.A(_zz_decode_RS2[31]),
	.B(decode_RS1_0_sqmuxa_2),
	.C(decode_RS1_m2[31]),
	.D(GND_0),
	.Z(decode_RS1[31])
);
defparam \decode_to_execute_RS1_RNO[31] .INIT="0xB8B8";
// @48:406
  LUT4 main_basesoc_timer_pending_r_0_sqmuxa (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r23),
	.D(sys_rst),
	.Z(main_basesoc_timer_pending_r_0_sqmuxa_1z)
);
defparam main_basesoc_timer_pending_r_0_sqmuxa.INIT="0x0080";
// @48:394
  LUT4 main_basesoc_timer_update_value_storage_0_sqmuxa (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r20),
	.D(sys_rst),
	.Z(main_basesoc_timer_update_value_storage_0_sqmuxa_1z)
);
defparam main_basesoc_timer_update_value_storage_0_sqmuxa.INIT="0x0080";
// @48:431
  LUT4 main_basesoc_uart_pending_r_0_sqmuxa (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa),
	.C(sys_rst),
	.D(GND_0),
	.Z(main_basesoc_uart_pending_r_0_sqmuxa_1z)
);
defparam main_basesoc_uart_pending_r_0_sqmuxa.INIT="0x0808";
// @47:4587
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_6_cZ (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa),
	.B(CsrPlugin_interrupt_valid),
	.C(CsrPlugin_pipelineLiberator_pcValids_0),
	.D(IBusCachedPlugin_iBusRsp_stages_2_output_valid),
	.Z(CsrPlugin_pipelineLiberator_pcValids_1_6)
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_6_cZ.INIT="0x8000";
// @47:4587
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_6_cZ (
	.A(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa),
	.B(CsrPlugin_interrupt_valid),
	.C(CsrPlugin_pipelineLiberator_pcValids_1),
	.D(IBusCachedPlugin_iBusRsp_stages_2_output_valid),
	.Z(CsrPlugin_pipelineLiberator_pcValids_2_6)
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_6_cZ.INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_cZ[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_tz[0]),
	.B(main_basesoc_timer_value_status_m_a0_6[0]),
	.C(builder_csr_bankarray_csrbank2_sel),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_cZ[0] .INIT="0xE0A0";
// @48:348
  LUT4 main_basesoc_reset_storage_0_sqmuxa (
	.A(builder_csr_bankarray_csrbank0_reset0_re_1z),
	.B(sys_rst),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_reset_storage_0_sqmuxa_1z)
);
defparam main_basesoc_reset_storage_0_sqmuxa.INIT="0x2222";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[30]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel),
	.D(dsp_join_kb[29]),
	.Z(main_basesoc_timer_load_storage_m[30])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO[30] .INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_RNO[0]  (
	.A(builder_csr_bankarray_csrbank2_sel),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r23),
	.C(main_basesoc_timer_zero_pending),
	.D(GND_0),
	.Z(main_basesoc_timer_zero_pending_m)
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_RNO[0] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_RNO[0]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel),
	.D(dsp_join_kb[0]),
	.Z(main_basesoc_timer_load_storage_m[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_RNO[0] .INIT="0x8000";
// @48:899
  LUT4 builder_csr_bankarray_csrbank2_update_value0_re (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r20),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank2_update_value0_re_1z)
);
defparam builder_csr_bankarray_csrbank2_update_value0_re.INIT="0x8080";
// @48:926
  LUT4 builder_csr_bankarray_csrbank2_ev_pending_re (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r23),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank2_ev_pending_re_1z)
);
defparam builder_csr_bankarray_csrbank2_ev_pending_re.INIT="0x8080";
// @48:890
  LUT4 builder_csr_bankarray_csrbank2_en0_re (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank2_en0_re_1z)
);
defparam builder_csr_bankarray_csrbank2_en0_re.INIT="0x8080";
// @48:995
  LUT4 builder_csr_bankarray_csrbank3_ev_pending_re (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r21_1),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r21_2),
	.C(builder_basesoc_we),
	.D(builder_csr_bankarray_csrbank3_sel),
	.Z(builder_csr_bankarray_csrbank3_ev_pending_re_1z)
);
defparam builder_csr_bankarray_csrbank3_ev_pending_re.INIT="0x8000";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_159 (
	.A(N_93_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5[3]),
	.D(_zz_execute_SRC2_5[4]),
	.Z(_zz_execute_SHIFT_RIGHT_1[26])
);
defparam _zz_execute_SHIFT_RIGHT_1_159.INIT="0xCCCA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_163 (
	.A(N_97_0),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5[3]),
	.D(_zz_execute_SRC2_5[4]),
	.Z(_zz_execute_SHIFT_RIGHT_1[30])
);
defparam _zz_execute_SHIFT_RIGHT_1_163.INIT="0xCCCA";
  LUT4 \decode_to_execute_RS2_RNO_0[22]  (
	.A(_zz_decode_RS2_1[22]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[22]),
	.D(GND_0),
	.Z(decode_RS2_m2[22])
);
defparam \decode_to_execute_RS2_RNO_0[22] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO_0[22]  (
	.A(_zz_decode_RS2_1[22]),
	.B(decode_RS1_0_sqmuxa_1),
	.C(decode_RS1_m1[22]),
	.D(GND_0),
	.Z(decode_RS1_m2[22])
);
defparam \decode_to_execute_RS1_RNO_0[22] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_0[23]  (
	.A(_zz_decode_RS2_1[23]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[23]),
	.D(GND_0),
	.Z(decode_RS2_m2[23])
);
defparam \decode_to_execute_RS2_RNO_0[23] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO_0[23]  (
	.A(_zz_decode_RS2_1[23]),
	.B(decode_RS1_0_sqmuxa_1),
	.C(decode_RS1_m1[23]),
	.D(GND_0),
	.Z(decode_RS1_m2[23])
);
defparam \decode_to_execute_RS1_RNO_0[23] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_0[29]  (
	.A(_zz_decode_RS2_1[29]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[29]),
	.D(GND_0),
	.Z(decode_RS2_m2[29])
);
defparam \decode_to_execute_RS2_RNO_0[29] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO_0[29]  (
	.A(_zz_decode_RS2_1[29]),
	.B(decode_RS1_0_sqmuxa_1),
	.C(decode_RS1_m1[29]),
	.D(GND_0),
	.Z(decode_RS1_m2[29])
);
defparam \decode_to_execute_RS1_RNO_0[29] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_0[30]  (
	.A(_zz_decode_RS2_1[30]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[30]),
	.D(GND_0),
	.Z(decode_RS2_m2[30])
);
defparam \decode_to_execute_RS2_RNO_0[30] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO_0[30]  (
	.A(_zz_decode_RS2_1[30]),
	.B(decode_RS1_0_sqmuxa_1),
	.C(decode_RS1_m1[30]),
	.D(GND_0),
	.Z(decode_RS1_m2[30])
);
defparam \decode_to_execute_RS1_RNO_0[30] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_0[31]  (
	.A(_zz_decode_RS2_1[31]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[31]),
	.D(GND_0),
	.Z(decode_RS2_m2[31])
);
defparam \decode_to_execute_RS2_RNO_0[31] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS1_RNO_0[31]  (
	.A(_zz_decode_RS2_1[31]),
	.B(decode_RS1_0_sqmuxa_1),
	.C(decode_RS1_m1[31]),
	.D(GND_0),
	.Z(decode_RS1_m2[31])
);
defparam \decode_to_execute_RS1_RNO_0[31] .INIT="0xB8B8";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[30]  (
	.A(builder_csr_bankarray_csrbank2_sel),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.C(main_basesoc_timer_reload_storage[30]),
	.D(GND_0),
	.Z(main_basesoc_timer_reload_storage_m[30])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_0_iv_RNO_0[30] .INIT="0x8080";
// @48:814
  LUT4 builder_csr_bankarray_csrbank0_reset0_re (
	.A(builder_csr_bankarray_csrbank0_sel_1),
	.B(builder_basesoc_we),
	.C(builder_csr_bankarray_csrbank0_sel_2),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8),
	.Z(builder_csr_bankarray_csrbank0_reset0_re_1z)
);
defparam builder_csr_bankarray_csrbank0_reset0_re.INIT="0x8000";
// @48:823
  LUT4 builder_csr_bankarray_csrbank0_scratch0_re (
	.A(builder_csr_bankarray_csrbank0_sel_1),
	.B(builder_basesoc_we),
	.C(builder_csr_bankarray_csrbank0_sel_2),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.Z(builder_csr_bankarray_csrbank0_scratch0_re_1z)
);
defparam builder_csr_bankarray_csrbank0_scratch0_re.INIT="0x8000";
// @48:935
  LUT4 builder_csr_bankarray_csrbank2_ev_enable0_re (
	.A(builder_basesoc_we),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r24),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank2_ev_enable0_re_1z)
);
defparam builder_csr_bankarray_csrbank2_ev_enable0_re.INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_RNO_0[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r22_1),
	.B(builder_csr_bankarray_csrbank2_sel),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0),
	.D(main_basesoc_timer_zero_trigger),
	.Z(main_basesoc_timer_zero_trigger_m)
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3_RNO_0[0] .INIT="0x8000";
// @48:1388
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa_cZ (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10_0),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank2_sel),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_2_sqmuxa_cZ.INIT="0x8000";
// @48:1443
  LUT4 builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa_cZ (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r21_0),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r21_1),
	.C(builder_csr_bankarray_csrbank3_sel),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa)
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa_cZ.INIT="0x8000";
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_0_RNI07QV (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank3_sel),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_0_RNI07QV.INIT="0x7FFF";
  LUT4 \decode_to_execute_RS2_RNO[1]  (
	.A(_zz_decode_RS2[1]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[1]),
	.D(GND_0),
	.Z(decode_RS2[1])
);
defparam \decode_to_execute_RS2_RNO[1] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[6]  (
	.A(_zz_decode_RS2[6]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[6]),
	.D(GND_0),
	.Z(decode_RS2[6])
);
defparam \decode_to_execute_RS2_RNO[6] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO[7]  (
	.A(_zz_decode_RS2[7]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_m2[7]),
	.D(GND_0),
	.Z(decode_RS2[7])
);
defparam \decode_to_execute_RS2_RNO[7] .INIT="0xB8B8";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_6_tz[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r24_1),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2[0]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2[0]),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_tz[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_6_tz[0] .INIT="0xF8F0";
// @47:3506
  LUT4 lastStageRegFileWrite_valid_cZ (
	.A(_zz_7),
	.B(lastStageRegFileWrite_valid_2),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_valid)
);
defparam lastStageRegFileWrite_valid_cZ.INIT="0xEEEE";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_122 (
	.A(N_89_0),
	.B(N_97_0),
	.C(_zz_execute_SRC2_5[3]),
	.D(GND_0),
	.Z(N_122_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_122.INIT="0xCACA";
  LUT4 \decode_to_execute_RS1_RNO_0[11]  (
	.A(_zz_decode_RS2_2[11]),
	.B(decode_RS1_0_sqmuxa),
	.C(decode_RS1_m0[11]),
	.D(GND_0),
	.Z(decode_RS1_m1[11])
);
defparam \decode_to_execute_RS1_RNO_0[11] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_0[16]  (
	.A(_zz_decode_RS2_2[16]),
	.B(decode_RS2_0_sqmuxa),
	.C(decode_RS2_m0[16]),
	.D(GND_0),
	.Z(decode_RS2_m1[16])
);
defparam \decode_to_execute_RS2_RNO_0[16] .INIT="0xB8B8";
// @48:1331
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_cZ (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r8)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_cZ.INIT="0x8080";
  LUT4 execute_SrcPlugin_less_u_RNIESEO6 (
	.A(decode_to_execute_ALU_CTRL_RNIIHMA5[1]),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_less),
	.Z(_zz_decode_RS2[0])
);
defparam execute_SrcPlugin_less_u_RNIESEO6.INIT="0xEA2A";
// @48:1376
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r20_cZ (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r20_0),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r20_1),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r20)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r20_cZ.INIT="0x8080";
// @48:1388
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r24_cZ (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r24_1),
	.B(builder_basesoc_adr_Z[8]),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r20_1),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r24)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r24_cZ.INIT="0x2000";
// @48:1443
  LUT4 builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.C(builder_csr_bankarray_csrbank3_sel),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z)
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa.INIT="0x8000";
  LUT4 \decode_to_execute_RS2_RNO_0[1]  (
	.A(_zz_decode_RS2_1[1]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[1]),
	.D(GND_0),
	.Z(decode_RS2_m2[1])
);
defparam \decode_to_execute_RS2_RNO_0[1] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_0[6]  (
	.A(_zz_decode_RS2_1[6]),
	.B(decode_RS2_0_sqmuxa_1),
	.C(decode_RS2_m1[6]),
	.D(GND_0),
	.Z(decode_RS2_m2[6])
);
defparam \decode_to_execute_RS2_RNO_0[6] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_1_cZ[0]  (
	.A(_zz_decode_RS2_2[0]),
	.B(decode_RS2_0_sqmuxa),
	.C(decode_RS2_m0[0]),
	.D(GND_0),
	.Z(decode_to_execute_RS2_RNO_1[0])
);
defparam \decode_to_execute_RS2_RNO_1_cZ[0] .INIT="0xB8B8";
  LUT4 \decode_to_execute_RS2_RNO_2_cZ[0]  (
	.A(_zz_decode_RS2_1_0_iv_0[0]),
	.B(_zz_decode_RS2_1_0_sqmuxa),
	.C(execute_to_memory_REGFILE_WRITE_DATA_m[0]),
	.D(execute_to_memory_SHIFT_RIGHT[31]),
	.Z(decode_to_execute_RS2_RNO_2[0])
);
defparam \decode_to_execute_RS2_RNO_2_cZ[0] .INIT="0xFEFA";
// @47:5182
  LUT4 \CsrPlugin_mepc_7_cZ[0]  (
	.A(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
	.B(execute_CsrPlugin_csr_833),
	.C(execute_CsrPlugin_writeEnable),
	.D(GND_0),
	.Z(CsrPlugin_mepc_7[0])
);
defparam \CsrPlugin_mepc_7_cZ[0] .INIT="0x8080";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_89 (
	.A(N_56),
	.B(N_60),
	.C(_zz_execute_SRC2_5[2]),
	.D(GND_0),
	.Z(N_89_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_89.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_91 (
	.A(N_58),
	.B(N_62),
	.C(_zz_execute_SRC2_5[2]),
	.D(GND_0),
	.Z(N_91_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_91.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_93 (
	.A(N_60),
	.B(N_64),
	.C(_zz_execute_SRC2_5[2]),
	.D(GND_0),
	.Z(N_93_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_93.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_95 (
	.A(N_62),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5[2]),
	.D(GND_0),
	.Z(N_95_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_95.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_97 (
	.A(N_31),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5[1]),
	.D(_zz_execute_SRC2_5[2]),
	.Z(N_97_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_97.INIT="0xCCCA";
// @48:1331
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1_cZ (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNIONOR1),
	.C(builder_basesoc_adr_Z[8]),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1_cZ.INIT="0x0700";
// @47:4852
  LUT4 CsrPlugin_mip_MSIPc (
	.A(CsrPlugin_mip_MSIPc_0),
	.B(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
	.C(execute_CsrPlugin_csr_836),
	.D(execute_arbitration_isStuck),
	.Z(CsrPlugin_mip_MSIPc_i)
);
defparam CsrPlugin_mip_MSIPc.INIT="0xFF7F";
// @48:1382
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r22_1_cZ (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r22_0),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r22_1)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r22_1_cZ.INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1_cZ[0]  (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.D(main_basesoc_timer_reload_storage[0]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1_cZ[0] .INIT="0x8000";
// @48:1385
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r23_2_cZ (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNIONOR1),
	.C(main_bus_ack_r_0_o2_RNILKOR1),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r23_2)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r23_2_cZ.INIT="0x0800";
// @47:4852
  LUT4 CsrPlugin_mtvec_base_0_sqmuxa_cZ (
	.A(decode_to_execute_CSR_WRITE_OPCODE),
	.B(execute_CsrPlugin_csr_773),
	.C(execute_arbitration_isStuck),
	.D(when_CsrPlugin_l1180),
	.Z(CsrPlugin_mtvec_base_0_sqmuxa)
);
defparam CsrPlugin_mtvec_base_0_sqmuxa_cZ.INIT="0x0800";
// @48:1376
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r20_1_cZ (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_array_muxed0[1]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r20_1)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r20_1_cZ.INIT="0x8000";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_81 (
	.A(N_48),
	.B(N_52),
	.C(_zz_execute_SRC2_5[2]),
	.D(GND_0),
	.Z(N_81_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_81.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_85 (
	.A(N_52),
	.B(N_56),
	.C(_zz_execute_SRC2_5[2]),
	.D(GND_0),
	.Z(N_85_0)
);
defparam _zz_execute_SHIFT_RIGHT_1_85.INIT="0xCACA";
// @48:1331
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_0 (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNIONOR1),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_m2_0_a2_2),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_0.INIT="0x557F";
// @48:1388
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r24_1_cZ (
	.A(N_103),
	.B(builder_basesoc_next_state_0_sqmuxa_0_a2dup),
	.C(builder_array_muxed0[2]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r24_1)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r24_1_cZ.INIT="0x4040";
// @48:1337
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r10_1_cZ (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r10_1)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r10_1_cZ.INIT="0x7F5F";
// @48:1376
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r20_0_cZ (
	.A(N_167),
	.B(builder_slave_sel_r_r_0_a2_0_out),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.D(builder_m2_0_a2_2),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r20_0)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r20_0_cZ.INIT="0x55F7";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2_cZ[0]  (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0[0]),
	.D(builder_basesoc_adr_Z[8]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_2_cZ[0] .INIT="0x0080";
// @48:1337
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r10_0_cZ (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNIONOR1),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_m2_0_a2_2),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r10_0)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r10_0_cZ.INIT="0x0080";
// @48:1379
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r21_0_cZ (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_m2_0_a2_2),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r21_0)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r21_0_cZ.INIT="0x557F";
// @48:1379
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r21_1_cZ (
	.A(builder_basesoc_next_state_0_sqmuxa_0_a2dup),
	.B(builder_array_muxed0[2]),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r21_1)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r21_1_cZ.INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO[0]  (
	.A(main_bus_ack_r_0_o2_RNILKOR1),
	.B(main_basesoc_timer_value_status_m_a0_3[0]),
	.C(main_basesoc_timer_value_status_m_a0_4[0]),
	.D(GND_0),
	.Z(main_basesoc_timer_value_status_m_a0_6[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO[0] .INIT="0x4040";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_60 (
	.A(N_27),
	.B(N_29),
	.C(_zz_execute_SRC2_5[1]),
	.D(GND_0),
	.Z(N_60)
);
defparam _zz_execute_SHIFT_RIGHT_1_60.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_62 (
	.A(N_29),
	.B(N_31),
	.C(_zz_execute_SRC2_5[1]),
	.D(GND_0),
	.Z(N_62)
);
defparam _zz_execute_SHIFT_RIGHT_1_62.INIT="0xCACA";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_64 (
	.A(N_31),
	.B(_zz_execute_SHIFT_RIGHT_1[32]),
	.C(_zz_execute_SRC2_5[1]),
	.D(GND_0),
	.Z(N_64)
);
defparam _zz_execute_SHIFT_RIGHT_1_64.INIT="0xCACA";
  LUT4 \execute_to_memory_REGFILE_WRITE_DATA_RNO[28]  (
	.A(N_778),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[28]),
	.Z(_zz_decode_RS2[28])
);
defparam \execute_to_memory_REGFILE_WRITE_DATA_RNO[28] .INIT="0x2E22";
  LUT4 execute_SrcPlugin_addSub_s_31_0_RNI3COA5 (
	.A(N_781),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[31]),
	.Z(_zz_decode_RS2[31])
);
defparam execute_SrcPlugin_addSub_s_31_0_RNI3COA5.INIT="0x2E22";
  LUT4 \execute_to_memory_REGFILE_WRITE_DATA_RNO[14]  (
	.A(N_764),
	.B(_zz_decode_RS2_sn_N_5),
	.C(decode_to_execute_ALU_CTRL[0]),
	.D(execute_SrcPlugin_addSub[14]),
	.Z(_zz_decode_RS2[14])
);
defparam \execute_to_memory_REGFILE_WRITE_DATA_RNO[14] .INIT="0x2E22";
// @47:1364
  LUT4 _zz_execute_SHIFT_RIGHT_1_32 (
	.A(_zz_execute_SRC2_5[0]),
	.B(decode_to_execute_SHIFT_CTRL[0]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(execute_FullBarrelShifterPlugin_reversed[31]),
	.Z(N_32)
);
defparam _zz_execute_SHIFT_RIGHT_1_32.INIT="0xD500";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIEOOP[0]  (
	.A(CsrPlugin_csrMapping_readDataInit[0]),
	.B(_zz_execute_SRC1[0]),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[0])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIEOOP[0] .INIT="0x2ECC";
// @48:733
  LUT4 builder_basesoc_we_cZ (
	.A(N_167),
	.B(iBusWishbone_STB_RNIBI961),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_basesoc_we_1),
	.Z(builder_basesoc_we)
);
defparam builder_basesoc_we_cZ.INIT="0x8000";
// @48:1382
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r22_0_cZ (
	.A(N_167),
	.B(builder_m2_0_a2_2),
	.C(builder_array_muxed0[2]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r22_0)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r22_0_cZ.INIT="0x7070";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_1[0]  (
	.A(builder_slave_sel_r_r_0_a2_0_out),
	.B(builder_m2_0_a2_2),
	.C(main_basesoc_timer_value_status_m_a0_0[0]),
	.D(builder_array_muxed0[2]),
	.Z(main_basesoc_timer_value_status_m_a0_4[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_1[0] .INIT="0x2000";
// @48:954
  LUT4 builder_csr_bankarray_csrbank3_sel_a0_a0 (
	.A(iBusWishbone_STB_RNIBI961),
	.B(builder_slave_sel_2_0_a2_0_8[0]),
	.C(main_wren0_0_a2_1_0),
	.D(builder_csr_bankarray_csrbank3_sel_a0_a0_3_4),
	.Z(builder_csr_bankarray_csrbank3_sel)
);
defparam builder_csr_bankarray_csrbank3_sel_a0_a0.INIT="0x8000";
// @47:4952
  LUT4 memory_DivPlugin_div_needRevert_2_cZ (
	.A(_zz_memory_DivPlugin_rs1),
	.B(_zz_memory_DivPlugin_rs2),
	.C(decode_to_execute_INSTRUCTION[13]),
	.D(un6_memory_DivPlugin_div_needRevert),
	.Z(memory_DivPlugin_div_needRevert_2)
);
defparam memory_DivPlugin_div_needRevert_2_cZ.INIT="0x00A6";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIOAEM[14]  (
	.A(CsrPlugin_csrMapping_readDataInit[14]),
	.B(_zz_execute_SRC1[14]),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[14])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIOAEM[14] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI0JEM[18]  (
	.A(CsrPlugin_csrMapping_readDataInit[18]),
	.B(_zz_execute_SRC1[18]),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[18])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI0JEM[18] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNI2NGM[28]  (
	.A(CsrPlugin_csrMapping_readDataInit[28]),
	.B(_zz_execute_SRC1[28]),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[28])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNI2NGM[28] .INIT="0x2ECC";
  LUT4 \CsrPlugin_csrMapping_readDataInit_RNIMCIM[31]  (
	.A(CsrPlugin_csrMapping_readDataInit[31]),
	.B(_zz_execute_SRC1[31]),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_CsrPlugin_csrMapping_writeDataSignal[31])
);
defparam \CsrPlugin_csrMapping_readDataInit_RNIMCIM[31] .INIT="0x2ECC";
// @48:1337
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 (
	.A(N_103),
	.B(iBusWishbone_STB_RNIBI961),
	.C(builder_array_muxed0[2]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0.INIT="0x3737";
// @47:3184
  LUT4 IBusCachedPlugin_predictionJumpInterface_payload_1_axb_1_cZ (
	.A(_zz_64),
	.B(dsp_join_kb_5_4[0]),
	.C(dsp_join_kb_6_2[0]),
	.D(dsp_join_kb_8[0]),
	.Z(IBusCachedPlugin_predictionJumpInterface_payload[2])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_axb_1_cZ.INIT="0x1BE4";
// @47:1366
  LUT4 \_zz_execute_SHIFT_RIGHT_2[32]  (
	.A(_zz_execute_SRC1[31]),
	.B(decode_to_execute_SHIFT_CTRL[0]),
	.C(decode_to_execute_SHIFT_CTRL[1]),
	.D(GND_0),
	.Z(_zz_execute_SHIFT_RIGHT_1[32])
);
defparam \_zz_execute_SHIFT_RIGHT_2[32] .INIT="0x8080";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_0[0]  (
	.A(iBusWishbone_STB_RNIBI961),
	.B(builder_slave_sel_2_0_a2_0_8[0]),
	.C(main_wren0_0_a2_1_0),
	.D(GND_0),
	.Z(main_basesoc_timer_value_status_m_a0_3[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_0[0] .INIT="0x8080";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_cZ (
	.A(un6_memory_DivPlugin_div_needRevert_22),
	.B(un6_memory_DivPlugin_div_needRevert_23),
	.C(un6_memory_DivPlugin_div_needRevert_29),
	.D(un6_memory_DivPlugin_div_needRevert_30),
	.Z(un6_memory_DivPlugin_div_needRevert)
);
defparam un6_memory_DivPlugin_div_needRevert_cZ.INIT="0x8000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0_cZ[0]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[1]),
	.C(main_basesoc_ibus_adr[1]),
	.D(main_basesoc_timer_enable_storage),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a0_4_0_cZ[0] .INIT="0xD800";
  LUT4 \decode_to_execute_RS2_RNO_1[27]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
	.B(_zz_RegFilePlugin_regFile_port1[27]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[27])
);
defparam \decode_to_execute_RS2_RNO_1[27] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[27]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
	.B(_zz_RegFilePlugin_regFile_port0[27]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[27])
);
defparam \decode_to_execute_RS1_RNO_1[27] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[26]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
	.B(_zz_RegFilePlugin_regFile_port0[26]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[26])
);
defparam \decode_to_execute_RS1_RNO_1[26] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[24]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
	.B(_zz_RegFilePlugin_regFile_port0[24]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[24])
);
defparam \decode_to_execute_RS1_RNO_1[24] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_1[24]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
	.B(_zz_RegFilePlugin_regFile_port1[24]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[24])
);
defparam \decode_to_execute_RS2_RNO_1[24] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[20]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
	.B(_zz_RegFilePlugin_regFile_port0[20]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[20])
);
defparam \decode_to_execute_RS1_RNO_1[20] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_1[20]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
	.B(_zz_RegFilePlugin_regFile_port1[20]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[20])
);
defparam \decode_to_execute_RS2_RNO_1[20] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_1[18]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
	.B(_zz_RegFilePlugin_regFile_port1[18]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[18])
);
defparam \decode_to_execute_RS2_RNO_1[18] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[17]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
	.B(_zz_RegFilePlugin_regFile_port0[17]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[17])
);
defparam \decode_to_execute_RS1_RNO_1[17] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_1[17]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
	.B(_zz_RegFilePlugin_regFile_port1[17]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[17])
);
defparam \decode_to_execute_RS2_RNO_1[17] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[16]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
	.B(_zz_RegFilePlugin_regFile_port0[16]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[16])
);
defparam \decode_to_execute_RS1_RNO_1[16] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_1[16]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
	.B(_zz_RegFilePlugin_regFile_port1[16]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[16])
);
defparam \decode_to_execute_RS2_RNO_1[16] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_1[11]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
	.B(_zz_RegFilePlugin_regFile_port0[11]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[11])
);
defparam \decode_to_execute_RS1_RNO_1[11] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_1[7]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
	.B(_zz_RegFilePlugin_regFile_port1[7]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[7])
);
defparam \decode_to_execute_RS2_RNO_1[7] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS2_RNO_3[0]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
	.B(_zz_RegFilePlugin_regFile_port1[0]),
	.C(decode_RS2_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS2_m0[0])
);
defparam \decode_to_execute_RS2_RNO_3[0] .INIT="0xACAC";
  LUT4 \decode_to_execute_RS1_RNO_2[0]  (
	.A(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
	.B(_zz_RegFilePlugin_regFile_port0[0]),
	.C(decode_RS1_0_sqmuxa_3),
	.D(GND_0),
	.Z(decode_RS1_m0[0])
);
defparam \decode_to_execute_RS1_RNO_2[0] .INIT="0xACAC";
// @47:3642
  LUT4 execute_SrcPlugin_less_u (
	.A(_zz_execute_SRC1[31]),
	.B(_zz_execute_SRC2_5[31]),
	.C(decode_to_execute_SRC_LESS_UNSIGNED),
	.D(execute_SrcPlugin_addSub[31]),
	.Z(execute_SrcPlugin_less)
);
defparam execute_SrcPlugin_less_u.INIT="0xDB42";
// @48:954
  LUT4 builder_csr_bankarray_csrbank3_sel_a0_a0_3_4_cZ (
	.A(builder_slave_sel_r_r_0_a2_0_out),
	.B(builder_csr_bankarray_csrbank3_sel_a0_a0_3_2),
	.C(builder_array_muxed0[11]),
	.D(builder_array_muxed0[12]),
	.Z(builder_csr_bankarray_csrbank3_sel_a0_a0_3_4)
);
defparam builder_csr_bankarray_csrbank3_sel_a0_a0_3_4_cZ.INIT="0x0080";
  LUT4 \_zz_iBusWishbone_ADR_RNIGU001[0]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[0]),
	.C(main_basesoc_ibus_adr[0]),
	.D(GND_0),
	.Z(builder_array_muxed0[0])
);
defparam \_zz_iBusWishbone_ADR_RNIGU001[0] .INIT="0xD8D8";
  LUT4 \_zz_iBusWishbone_ADR_RNIJ1101[1]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[1]),
	.C(main_basesoc_ibus_adr[1]),
	.D(GND_0),
	.Z(builder_array_muxed0[1])
);
defparam \_zz_iBusWishbone_ADR_RNIJ1101[1] .INIT="0xD8D8";
  LUT4 \_zz_iBusWishbone_ADR_RNIM4101[2]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[2]),
	.C(main_basesoc_ibus_adr[2]),
	.D(GND_0),
	.Z(builder_array_muxed0[2])
);
defparam \_zz_iBusWishbone_ADR_RNIM4101[2] .INIT="0xD8D8";
// @48:733
  LUT4 builder_basesoc_we_1_cZ (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
	.B(un6_builder_basesoc_we_1),
	.C(builder_grant_rep2),
	.D(main_basesoc_dbus_we),
	.Z(builder_basesoc_we_1)
);
defparam builder_basesoc_we_1_cZ.INIT="0xB000";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_2[0]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz),
	.B(main_basesoc_timer_value_status[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_timer_value_status_m_a0_0[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0_RNO_2[0] .INIT="0x8888";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[28]  (
	.A(N_1149),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SrcPlugin_addSub_3[28])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[28] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[31]  (
	.A(N_1152),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9[5]),
	.Z(_zz_execute_SrcPlugin_addSub_3[31])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[31] .INIT="0x1ED2";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[0]  (
	.A(N_185),
	.B(decode_to_execute_INSTRUCTION[15]),
	.C(decode_to_execute_SRC1_CTRL_fast[0]),
	.D(decode_to_execute_SRC1_CTRL_fast[1]),
	.Z(_zz_execute_SRC1[0])
);
defparam \_zz_execute_SRC1_0_iv[0] .INIT="0xC00A";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[18]  (
	.A(N_1139),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast[5]),
	.Z(_zz_execute_SrcPlugin_addSub_3[18])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[18] .INIT="0x1ED2";
// @47:1387
  LUT4 \_zz_execute_SrcPlugin_addSub_3_cZ[14]  (
	.A(N_1135),
	.B(N_4148),
	.C(decode_to_execute_SRC_USE_SUB_LESS),
	.D(dsp_join_kb_9_fast[5]),
	.Z(_zz_execute_SrcPlugin_addSub_3[14])
);
defparam \_zz_execute_SrcPlugin_addSub_3_cZ[14] .INIT="0x1ED2";
// @47:3136
  LUT4 _zz_64_cZ (
	.A(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
	.B(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
	.C(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
	.D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
	.Z(_zz_64)
);
defparam _zz_64_cZ.INIT="0xCC02";
// @47:3788
  LUT4 when_HazardSimplePlugin_l51_2_NE_cZ (
	.A(when_HazardSimplePlugin_l51_2_NE_0),
	.B(when_HazardSimplePlugin_l51_2_NE_1),
	.C(dsp_join_kb_6_2[0]),
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[0]),
	.Z(when_HazardSimplePlugin_l51_2_NE)
);
defparam when_HazardSimplePlugin_l51_2_NE_cZ.INIT="0xEFFE";
// @47:3783
  LUT4 when_HazardSimplePlugin_l51_1_NE_cZ (
	.A(execute_to_memory_INSTRUCTION[9]),
	.B(when_HazardSimplePlugin_l51_1_NE_0),
	.C(when_HazardSimplePlugin_l51_1_NE_1),
	.D(dsp_join_kb_6_2[0]),
	.Z(when_HazardSimplePlugin_l51_1_NE)
);
defparam when_HazardSimplePlugin_l51_1_NE_cZ.INIT="0xFDFE";
// @47:3782
  LUT4 when_HazardSimplePlugin_l48_1_NE_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.B(execute_to_memory_INSTRUCTION[11]),
	.C(when_HazardSimplePlugin_l48_1_NE_0),
	.D(when_HazardSimplePlugin_l48_1_NE_1),
	.Z(when_HazardSimplePlugin_l48_1_NE)
);
defparam when_HazardSimplePlugin_l48_1_NE_cZ.INIT="0xFFF6";
// @47:3787
  LUT4 when_HazardSimplePlugin_l48_2_NE_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11]),
	.B(when_HazardSimplePlugin_l48_2_NE_0),
	.C(when_HazardSimplePlugin_l48_2_NE_1),
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[2]),
	.Z(when_HazardSimplePlugin_l48_2_NE)
);
defparam when_HazardSimplePlugin_l48_2_NE_cZ.INIT="0xFDFE";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[0]  (
	.A(CsrPlugin_csrMapping_readDataInit_0[0]),
	.B(CsrPlugin_csrMapping_readDataInit_1[0]),
	.C(_zz_CsrPlugin_csrMapping_readDataInit_1[0]),
	.D(execute_CsrPlugin_csr_4032),
	.Z(CsrPlugin_csrMapping_readDataInit[0])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[0] .INIT="0xFEEE";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_29_cZ (
	.A(N_724),
	.B(decode_to_execute_INSTRUCTION_13_rep1),
	.C(un6_memory_DivPlugin_div_needRevert_17),
	.D(un6_memory_DivPlugin_div_needRevert_24),
	.Z(un6_memory_DivPlugin_div_needRevert_29)
);
defparam un6_memory_DivPlugin_div_needRevert_29_cZ.INIT="0x1000";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_30_cZ (
	.A(un6_memory_DivPlugin_div_needRevert_18),
	.B(un6_memory_DivPlugin_div_needRevert_19),
	.C(un6_memory_DivPlugin_div_needRevert_20),
	.D(un6_memory_DivPlugin_div_needRevert_21),
	.Z(un6_memory_DivPlugin_div_needRevert_30)
);
defparam un6_memory_DivPlugin_div_needRevert_30_cZ.INIT="0x8000";
// @48:954
  LUT4 builder_csr_bankarray_csrbank3_sel_a0_a0_3_2_cZ (
	.A(builder_array_muxed0[9]),
	.B(builder_array_muxed0[10]),
	.C(builder_array_muxed0[13]),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank3_sel_a0_a0_3_2)
);
defparam builder_csr_bankarray_csrbank3_sel_a0_a0_3_2_cZ.INIT="0x0101";
// @48:1609
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIE6FG[1]  (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
	.B(builder_grant),
	.C(main_basesoc_dbus_we),
	.D(GND_0),
	.Z(builder_array_muxed2_i[1])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIE6FG[1] .INIT="0x4040";
// @48:1609
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIG8FG[3]  (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
	.B(builder_grant),
	.C(main_basesoc_dbus_we),
	.D(GND_0),
	.Z(builder_array_muxed2_i[3])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIG8FG[3] .INIT="0x4040";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[31]  (
	.A(decode_to_execute_SRC1_CTRL[0]),
	.B(decode_to_execute_SRC1_CTRL[1]),
	.C(dsp_join_kb_9_5_rep2),
	.D(dsp_join_kb_12[9]),
	.Z(_zz_execute_SRC1[31])
);
defparam \_zz_execute_SRC1_0_iv[31] .INIT="0x3120";
// @47:4288
  LUT4 \execute_MulPlugin_aHigh[16]  (
	.A(decode_to_execute_INSTRUCTION[12]),
	.B(decode_to_execute_INSTRUCTION[13]),
	.C(dsp_join_kb_12[9]),
	.D(GND_0),
	.Z(dsp_join_kb_13[16])
);
defparam \execute_MulPlugin_aHigh[16] .INIT="0x6060";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[14]  (
	.A(decode_to_execute_INSTRUCTION[14]),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_12[5]),
	.Z(_zz_execute_SRC1[14])
);
defparam \_zz_execute_SRC1_0_iv[14] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[18]  (
	.A(decode_to_execute_INSTRUCTION[18]),
	.B(decode_to_execute_SRC1_CTRL_0_rep2),
	.C(decode_to_execute_SRC1_CTRL_1_rep2),
	.D(dsp_join_kb_12[6]),
	.Z(_zz_execute_SRC1[18])
);
defparam \_zz_execute_SRC1_0_iv[18] .INIT="0x0B08";
// @47:3554
  LUT4 \_zz_execute_SRC1_0_iv[28]  (
	.A(decode_to_execute_INSTRUCTION[28]),
	.B(decode_to_execute_SRC1_CTRL[0]),
	.C(decode_to_execute_SRC1_CTRL[1]),
	.D(dsp_join_kb_11[17]),
	.Z(_zz_execute_SRC1[28])
);
defparam \_zz_execute_SRC1_0_iv[28] .INIT="0x0B08";
  LUT4 decode_to_execute_INSTRUCTION_0_1_mod_1_rep1_RNIG4281 (
	.A(N_1135),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep1),
	.Z(_zz_execute_SRC2_5[14])
);
defparam decode_to_execute_INSTRUCTION_0_1_mod_1_rep1_RNIG4281.INIT="0xBE82";
  LUT4 decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_RNIM9281 (
	.A(N_1139),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[18])
);
defparam decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_RNIM9281.INIT="0xBE82";
  LUT4 decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_RNIBTGT (
	.A(N_1149),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9_5_rep2),
	.Z(_zz_execute_SRC2_5[28])
);
defparam decode_to_execute_INSTRUCTION_0_1_mod_1_rep2_RNIBTGT.INIT="0xBE82";
  LUT4 \decode_to_execute_INSTRUCTION_0_1_mod_RNIMPM01[1]  (
	.A(N_1152),
	.B(decode_to_execute_SRC2_CTRL[0]),
	.C(decode_to_execute_SRC2_CTRL[1]),
	.D(dsp_join_kb_9[5]),
	.Z(_zz_execute_SRC2_5[31])
);
defparam \decode_to_execute_INSTRUCTION_0_1_mod_RNIMPM01[1] .INIT="0xBE82";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[28]  (
	.A(N_1059),
	.B(decode_to_execute_INSTRUCTION[13]),
	.C(dsp_join_kb_14[12]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[28])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[28] .INIT="0xE2E2";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[30]  (
	.A(N_1061),
	.B(decode_to_execute_INSTRUCTION[13]),
	.C(dsp_join_kb_14[14]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[30])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[30] .INIT="0xE2E2";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[31]  (
	.A(N_1062),
	.B(decode_to_execute_INSTRUCTION[13]),
	.C(dsp_join_kb_14[15]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[31])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[31] .INIT="0xE2E2";
// @48:527
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIF7FG[2]  (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
	.B(builder_grant),
	.C(main_basesoc_dbus_we),
	.D(GND_0),
	.Z(builder_array_muxed2_i[2])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNIF7FG[2] .INIT="0x4040";
// @48:527
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNID5FG[0]  (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
	.B(builder_grant),
	.C(main_basesoc_dbus_we),
	.D(GND_0),
	.Z(builder_array_muxed2_i[0])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_mask_RNID5FG[0] .INIT="0x4040";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[14]  (
	.A(CsrPlugin_csrMapping_readDataInit_0[14]),
	.B(CsrPlugin_mepc[14]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[14])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[14] .INIT="0xEAEA";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[31]  (
	.A(CsrPlugin_csrMapping_readDataInit_0[31]),
	.B(CsrPlugin_mepc[31]),
	.C(_zz_CsrPlugin_csrMapping_readDataInit_9[31]),
	.D(execute_CsrPlugin_csr_833),
	.Z(CsrPlugin_csrMapping_readDataInit[31])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[31] .INIT="0xFEFA";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[28]  (
	.A(CsrPlugin_csrMapping_readDataInit_0[28]),
	.B(CsrPlugin_mepc[28]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[28])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[28] .INIT="0xEAEA";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_cZ[18]  (
	.A(CsrPlugin_csrMapping_readDataInit_0[18]),
	.B(CsrPlugin_mepc[18]),
	.C(execute_CsrPlugin_csr_833),
	.D(GND_0),
	.Z(CsrPlugin_csrMapping_readDataInit[18])
);
defparam \CsrPlugin_csrMapping_readDataInit_cZ[18] .INIT="0xEAEA";
// @48:527
  LUT4 un6_builder_basesoc_we_1_cZ (
	.A(builder_array_muxed2_0[2]),
	.B(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
	.C(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
	.D(builder_grant_rep2),
	.Z(un6_builder_basesoc_we_1)
);
defparam un6_builder_basesoc_we_1_cZ.INIT="0x0100";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[14]  (
	.A(N_723),
	.B(N_731),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[14])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[14] .INIT="0xCCCA";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[12]  (
	.A(N_721),
	.B(N_729),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[12])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[12] .INIT="0xCCCA";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[15]  (
	.A(N_724),
	.B(N_732),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(decode_to_execute_INSTRUCTION[13]),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[15])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[15] .INIT="0xCCCA";
// @47:4289
  LUT4 \execute_MulPlugin_bHigh[16]  (
	.A(decode_to_execute_INSTRUCTION[12]),
	.B(decode_to_execute_INSTRUCTION[13]),
	.C(dsp_join_kb_14[15]),
	.D(GND_0),
	.Z(dsp_join_kb_14[16])
);
defparam \execute_MulPlugin_bHigh[16] .INIT="0x2020";
// @47:2443
  LUT4 memory_MUL_LOW_axb_0 (
	.A(execute_MUL_HL_0[0]),
	.B(execute_MUL_LH_0[0]),
	.C(memory_MUL_LOW_0_scalar),
	.D(GND_0),
	.Z(N_743)
);
defparam memory_MUL_LOW_axb_0.INIT="0x9696";
// @47:4586
  LUT4 _zz_7sr (
	.A(main_basesoc_reset_re),
	.B(main_basesoc_reset_storage[0]),
	.C(main_basesoc_reset_storage[1]),
	.D(GND_0),
	.Z(_zz_7s)
);
defparam _zz_7sr.INIT="0xF8F8";
// @47:4323
  LUT4 when_MulDivIterativePlugin_l151_3_cZ (
	.A(un2_memory_DivPlugin_div_counter_valueNext_0[0]),
	.B(un2_memory_DivPlugin_div_counter_valueNext_0[3]),
	.C(un2_memory_DivPlugin_div_counter_valueNext_0[4]),
	.D(un2_memory_DivPlugin_div_counter_valueNext_0[5]),
	.Z(when_MulDivIterativePlugin_l151_3)
);
defparam when_MulDivIterativePlugin_l151_3_cZ.INIT="0x0100";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0_cZ[28]  (
	.A(CsrPlugin_mtval[28]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[28]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0[28])
);
defparam \CsrPlugin_csrMapping_readDataInit_0_cZ[28] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0_cZ[14]  (
	.A(CsrPlugin_mtval[14]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[14]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0[14])
);
defparam \CsrPlugin_csrMapping_readDataInit_0_cZ[14] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0_cZ[18]  (
	.A(CsrPlugin_mtval[18]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[18]),
	.C(execute_CsrPlugin_csr_835),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_0[18])
);
defparam \CsrPlugin_csrMapping_readDataInit_0_cZ[18] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0_cZ[31]  (
	.A(CsrPlugin_mcause_interrupt),
	.B(CsrPlugin_mtval[31]),
	.C(execute_CsrPlugin_csr_834),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_0[31])
);
defparam \CsrPlugin_csrMapping_readDataInit_0_cZ[31] .INIT="0xECA0";
// @47:3787
  LUT4 when_HazardSimplePlugin_l48_2_NE_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.C(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.D(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.Z(when_HazardSimplePlugin_l48_2_NE_0)
);
defparam when_HazardSimplePlugin_l48_2_NE_0_cZ.INIT="0x7DBE";
// @47:3787
  LUT4 when_HazardSimplePlugin_l48_2_NE_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.C(decode_to_execute_INSTRUCTION_0_mod_1_Q[0]),
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[1]),
	.Z(when_HazardSimplePlugin_l48_2_NE_1)
);
defparam when_HazardSimplePlugin_l48_2_NE_1_cZ.INIT="0x7BDE";
// @47:3788
  LUT4 when_HazardSimplePlugin_l51_2_NE_0_cZ (
	.A(dsp_join_kb_6_2[1]),
	.B(dsp_join_kb_6_2[2]),
	.C(decode_to_execute_INSTRUCTION_0_mod_1_Q[1]),
	.D(decode_to_execute_INSTRUCTION_0_mod_1_Q[2]),
	.Z(when_HazardSimplePlugin_l51_2_NE_0)
);
defparam when_HazardSimplePlugin_l51_2_NE_0_cZ.INIT="0x7BDE";
// @47:3788
  LUT4 when_HazardSimplePlugin_l51_2_NE_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(decode_to_execute_INSTRUCTION_0_mod_Q[0]),
	.C(decode_to_execute_INSTRUCTION_0_mod_Q[1]),
	.D(dsp_join_kb_4[0]),
	.Z(when_HazardSimplePlugin_l51_2_NE_1)
);
defparam when_HazardSimplePlugin_l51_2_NE_1_cZ.INIT="0x7BDE";
// @47:3782
  LUT4 when_HazardSimplePlugin_l48_1_NE_0_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[7]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[8]),
	.C(execute_to_memory_INSTRUCTION[7]),
	.D(execute_to_memory_INSTRUCTION[8]),
	.Z(when_HazardSimplePlugin_l48_1_NE_0)
);
defparam when_HazardSimplePlugin_l48_1_NE_0_cZ.INIT="0x7BDE";
// @47:3782
  LUT4 when_HazardSimplePlugin_l48_1_NE_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[9]),
	.B(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[10]),
	.C(execute_to_memory_INSTRUCTION[9]),
	.D(execute_to_memory_INSTRUCTION[10]),
	.Z(when_HazardSimplePlugin_l48_1_NE_1)
);
defparam when_HazardSimplePlugin_l48_1_NE_1_cZ.INIT="0x7BDE";
// @47:3783
  LUT4 when_HazardSimplePlugin_l51_1_NE_0_cZ (
	.A(execute_to_memory_INSTRUCTION[10]),
	.B(execute_to_memory_INSTRUCTION[11]),
	.C(dsp_join_kb_6_2[1]),
	.D(dsp_join_kb_6_2[2]),
	.Z(when_HazardSimplePlugin_l51_1_NE_0)
);
defparam when_HazardSimplePlugin_l51_1_NE_0_cZ.INIT="0x7BDE";
// @47:3783
  LUT4 when_HazardSimplePlugin_l51_1_NE_1_cZ (
	.A(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[3]),
	.B(execute_to_memory_INSTRUCTION[7]),
	.C(execute_to_memory_INSTRUCTION[8]),
	.D(dsp_join_kb_4[0]),
	.Z(when_HazardSimplePlugin_l51_1_NE_1)
);
defparam when_HazardSimplePlugin_l51_1_NE_1_cZ.INIT="0x6FF6";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_0_cZ[0]  (
	.A(CsrPlugin_mcause_exceptionCode[0]),
	.B(CsrPlugin_mtval[0]),
	.C(execute_CsrPlugin_csr_834),
	.D(execute_CsrPlugin_csr_835),
	.Z(CsrPlugin_csrMapping_readDataInit_0[0])
);
defparam \CsrPlugin_csrMapping_readDataInit_0_cZ[0] .INIT="0xECA0";
// @47:4541
  LUT4 \CsrPlugin_csrMapping_readDataInit_1_cZ[0]  (
	.A(CsrPlugin_mepc[0]),
	.B(_zz_CsrPlugin_csrMapping_readDataInit[0]),
	.C(execute_CsrPlugin_csr_833),
	.D(execute_CsrPlugin_csr_3008),
	.Z(CsrPlugin_csrMapping_readDataInit_1[0])
);
defparam \CsrPlugin_csrMapping_readDataInit_1_cZ[0] .INIT="0xECA0";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_17_cZ (
	.A(decode_to_execute_IS_RS1_SIGNED),
	.B(dsp_join_kb_14[0]),
	.C(dsp_join_kb_14[1]),
	.D(dsp_join_kb_14[14]),
	.Z(un6_memory_DivPlugin_div_needRevert_17)
);
defparam un6_memory_DivPlugin_div_needRevert_17_cZ.INIT="0x0002";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_18_cZ (
	.A(dsp_join_kb_14[2]),
	.B(dsp_join_kb_14[3]),
	.C(dsp_join_kb_14[4]),
	.D(dsp_join_kb_14[5]),
	.Z(un6_memory_DivPlugin_div_needRevert_18)
);
defparam un6_memory_DivPlugin_div_needRevert_18_cZ.INIT="0x0001";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_19_cZ (
	.A(dsp_join_kb_14[6]),
	.B(dsp_join_kb_14[7]),
	.C(dsp_join_kb_14[8]),
	.D(dsp_join_kb_14[9]),
	.Z(un6_memory_DivPlugin_div_needRevert_19)
);
defparam un6_memory_DivPlugin_div_needRevert_19_cZ.INIT="0x0001";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_20_cZ (
	.A(dsp_join_kb_14[10]),
	.B(dsp_join_kb_14[11]),
	.C(dsp_join_kb_14[12]),
	.D(dsp_join_kb_14[13]),
	.Z(un6_memory_DivPlugin_div_needRevert_20)
);
defparam un6_memory_DivPlugin_div_needRevert_20_cZ.INIT="0x0001";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_21_cZ (
	.A(N_729),
	.B(N_731),
	.C(N_732),
	.D(execute_RS2[13]),
	.Z(un6_memory_DivPlugin_div_needRevert_21)
);
defparam un6_memory_DivPlugin_div_needRevert_21_cZ.INIT="0x0001";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_22_cZ (
	.A(N_727),
	.B(N_728),
	.C(execute_RS2[8]),
	.D(execute_RS2[9]),
	.Z(un6_memory_DivPlugin_div_needRevert_22)
);
defparam un6_memory_DivPlugin_div_needRevert_22_cZ.INIT="0x0001";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_23_cZ (
	.A(N_717),
	.B(N_718),
	.C(dsp_join_kb_14[15]),
	.D(execute_RS2[3]),
	.Z(un6_memory_DivPlugin_div_needRevert_23)
);
defparam un6_memory_DivPlugin_div_needRevert_23_cZ.INIT="0x0001";
// @47:4952
  LUT4 un6_memory_DivPlugin_div_needRevert_24_cZ (
	.A(N_719),
	.B(N_721),
	.C(N_722),
	.D(N_723),
	.Z(un6_memory_DivPlugin_div_needRevert_24)
);
defparam un6_memory_DivPlugin_div_needRevert_24_cZ.INIT="0x0001";
  LUT4 \CsrPlugin_mcause_exceptionCode_RNO[2]  (
	.A(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
	.B(CsrPlugin_hadException),
	.C(CsrPlugin_interrupt_code[2]),
	.D(GND_0),
	.Z(CsrPlugin_mcause_exceptionCode_4[2])
);
defparam \CsrPlugin_mcause_exceptionCode_RNO[2] .INIT="0xB8B8";
  LUT4 \CsrPlugin_mcause_exceptionCode_RNO[3]  (
	.A(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
	.B(CsrPlugin_hadException),
	.C(CsrPlugin_interrupt_code[3]),
	.D(GND_0),
	.Z(CsrPlugin_mcause_exceptionCode_4[3])
);
defparam \CsrPlugin_mcause_exceptionCode_RNO[3] .INIT="0xB8B8";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[28]  (
	.A(N_721),
	.B(N_729),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(GND_0),
	.Z(N_1059)
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[28] .INIT="0xCACA";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[30]  (
	.A(N_723),
	.B(N_731),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(GND_0),
	.Z(N_1061)
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[30] .INIT="0xCACA";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[31]  (
	.A(N_724),
	.B(N_732),
	.C(decode_to_execute_INSTRUCTION[12]),
	.D(GND_0),
	.Z(N_1062)
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO_0[31] .INIT="0xCACA";
  LUT4 \decode_to_execute_PC_0_0_mod_RNI373N[9]  (
	.A(decode_to_execute_PC_0_0_mod[9]),
	.B(decode_to_execute_SRC2_CTRL[1]),
	.C(dsp_join_kb_14[15]),
	.D(GND_0),
	.Z(N_1152)
);
defparam \decode_to_execute_PC_0_0_mod_RNI373N[9] .INIT="0xB8B8";
  LUT4 \decode_to_execute_PC_mod_RNIPEJP[17]  (
	.A(decode_to_execute_PC_mod[17]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[12]),
	.D(GND_0),
	.Z(N_1149)
);
defparam \decode_to_execute_PC_mod_RNIPEJP[17] .INIT="0xB8B8";
  LUT4 \decode_to_execute_PC_0_0_mod_RNI4R441[6]  (
	.A(decode_to_execute_PC_0_0_mod[6]),
	.B(decode_to_execute_SRC2_CTRL_1_rep2),
	.C(dsp_join_kb_14[2]),
	.D(GND_0),
	.Z(N_1139)
);
defparam \decode_to_execute_PC_0_0_mod_RNI4R441[6] .INIT="0xB8B8";
  LUT4 \decode_to_execute_PC_0_0_mod_RNIVL441[5]  (
	.A(N_731),
	.B(decode_to_execute_PC_0_0_mod[5]),
	.C(decode_to_execute_SRC2_CTRL_1_rep2),
	.D(GND_0),
	.Z(N_1135)
);
defparam \decode_to_execute_PC_0_0_mod_RNIVL441[5] .INIT="0xCACA";
  LUT4 \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[23]  (
	.A(N_724),
	.B(decode_to_execute_INSTRUCTION[13]),
	.C(dsp_join_kb_14[7]),
	.D(GND_0),
	.Z(_zz_execute_MEMORY_STORE_DATA_RF[23])
);
defparam \execute_to_memory_MEMORY_STORE_DATA_RF_RNO[23] .INIT="0xE2E2";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNI7O9O[12]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[10]),
	.C(main_basesoc_ibus_adr[10]),
	.D(GND_0),
	.Z(builder_array_muxed0[10])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNI7O9O[12] .INIT="0xD8D8";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNIDU9O[15]  (
	.A(builder_grant_rep2),
	.B(main_basesoc_dbus_adr[13]),
	.C(main_basesoc_ibus_adr[13]),
	.D(GND_0),
	.Z(builder_array_muxed0[13])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNIDU9O[15] .INIT="0xD8D8";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[1]  (
	.A(dataCache_1_io_mem_cmd_payload_data[1]),
	.B(dataCache_1_io_mem_cmd_rData_data[1]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[1])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[1] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[2]  (
	.A(dataCache_1_io_mem_cmd_payload_data[2]),
	.B(dataCache_1_io_mem_cmd_rData_data[2]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[2])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[2] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[3]  (
	.A(dataCache_1_io_mem_cmd_payload_data[3]),
	.B(dataCache_1_io_mem_cmd_rData_data[3]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[3])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[3] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[5]  (
	.A(dataCache_1_io_mem_cmd_payload_data[5]),
	.B(dataCache_1_io_mem_cmd_rData_data[5]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[5])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[5] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[8]  (
	.A(dataCache_1_io_mem_cmd_payload_data[8]),
	.B(dataCache_1_io_mem_cmd_rData_data[8]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[8])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[8] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[9]  (
	.A(dataCache_1_io_mem_cmd_payload_data[9]),
	.B(dataCache_1_io_mem_cmd_rData_data[9]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[9])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[9] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[10]  (
	.A(dataCache_1_io_mem_cmd_payload_data[10]),
	.B(dataCache_1_io_mem_cmd_rData_data[10]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[10])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[10] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[13]  (
	.A(dataCache_1_io_mem_cmd_payload_data[13]),
	.B(dataCache_1_io_mem_cmd_rData_data[13]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[13])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[13] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[14]  (
	.A(dataCache_1_io_mem_cmd_payload_data[14]),
	.B(dataCache_1_io_mem_cmd_rData_data[14]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[14])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[14] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[16]  (
	.A(dataCache_1_io_mem_cmd_payload_data[16]),
	.B(dataCache_1_io_mem_cmd_rData_data[16]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[16])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[16] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[17]  (
	.A(dataCache_1_io_mem_cmd_payload_data[17]),
	.B(dataCache_1_io_mem_cmd_rData_data[17]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[17])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[17] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[18]  (
	.A(dataCache_1_io_mem_cmd_payload_data[18]),
	.B(dataCache_1_io_mem_cmd_rData_data[18]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[18])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[18] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[20]  (
	.A(dataCache_1_io_mem_cmd_payload_data[20]),
	.B(dataCache_1_io_mem_cmd_rData_data[20]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[20])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[20] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[23]  (
	.A(dataCache_1_io_mem_cmd_payload_data[23]),
	.B(dataCache_1_io_mem_cmd_rData_data[23]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_data[23])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_data_RNO[23] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[12]  (
	.A(dataCache_1_io_mem_cmd_payload_address[12]),
	.B(dataCache_1_io_mem_cmd_rData_address[12]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[12])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[12] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[13]  (
	.A(dataCache_1_io_mem_cmd_payload_address[13]),
	.B(dataCache_1_io_mem_cmd_rData_address[13]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[13])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[13] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[14]  (
	.A(dataCache_1_io_mem_cmd_payload_address[14]),
	.B(dataCache_1_io_mem_cmd_rData_address[14]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[14])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[14] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[15]  (
	.A(dataCache_1_io_mem_cmd_payload_address[15]),
	.B(dataCache_1_io_mem_cmd_rData_address[15]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[15])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[15] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[16]  (
	.A(dataCache_1_io_mem_cmd_payload_address[16]),
	.B(dataCache_1_io_mem_cmd_rData_address[16]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[16])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[16] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[17]  (
	.A(dataCache_1_io_mem_cmd_payload_address[17]),
	.B(dataCache_1_io_mem_cmd_rData_address[17]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[17])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[17] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[18]  (
	.A(dataCache_1_io_mem_cmd_payload_address[18]),
	.B(dataCache_1_io_mem_cmd_rData_address[18]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[18])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[18] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[19]  (
	.A(dataCache_1_io_mem_cmd_payload_address[19]),
	.B(dataCache_1_io_mem_cmd_rData_address[19]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[19])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[19] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[20]  (
	.A(dataCache_1_io_mem_cmd_payload_address[20]),
	.B(dataCache_1_io_mem_cmd_rData_address[20]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[20])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[20] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[21]  (
	.A(dataCache_1_io_mem_cmd_payload_address[21]),
	.B(dataCache_1_io_mem_cmd_rData_address[21]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[21])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[21] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[22]  (
	.A(dataCache_1_io_mem_cmd_payload_address[22]),
	.B(dataCache_1_io_mem_cmd_rData_address[22]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[22])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[22] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[23]  (
	.A(dataCache_1_io_mem_cmd_payload_address[23]),
	.B(dataCache_1_io_mem_cmd_rData_address[23]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[23])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[23] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[24]  (
	.A(dataCache_1_io_mem_cmd_payload_address[24]),
	.B(dataCache_1_io_mem_cmd_rData_address[24]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[24])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[24] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[25]  (
	.A(dataCache_1_io_mem_cmd_payload_address[25]),
	.B(dataCache_1_io_mem_cmd_rData_address[25]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[25])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[25] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[26]  (
	.A(dataCache_1_io_mem_cmd_payload_address[26]),
	.B(dataCache_1_io_mem_cmd_rData_address[26]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[26])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[26] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[27]  (
	.A(dataCache_1_io_mem_cmd_payload_address[27]),
	.B(dataCache_1_io_mem_cmd_rData_address[27]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[27])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[27] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[28]  (
	.A(dataCache_1_io_mem_cmd_payload_address[28]),
	.B(dataCache_1_io_mem_cmd_rData_address[28]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[28])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[28] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[29]  (
	.A(dataCache_1_io_mem_cmd_payload_address[29]),
	.B(dataCache_1_io_mem_cmd_rData_address[29]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[29])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[29] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[30]  (
	.A(dataCache_1_io_mem_cmd_payload_address[30]),
	.B(dataCache_1_io_mem_cmd_rData_address[30]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[30])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[30] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[31]  (
	.A(dataCache_1_io_mem_cmd_payload_address[31]),
	.B(dataCache_1_io_mem_cmd_rData_address[31]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[31])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[31] .INIT="0xCACA";
  LUT4 \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[5]  (
	.A(dataCache_1_io_mem_cmd_payload_address[5]),
	.B(dataCache_1_io_mem_cmd_rData_address[5]),
	.C(dataCache_1_io_mem_cmd_rValid),
	.D(GND_0),
	.Z(dataCache_1_io_mem_cmd_s2mPipe_payload_address[5])
);
defparam \dataCache_1_io_mem_cmd_s2mPipe_rData_address_RNO[5] .INIT="0xCACA";
// @47:4919
  LUT4 \CsrPlugin_mcause_exceptionCode_4_cZ[1]  (
	.A(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
	.B(CsrPlugin_hadException),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mcause_exceptionCode_4[1])
);
defparam \CsrPlugin_mcause_exceptionCode_4_cZ[1] .INIT="0xBBBB";
// @47:4919
  LUT4 \CsrPlugin_mcause_exceptionCode_4_cZ[0]  (
	.A(CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]),
	.B(CsrPlugin_hadException),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mcause_exceptionCode_4[0])
);
defparam \CsrPlugin_mcause_exceptionCode_4_cZ[0] .INIT="0xBBBB";
// @48:1085
  LUT4 \builder_array_muxed1_cZ[26]  (
	.A(builder_grant),
	.B(main_basesoc_dbus_dat_w[26]),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed1[26])
);
defparam \builder_array_muxed1_cZ[26] .INIT="0x8888";
// @47:4343
  LUT4 \_zz_CsrPlugin_csrMapping_readDataInit_1_cZ[0]  (
	.A(_zz_CsrPlugin_csrMapping_readDataInit[0]),
	.B(externalInterruptArray_regNext[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_CsrPlugin_csrMapping_readDataInit_1[0])
);
defparam \_zz_CsrPlugin_csrMapping_readDataInit_1_cZ[0] .INIT="0x8888";
// @47:4529
  LUT4 \_zz_CsrPlugin_csrMapping_readDataInit_9_cZ[31]  (
	.A(_zz_CsrPlugin_csrMapping_readDataInit[31]),
	.B(execute_CsrPlugin_csr_3008),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_CsrPlugin_csrMapping_readDataInit_9[31])
);
defparam \_zz_CsrPlugin_csrMapping_readDataInit_9_cZ[31] .INIT="0x8888";
// @47:3513
  LUT4 \lastStageRegFileWrite_payload_address_cZ[0]  (
	.A(_zz_7),
	.B(memory_to_writeBack_INSTRUCTION[7]),
	.C(GND_0),
	.D(GND_0),
	.Z(lastStageRegFileWrite_payload_address[0])
);
defparam \lastStageRegFileWrite_payload_address_cZ[0] .INIT="0x4444";
// @47:1384
  LUT4 execute_SrcPlugin_addSub_cry_0_0_RNO_cZ (
	.A(decode_to_execute_SRC2_FORCE_ZERO),
	.B(decode_to_execute_SRC_USE_SUB_LESS),
	.C(GND_0),
	.D(GND_0),
	.Z(execute_SrcPlugin_addSub_cry_0_0_RNO)
);
defparam execute_SrcPlugin_addSub_cry_0_0_RNO_cZ.INIT="0x4444";
// @47:4569
  LUT4 _zz_dBus_cmd_ready_5_0_cZ (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
	.B(dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
	.C(GND_0),
	.D(GND_0),
	.Z(_zz_dBus_cmd_ready_5_0)
);
defparam _zz_dBus_cmd_ready_5_0_cZ.INIT="0x2222";
// @48:1096
  LUT4 \builder_array_muxed2_0_cZ[2]  (
	.A(dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
	.B(main_basesoc_dbus_we),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_array_muxed2_0[2])
);
defparam \builder_array_muxed2_0_cZ[2] .INIT="0xBBBB";
// @47:4852
  LUT4 CsrPlugin_mip_MSIPc_0_cZ (
	.A(decode_to_execute_CSR_WRITE_OPCODE),
	.B(decode_to_execute_IS_CSR),
	.C(GND_0),
	.D(GND_0),
	.Z(CsrPlugin_mip_MSIPc_0)
);
defparam CsrPlugin_mip_MSIPc_0_cZ.INIT="0x8888";
// @48:647
  LUT4 builder_basesoc_we_1_RNI2DGD1 (
	.A(iBusWishbone_STB_RNIBI961),
	.B(builder_basesoc_we_1),
	.C(un3_main_basesoc_uart_tx_fifo_syncfifo_writable),
	.D(GND_0),
	.Z(main_m1_e_0_1)
);
defparam builder_basesoc_we_1_RNI2DGD1.INIT="0x0808";
// @48:1385
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r23_cZ (
	.A(N_103),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r22_0),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r23_2),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r23)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r23_cZ.INIT="0x4040";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_cZ[0]  (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_1[0]),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_a1_2_cZ[0] .INIT="0x8080";
// @48:1334
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r9_cZ (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r9_0),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r9)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r9_cZ.INIT="0x8080";
// @48:1379
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r21_2_cZ (
	.A(N_103),
	.B(builder_basesoc_next_state_0_sqmuxa_0_a2dup),
	.C(main_bus_ack_r_0_o2_RNIONOR1),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r21_2_cZ.INIT="0x3737";
// @48:1334
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r9_0_cZ (
	.A(N_175),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r9_0)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r9_0_cZ.INIT="0x8080";
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r8_0_RNI8N966 (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z),
	.B(builder_csr_bankarray_csrbank3_sel),
	.C(main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5),
	.Z(un1_main_basesoc_uart_tx_fifo_level0_0_d0)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r8_0_RNI8N966.INIT="0xF078";
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5_cZ (
	.A(N_175),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.C(main_m1_e_0_1),
	.D(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_RNIB21E5_cZ.INIT="0x7FFF";
  LUT4 \decode_to_execute_RS2_RNO_0[0]  (
	.A(decode_to_execute_RS2_RNO_1[0]),
	.B(decode_to_execute_RS2_RNO_2[0]),
	.C(decode_RS2_0_sqmuxa_1),
	.D(GND_0),
	.Z(decode_RS2_rn_0[0])
);
defparam \decode_to_execute_RS2_RNO_0[0] .INIT="0xCACA";
  LUT4 \decode_to_execute_RS2_RNO[0]  (
	.A(_zz_decode_RS2[0]),
	.B(decode_RS2_0_sqmuxa_2),
	.C(decode_RS2_rn_0[0]),
	.D(GND_0),
	.Z(decode_RS2[0])
);
defparam \decode_to_execute_RS2_RNO[0] .INIT="0xB8B8";
// @48:653
  LUT4 builder_csr_bankarray_csrbank0_sel_2_1_cZ (
	.A(builder_slave_sel_2_0_a2_0_8[0]),
	.B(builder_array_muxed0[11]),
	.C(builder_array_muxed0[12]),
	.D(GND_0),
	.Z(builder_csr_bankarray_csrbank0_sel_2_1)
);
defparam builder_csr_bankarray_csrbank0_sel_2_1_cZ.INIT="0x5757";
// @48:653
  LUT4 builder_csr_bankarray_csrbank0_sel_2_cZ (
	.A(iBusWishbone_STB_RNIBI961),
	.B(builder_slave_sel_r_r_0_a2_0_out),
	.C(main_wren0_0_a2_1_0),
	.D(builder_csr_bankarray_csrbank0_sel_2_1),
	.Z(builder_csr_bankarray_csrbank0_sel_2)
);
defparam builder_csr_bankarray_csrbank0_sel_2_cZ.INIT="0xFF7F";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_0[0]),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_0[0]),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_3[0]),
	.D(main_basesoc_timer_load_storage_m[0]),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv[0] .INIT="0xFFFE";
// @48:1376
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r20_x_cZ (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r20_1),
	.C(GND_0),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r20_x)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r20_x_cZ.INIT="0x8888";
// @48:1365
  LUT4 \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2[0]  (
	.A(builder_csr_bankarray_interface2_bank_bus_dat_r20_x),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r20_0),
	.C(builder_csr_bankarray_csrbank2_sel),
	.D(main_basesoc_timer_update_value_storage),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2_0[0])
);
defparam \builder_csr_bankarray_interface2_bank_bus_dat_r_11_iv_2[0] .INIT="0x8000";
// @48:1337
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r10_sx_cZ (
	.A(N_167),
	.B(main_bus_ack_r_0_o2_RNILKOR1),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r10_sx)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r10_sx_cZ.INIT="0x80A0";
// @48:1337
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r10_cZ (
	.A(builder_csr_bankarray_interface0_bank_bus_dat_r10_0),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r10_sx),
	.C(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r10)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r10_cZ.INIT="0x2020";
// @48:741
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO_cZ (
	.A(N_1212),
	.B(builder_array_muxed0[8]),
	.C(builder_basesoc_state),
	.D(GND_0),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO_cZ.INIT="0x0808";
// @48:1334
  LUT4 builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_cZ (
	.A(N_167),
	.B(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_RNO),
	.C(builder_slave_sel_r_r_0_a2_0_out),
	.D(builder_array_muxed0[1]),
	.Z(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0)
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0_cZ.INIT="0x007F";
// @47:4942
  LUT4 memory_DivPlugin_div_result_0_sqmuxa_cZ (
	.A(memory_DivPlugin_rs1_0_sqmuxa),
	.B(when_MulDivIterativePlugin_l151_3),
	.C(un2_memory_DivPlugin_div_counter_valueNext_0[2]),
	.D(un2_memory_DivPlugin_div_counter_valueNext_0[1]),
	.Z(memory_DivPlugin_div_result_0_sqmuxa)
);
defparam memory_DivPlugin_div_result_0_sqmuxa_cZ.INIT="0x0008";
// @48:1388
  LUT4 builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa_cZ (
	.A(builder_csr_bankarray_csrbank2_sel),
	.B(builder_csr_bankarray_interface2_bank_bus_dat_r21_1),
	.C(builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0),
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r21_0),
	.Z(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa)
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa_cZ.INIT="0x8000";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_69_0 (
	.A0(execute_BranchPlugin_eq_0_I_69_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[14]),
	.COUT(execute_BranchPlugin_eq_0_I_69_0_COUT),
	.S0(execute_BranchPlugin_eq_0_I_69_0_S0),
	.S1(execute_BranchPlugin_eq)
);
defparam execute_BranchPlugin_eq_0_I_69_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_69_0.INIT1="5033";
defparam execute_BranchPlugin_eq_0_I_69_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_15_0 (
	.A0(_zz_execute_SRC1_0_iv_RNIB4PQ2[27]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_BranchPlugin_eq_0_I_15_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[12]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[14]),
	.S0(execute_BranchPlugin_eq_0_I_15_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_15_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_15_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_15_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_15_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_45_0 (
	.A0(_zz_execute_SRC1_0_iv_RNILDOQ2[22]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_BranchPlugin_eq_0_I_45_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[10]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[12]),
	.S0(execute_BranchPlugin_eq_0_I_45_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_45_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_45_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_45_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_45_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_39_0 (
	.A0(_zz_execute_SRC1_0_iv_RNISU3R2[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_execute_SRC1_0_iv_RNITNA53[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[8]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[10]),
	.S0(execute_BranchPlugin_eq_0_I_39_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_39_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_39_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_39_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_39_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_21_0 (
	.A0(execute_BranchPlugin_eq_0_I_21_0_RNO),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_execute_SRC1_0_iv_RNI93S73[17]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[6]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[8]),
	.S0(execute_BranchPlugin_eq_0_I_21_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_21_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_21_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_21_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_21_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_63_0 (
	.A0(_zz_execute_SRC2_5_3_RNIFAKD2[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_execute_SRC1_0_iv_RNIEAQB3[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[4]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[6]),
	.S0(execute_BranchPlugin_eq_0_I_63_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_63_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_63_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_63_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_63_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_27_0 (
	.A0(execute_BranchPlugin_eq_0_I_32),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_BranchPlugin_eq_0_I_56),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[2]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[4]),
	.S0(execute_BranchPlugin_eq_0_I_27_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_27_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_27_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_27_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_27_0.INJECT="NO";
// @47:3795
  CCU2 execute_BranchPlugin_eq_0_I_87_0 (
	.A0(execute_BranchPlugin_eq_0_I_92),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_BranchPlugin_eq_0_I_82_RNIEITT2),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_eq_0_data_tmp[0]),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[2]),
	.S0(execute_BranchPlugin_eq_0_I_87_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_87_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_87_0.INIT0="A033";
defparam execute_BranchPlugin_eq_0_I_87_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_87_0.INJECT="NO";
  CCU2 execute_BranchPlugin_eq_0_I_1_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_BranchPlugin_eq_0_I_1_0_RNO),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(execute_BranchPlugin_eq_0_data_tmp[0]),
	.S0(execute_BranchPlugin_eq_0_I_1_0_S0),
	.S1(execute_BranchPlugin_eq_0_I_1_0_S1)
);
defparam execute_BranchPlugin_eq_0_I_1_0.INIT0="50CC";
defparam execute_BranchPlugin_eq_0_I_1_0.INIT1="A033";
defparam execute_BranchPlugin_eq_0_I_1_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_s_31_0 (
	.A0(dsp_join_kb_19[31]),
	.B0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C0(dsp_join_kb_9[5]),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_30),
	.COUT(execute_BranchPlugin_branchAdder_s_31_0_COUT),
	.S0(execute_BranchPlugin_branchAdder_1[31]),
	.S1(execute_BranchPlugin_branchAdder_s_31_0_S1)
);
defparam execute_BranchPlugin_branchAdder_s_31_0.INIT0="9AAA";
defparam execute_BranchPlugin_branchAdder_s_31_0.INIT1="5033";
defparam execute_BranchPlugin_branchAdder_s_31_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_29_0 (
	.A0(dsp_join_kb_9[5]),
	.B0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C0(dsp_join_kb_19[29]),
	.D0(VCC),
	.A1(dsp_join_kb_9[5]),
	.B1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C1(dsp_join_kb_19[30]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_28),
	.COUT(execute_BranchPlugin_branchAdder_cry_30),
	.S0(execute_BranchPlugin_branchAdder_1[29]),
	.S1(execute_BranchPlugin_branchAdder_1[30])
);
defparam execute_BranchPlugin_branchAdder_cry_29_0.INIT0="D222";
defparam execute_BranchPlugin_branchAdder_cry_29_0.INIT1="D222";
defparam execute_BranchPlugin_branchAdder_cry_29_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_27_0 (
	.A0(dsp_join_kb_9[5]),
	.B0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C0(dsp_join_kb_19[27]),
	.D0(VCC),
	.A1(dsp_join_kb_9[5]),
	.B1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C1(dsp_join_kb_19[28]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_26),
	.COUT(execute_BranchPlugin_branchAdder_cry_28),
	.S0(execute_BranchPlugin_branchAdder_1[27]),
	.S1(execute_BranchPlugin_branchAdder_1[28])
);
defparam execute_BranchPlugin_branchAdder_cry_27_0.INIT0="D222";
defparam execute_BranchPlugin_branchAdder_cry_27_0.INIT1="D222";
defparam execute_BranchPlugin_branchAdder_cry_27_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_25_0 (
	.A0(dsp_join_kb_9[5]),
	.B0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C0(dsp_join_kb_19[25]),
	.D0(VCC),
	.A1(dsp_join_kb_9[5]),
	.B1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C1(dsp_join_kb_19[26]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_24),
	.COUT(execute_BranchPlugin_branchAdder_cry_26),
	.S0(execute_BranchPlugin_branchAdder_1[25]),
	.S1(execute_BranchPlugin_branchAdder_1[26])
);
defparam execute_BranchPlugin_branchAdder_cry_25_0.INIT0="D222";
defparam execute_BranchPlugin_branchAdder_cry_25_0.INIT1="D222";
defparam execute_BranchPlugin_branchAdder_cry_25_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_23_0 (
	.A0(dsp_join_kb_9[5]),
	.B0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C0(dsp_join_kb_19[23]),
	.D0(VCC),
	.A1(dsp_join_kb_9[5]),
	.B1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C1(dsp_join_kb_19[24]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_22),
	.COUT(execute_BranchPlugin_branchAdder_cry_24),
	.S0(execute_BranchPlugin_branchAdder_1[23]),
	.S1(execute_BranchPlugin_branchAdder_1[24])
);
defparam execute_BranchPlugin_branchAdder_cry_23_0.INIT0="D222";
defparam execute_BranchPlugin_branchAdder_cry_23_0.INIT1="D222";
defparam execute_BranchPlugin_branchAdder_cry_23_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_21_0 (
	.A0(dsp_join_kb_9[5]),
	.B0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C0(dsp_join_kb_19[21]),
	.D0(VCC),
	.A1(dsp_join_kb_9[5]),
	.B1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C1(dsp_join_kb_19[22]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_20),
	.COUT(execute_BranchPlugin_branchAdder_cry_22),
	.S0(execute_BranchPlugin_branchAdder_1[21]),
	.S1(execute_BranchPlugin_branchAdder_1[22])
);
defparam execute_BranchPlugin_branchAdder_cry_21_0.INIT0="D222";
defparam execute_BranchPlugin_branchAdder_cry_21_0.INIT1="D222";
defparam execute_BranchPlugin_branchAdder_cry_21_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_19_0 (
	.A0(dsp_join_kb_19[19]),
	.B0(dsp_join_kb_20[19]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_9[5]),
	.B1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.C1(dsp_join_kb_19[20]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_18),
	.COUT(execute_BranchPlugin_branchAdder_cry_20),
	.S0(execute_BranchPlugin_branchAdder_1[19]),
	.S1(execute_BranchPlugin_branchAdder_1[20])
);
defparam execute_BranchPlugin_branchAdder_cry_19_0.INIT0="60AA";
defparam execute_BranchPlugin_branchAdder_cry_19_0.INIT1="D222";
defparam execute_BranchPlugin_branchAdder_cry_19_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_17_0 (
	.A0(dsp_join_kb_19[17]),
	.B0(dsp_join_kb_20[17]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_19[18]),
	.B1(dsp_join_kb_20[18]),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_16),
	.COUT(execute_BranchPlugin_branchAdder_cry_18),
	.S0(execute_BranchPlugin_branchAdder_1[17]),
	.S1(execute_BranchPlugin_branchAdder_1[18])
);
defparam execute_BranchPlugin_branchAdder_cry_17_0.INIT0="60AA";
defparam execute_BranchPlugin_branchAdder_cry_17_0.INIT1="60AA";
defparam execute_BranchPlugin_branchAdder_cry_17_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_15_0 (
	.A0(dsp_join_kb_19[15]),
	.B0(dsp_join_kb_20[15]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_19[16]),
	.B1(dsp_join_kb_20[16]),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_14),
	.COUT(execute_BranchPlugin_branchAdder_cry_16),
	.S0(execute_BranchPlugin_branchAdder_1[15]),
	.S1(execute_BranchPlugin_branchAdder_1[16])
);
defparam execute_BranchPlugin_branchAdder_cry_15_0.INIT0="60AA";
defparam execute_BranchPlugin_branchAdder_cry_15_0.INIT1="60AA";
defparam execute_BranchPlugin_branchAdder_cry_15_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_13_0 (
	.A0(dsp_join_kb_19[13]),
	.B0(dsp_join_kb_20[13]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_19[14]),
	.B1(dsp_join_kb_20[14]),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_12),
	.COUT(execute_BranchPlugin_branchAdder_cry_14),
	.S0(execute_BranchPlugin_branchAdder_1[13]),
	.S1(execute_BranchPlugin_branchAdder_1[14])
);
defparam execute_BranchPlugin_branchAdder_cry_13_0.INIT0="60AA";
defparam execute_BranchPlugin_branchAdder_cry_13_0.INIT1="60AA";
defparam execute_BranchPlugin_branchAdder_cry_13_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_11_0 (
	.A0(dsp_join_kb_19[11]),
	.B0(dsp_join_kb_20[11]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_19[12]),
	.B1(dsp_join_kb_20[12]),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_10),
	.COUT(execute_BranchPlugin_branchAdder_cry_12),
	.S0(execute_BranchPlugin_branchAdder_1[11]),
	.S1(execute_BranchPlugin_branchAdder_1[12])
);
defparam execute_BranchPlugin_branchAdder_cry_11_0.INIT0="60AA";
defparam execute_BranchPlugin_branchAdder_cry_11_0.INIT1="60AA";
defparam execute_BranchPlugin_branchAdder_cry_11_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_9_0 (
	.A0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.B0(decode_to_execute_INSTRUCTION[29]),
	.C0(dsp_join_kb_19[9]),
	.D0(VCC),
	.A1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.B1(decode_to_execute_INSTRUCTION[30]),
	.C1(dsp_join_kb_19[10]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_8),
	.COUT(execute_BranchPlugin_branchAdder_cry_10),
	.S0(execute_BranchPlugin_branchAdder_1[9]),
	.S1(execute_BranchPlugin_branchAdder_1[10])
);
defparam execute_BranchPlugin_branchAdder_cry_9_0.INIT0="B444";
defparam execute_BranchPlugin_branchAdder_cry_9_0.INIT1="B444";
defparam execute_BranchPlugin_branchAdder_cry_9_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_7_0 (
	.A0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.B0(decode_to_execute_INSTRUCTION[27]),
	.C0(dsp_join_kb_19[7]),
	.D0(VCC),
	.A1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.B1(decode_to_execute_INSTRUCTION[28]),
	.C1(dsp_join_kb_19[8]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_6),
	.COUT(execute_BranchPlugin_branchAdder_cry_8),
	.S0(execute_BranchPlugin_branchAdder_1[7]),
	.S1(execute_BranchPlugin_branchAdder_1[8])
);
defparam execute_BranchPlugin_branchAdder_cry_7_0.INIT0="B444";
defparam execute_BranchPlugin_branchAdder_cry_7_0.INIT1="B444";
defparam execute_BranchPlugin_branchAdder_cry_7_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_5_0 (
	.A0(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.B0(decode_to_execute_INSTRUCTION[25]),
	.C0(dsp_join_kb_19[5]),
	.D0(VCC),
	.A1(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.B1(decode_to_execute_INSTRUCTION[26]),
	.C1(dsp_join_kb_19[6]),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_4),
	.COUT(execute_BranchPlugin_branchAdder_cry_6),
	.S0(execute_BranchPlugin_branchAdder_1[5]),
	.S1(execute_BranchPlugin_branchAdder_1[6])
);
defparam execute_BranchPlugin_branchAdder_cry_5_0.INIT0="B444";
defparam execute_BranchPlugin_branchAdder_cry_5_0.INIT1="B444";
defparam execute_BranchPlugin_branchAdder_cry_5_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_3_0 (
	.A0(dsp_join_kb_19[3]),
	.B0(dsp_join_kb_20[3]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_19[4]),
	.B1(dsp_join_kb_20[4]),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_2),
	.COUT(execute_BranchPlugin_branchAdder_cry_4),
	.S0(execute_BranchPlugin_branchAdder_1[3]),
	.S1(execute_BranchPlugin_branchAdder_1[4])
);
defparam execute_BranchPlugin_branchAdder_cry_3_0.INIT0="60AA";
defparam execute_BranchPlugin_branchAdder_cry_3_0.INIT1="60AA";
defparam execute_BranchPlugin_branchAdder_cry_3_0.INJECT="NO";
// @47:3995
  CCU2 execute_BranchPlugin_branchAdder_cry_1_0 (
	.A0(execute_BranchPlugin_branchAdder),
	.B0(execute_RS1[1]),
	.C0(dsp_join_kb_20[1]),
	.D0(VCC),
	.A1(dsp_join_kb_19[2]),
	.B1(dsp_join_kb_20[2]),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_BranchPlugin_branchAdder_cry_0),
	.COUT(execute_BranchPlugin_branchAdder_cry_2),
	.S0(execute_BranchPlugin_branchAdder_1[1]),
	.S1(execute_BranchPlugin_branchAdder_1[2])
);
defparam execute_BranchPlugin_branchAdder_cry_1_0.INIT0="7888";
defparam execute_BranchPlugin_branchAdder_cry_1_0.INIT1="60AA";
defparam execute_BranchPlugin_branchAdder_cry_1_0.INJECT="NO";
  CCU2 execute_BranchPlugin_branchAdder_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_BranchPlugin_branchAdder),
	.B1(N_185),
	.C1(decode_to_execute_INSTRUCTION[20]),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(execute_BranchPlugin_branchAdder_cry_0),
	.S0(execute_BranchPlugin_branchAdder_cry_0_0_S0),
	.S1(execute_BranchPlugin_branchAdder_cry_0_0_S1)
);
defparam execute_BranchPlugin_branchAdder_cry_0_0.INIT0="5033";
defparam execute_BranchPlugin_branchAdder_cry_0_0.INIT1="2888";
defparam execute_BranchPlugin_branchAdder_cry_0_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_s_49_0 (
	.A0(execute_MUL_HL_0[48]),
	.B0(execute_MUL_LH_0[48]),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_48),
	.COUT(memory_MUL_LOW_0_s_49_0_COUT),
	.S0(memory_MUL_LOW_0[49]),
	.S1(memory_MUL_LOW_0_s_49_0_S1)
);
defparam memory_MUL_LOW_0_s_49_0.INIT0="60AA";
defparam memory_MUL_LOW_0_s_49_0.INIT1="5033";
defparam memory_MUL_LOW_0_s_49_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_47_0 (
	.A0(execute_MUL_HL_0[47]),
	.B0(execute_MUL_LH_0[47]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[48]),
	.B1(execute_MUL_LH_0[48]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_46),
	.COUT(memory_MUL_LOW_0_cry_48),
	.S0(memory_MUL_LOW_0[47]),
	.S1(memory_MUL_LOW_0[48])
);
defparam memory_MUL_LOW_0_cry_47_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_47_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_47_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_45_0 (
	.A0(execute_MUL_HL_0[45]),
	.B0(execute_MUL_LH_0[45]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[46]),
	.B1(execute_MUL_LH_0[46]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_44),
	.COUT(memory_MUL_LOW_0_cry_46),
	.S0(memory_MUL_LOW_0[45]),
	.S1(memory_MUL_LOW_0[46])
);
defparam memory_MUL_LOW_0_cry_45_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_45_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_45_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_43_0 (
	.A0(execute_MUL_HL_0[43]),
	.B0(execute_MUL_LH_0[43]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[44]),
	.B1(execute_MUL_LH_0[44]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_42),
	.COUT(memory_MUL_LOW_0_cry_44),
	.S0(memory_MUL_LOW_0[43]),
	.S1(memory_MUL_LOW_0[44])
);
defparam memory_MUL_LOW_0_cry_43_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_43_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_43_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_41_0 (
	.A0(execute_MUL_HL_0[41]),
	.B0(execute_MUL_LH_0[41]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[42]),
	.B1(execute_MUL_LH_0[42]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_40),
	.COUT(memory_MUL_LOW_0_cry_42),
	.S0(memory_MUL_LOW_0[41]),
	.S1(memory_MUL_LOW_0[42])
);
defparam memory_MUL_LOW_0_cry_41_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_41_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_41_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_39_0 (
	.A0(execute_MUL_HL_0[39]),
	.B0(execute_MUL_LH_0[39]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[40]),
	.B1(execute_MUL_LH_0[40]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_38),
	.COUT(memory_MUL_LOW_0_cry_40),
	.S0(memory_MUL_LOW_0[39]),
	.S1(memory_MUL_LOW_0[40])
);
defparam memory_MUL_LOW_0_cry_39_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_39_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_39_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_37_0 (
	.A0(execute_MUL_HL_0[37]),
	.B0(execute_MUL_LH_0[37]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[38]),
	.B1(execute_MUL_LH_0[38]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_36),
	.COUT(memory_MUL_LOW_0_cry_38),
	.S0(memory_MUL_LOW_0[37]),
	.S1(memory_MUL_LOW_0[38])
);
defparam memory_MUL_LOW_0_cry_37_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_37_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_37_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_35_0 (
	.A0(execute_MUL_HL_0[35]),
	.B0(execute_MUL_LH_0[35]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[36]),
	.B1(execute_MUL_LH_0[36]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_34),
	.COUT(memory_MUL_LOW_0_cry_36),
	.S0(memory_MUL_LOW_0[35]),
	.S1(memory_MUL_LOW_0[36])
);
defparam memory_MUL_LOW_0_cry_35_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_35_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_35_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_33_0 (
	.A0(execute_MUL_HL_0[33]),
	.B0(execute_MUL_LH_0[33]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[34]),
	.B1(execute_MUL_LH_0[34]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_32),
	.COUT(memory_MUL_LOW_0_cry_34),
	.S0(memory_MUL_LOW_0[33]),
	.S1(memory_MUL_LOW_0[34])
);
defparam memory_MUL_LOW_0_cry_33_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_33_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_33_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_31_0 (
	.A0(execute_MUL_LL_0[31]),
	.B0(execute_MUL_LH_0[31]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_HL_0[32]),
	.B1(execute_MUL_LH_0[32]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_30),
	.COUT(memory_MUL_LOW_0_cry_32),
	.S0(memory_MUL_LOW_0[31]),
	.S1(memory_MUL_LOW_0[32])
);
defparam memory_MUL_LOW_0_cry_31_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_31_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_31_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_29_0 (
	.A0(execute_MUL_LL_0[29]),
	.B0(execute_MUL_LH_0[29]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[30]),
	.B1(execute_MUL_LH_0[30]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_28),
	.COUT(memory_MUL_LOW_0_cry_30),
	.S0(memory_MUL_LOW_0[29]),
	.S1(memory_MUL_LOW_0[30])
);
defparam memory_MUL_LOW_0_cry_29_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_29_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_29_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_27_0 (
	.A0(execute_MUL_LL_0[27]),
	.B0(execute_MUL_LH_0[27]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[28]),
	.B1(execute_MUL_LH_0[28]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_26),
	.COUT(memory_MUL_LOW_0_cry_28),
	.S0(memory_MUL_LOW_0[27]),
	.S1(memory_MUL_LOW_0[28])
);
defparam memory_MUL_LOW_0_cry_27_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_27_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_27_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_25_0 (
	.A0(execute_MUL_LL_0[25]),
	.B0(execute_MUL_LH_0[25]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[26]),
	.B1(execute_MUL_LH_0[26]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_24),
	.COUT(memory_MUL_LOW_0_cry_26),
	.S0(memory_MUL_LOW_0[25]),
	.S1(memory_MUL_LOW_0[26])
);
defparam memory_MUL_LOW_0_cry_25_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_25_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_25_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_23_0 (
	.A0(execute_MUL_LL_0[23]),
	.B0(execute_MUL_LH_0[23]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[24]),
	.B1(execute_MUL_LH_0[24]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_22),
	.COUT(memory_MUL_LOW_0_cry_24),
	.S0(memory_MUL_LOW_0[23]),
	.S1(memory_MUL_LOW_0[24])
);
defparam memory_MUL_LOW_0_cry_23_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_23_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_23_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_21_0 (
	.A0(execute_MUL_LL_0[21]),
	.B0(execute_MUL_LH_0[21]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[22]),
	.B1(execute_MUL_LH_0[22]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_20),
	.COUT(memory_MUL_LOW_0_cry_22),
	.S0(memory_MUL_LOW_0[21]),
	.S1(memory_MUL_LOW_0[22])
);
defparam memory_MUL_LOW_0_cry_21_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_21_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_21_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_19_0 (
	.A0(execute_MUL_LL_0[19]),
	.B0(execute_MUL_LH_0[19]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[20]),
	.B1(execute_MUL_LH_0[20]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_18),
	.COUT(memory_MUL_LOW_0_cry_20),
	.S0(memory_MUL_LOW_0[19]),
	.S1(memory_MUL_LOW_0[20])
);
defparam memory_MUL_LOW_0_cry_19_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_19_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_19_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_17_0 (
	.A0(execute_MUL_LL_0[17]),
	.B0(execute_MUL_LH_0[17]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[18]),
	.B1(execute_MUL_LH_0[18]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_16),
	.COUT(memory_MUL_LOW_0_cry_18),
	.S0(memory_MUL_LOW_0[17]),
	.S1(memory_MUL_LOW_0[18])
);
defparam memory_MUL_LOW_0_cry_17_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_17_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_17_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_15_0 (
	.A0(execute_MUL_LL_0[15]),
	.B0(execute_MUL_LH_0[15]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[16]),
	.B1(execute_MUL_LH_0[16]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_14),
	.COUT(memory_MUL_LOW_0_cry_16),
	.S0(memory_MUL_LOW_0[15]),
	.S1(memory_MUL_LOW_0[16])
);
defparam memory_MUL_LOW_0_cry_15_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_15_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_15_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_13_0 (
	.A0(execute_MUL_LL_0[13]),
	.B0(execute_MUL_LH_0[13]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[14]),
	.B1(execute_MUL_LH_0[14]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_12),
	.COUT(memory_MUL_LOW_0_cry_14),
	.S0(memory_MUL_LOW_0[13]),
	.S1(memory_MUL_LOW_0[14])
);
defparam memory_MUL_LOW_0_cry_13_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_13_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_13_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_11_0 (
	.A0(execute_MUL_LL_0[11]),
	.B0(execute_MUL_LH_0[11]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[12]),
	.B1(execute_MUL_LH_0[12]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_10),
	.COUT(memory_MUL_LOW_0_cry_12),
	.S0(memory_MUL_LOW_0[11]),
	.S1(memory_MUL_LOW_0[12])
);
defparam memory_MUL_LOW_0_cry_11_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_11_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_11_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_9_0 (
	.A0(execute_MUL_LL_0[9]),
	.B0(execute_MUL_LH_0[9]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[10]),
	.B1(execute_MUL_LH_0[10]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_8),
	.COUT(memory_MUL_LOW_0_cry_10),
	.S0(memory_MUL_LOW_0[9]),
	.S1(memory_MUL_LOW_0[10])
);
defparam memory_MUL_LOW_0_cry_9_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_9_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_9_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_7_0 (
	.A0(execute_MUL_LL_0[7]),
	.B0(execute_MUL_LH_0[7]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[8]),
	.B1(execute_MUL_LH_0[8]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_6),
	.COUT(memory_MUL_LOW_0_cry_8),
	.S0(memory_MUL_LOW_0[7]),
	.S1(memory_MUL_LOW_0[8])
);
defparam memory_MUL_LOW_0_cry_7_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_7_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_7_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_5_0 (
	.A0(execute_MUL_LL_0[5]),
	.B0(execute_MUL_LH_0[5]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[6]),
	.B1(execute_MUL_LH_0[6]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_4),
	.COUT(memory_MUL_LOW_0_cry_6),
	.S0(memory_MUL_LOW_0[5]),
	.S1(memory_MUL_LOW_0[6])
);
defparam memory_MUL_LOW_0_cry_5_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_5_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_5_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_3_0 (
	.A0(execute_MUL_LL_0[3]),
	.B0(execute_MUL_LH_0[3]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[4]),
	.B1(execute_MUL_LH_0[4]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_2),
	.COUT(memory_MUL_LOW_0_cry_4),
	.S0(memory_MUL_LOW_0[3]),
	.S1(memory_MUL_LOW_0[4])
);
defparam memory_MUL_LOW_0_cry_3_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_3_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_3_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_0_cry_1_0 (
	.A0(execute_MUL_LL_0[1]),
	.B0(execute_MUL_LH_0[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_MUL_LL_0[2]),
	.B1(execute_MUL_LH_0[2]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_0_cry_0),
	.COUT(memory_MUL_LOW_0_cry_2),
	.S0(memory_MUL_LOW_0[1]),
	.S1(memory_MUL_LOW_0[2])
);
defparam memory_MUL_LOW_0_cry_1_0.INIT0="60AA";
defparam memory_MUL_LOW_0_cry_1_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_1_0.INJECT="NO";
  CCU2 memory_MUL_LOW_0_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0_scalar),
	.B1(execute_MUL_LH_0[0]),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(memory_MUL_LOW_0_cry_0),
	.S0(memory_MUL_LOW_0_cry_0_0_S0),
	.S1(memory_MUL_LOW_0_cry_0_0_S1)
);
defparam memory_MUL_LOW_0_cry_0_0.INIT0="5033";
defparam memory_MUL_LOW_0_cry_0_0.INIT1="60AA";
defparam memory_MUL_LOW_0_cry_0_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_49_0 (
	.A0(memory_MUL_LOW_0[49]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[49]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_48),
	.COUT(memory_MUL_LOW_cry_49_0_COUT),
	.S0(dsp_split_kb_72[17]),
	.S1(dsp_split_kb_72[18])
);
defparam memory_MUL_LOW_cry_49_0.INIT0="A033";
defparam memory_MUL_LOW_cry_49_0.INIT1="A033";
defparam memory_MUL_LOW_cry_49_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_47_0 (
	.A0(memory_MUL_LOW_0[47]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[48]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_46),
	.COUT(memory_MUL_LOW_cry_48),
	.S0(dsp_split_kb_72[15]),
	.S1(dsp_split_kb_72[16])
);
defparam memory_MUL_LOW_cry_47_0.INIT0="A033";
defparam memory_MUL_LOW_cry_47_0.INIT1="A033";
defparam memory_MUL_LOW_cry_47_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_45_0 (
	.A0(memory_MUL_LOW_0[45]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[46]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_44),
	.COUT(memory_MUL_LOW_cry_46),
	.S0(dsp_split_kb_72[13]),
	.S1(dsp_split_kb_72[14])
);
defparam memory_MUL_LOW_cry_45_0.INIT0="A033";
defparam memory_MUL_LOW_cry_45_0.INIT1="A033";
defparam memory_MUL_LOW_cry_45_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_43_0 (
	.A0(memory_MUL_LOW_0[43]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[44]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_42),
	.COUT(memory_MUL_LOW_cry_44),
	.S0(dsp_split_kb_72[11]),
	.S1(dsp_split_kb_72[12])
);
defparam memory_MUL_LOW_cry_43_0.INIT0="A033";
defparam memory_MUL_LOW_cry_43_0.INIT1="A033";
defparam memory_MUL_LOW_cry_43_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_41_0 (
	.A0(memory_MUL_LOW_0[41]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[42]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_40),
	.COUT(memory_MUL_LOW_cry_42),
	.S0(dsp_split_kb_72[9]),
	.S1(dsp_split_kb_72[10])
);
defparam memory_MUL_LOW_cry_41_0.INIT0="A033";
defparam memory_MUL_LOW_cry_41_0.INIT1="A033";
defparam memory_MUL_LOW_cry_41_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_39_0 (
	.A0(memory_MUL_LOW_0[39]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[40]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_38),
	.COUT(memory_MUL_LOW_cry_40),
	.S0(dsp_split_kb_72[7]),
	.S1(dsp_split_kb_72[8])
);
defparam memory_MUL_LOW_cry_39_0.INIT0="A033";
defparam memory_MUL_LOW_cry_39_0.INIT1="A033";
defparam memory_MUL_LOW_cry_39_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_37_0 (
	.A0(memory_MUL_LOW_0[37]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[38]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_36),
	.COUT(memory_MUL_LOW_cry_38),
	.S0(dsp_split_kb_72[5]),
	.S1(dsp_split_kb_72[6])
);
defparam memory_MUL_LOW_cry_37_0.INIT0="A033";
defparam memory_MUL_LOW_cry_37_0.INIT1="A033";
defparam memory_MUL_LOW_cry_37_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_35_0 (
	.A0(memory_MUL_LOW_0[35]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[36]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_34),
	.COUT(memory_MUL_LOW_cry_36),
	.S0(dsp_split_kb_72[3]),
	.S1(dsp_split_kb_72[4])
);
defparam memory_MUL_LOW_cry_35_0.INIT0="A033";
defparam memory_MUL_LOW_cry_35_0.INIT1="A033";
defparam memory_MUL_LOW_cry_35_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_33_0 (
	.A0(memory_MUL_LOW_0[33]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[34]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_32),
	.COUT(memory_MUL_LOW_cry_34),
	.S0(dsp_split_kb_72[1]),
	.S1(dsp_split_kb_72[2])
);
defparam memory_MUL_LOW_cry_33_0.INIT0="A033";
defparam memory_MUL_LOW_cry_33_0.INIT1="A033";
defparam memory_MUL_LOW_cry_33_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_31_0 (
	.A0(memory_MUL_LOW_0[31]),
	.B0(execute_MUL_HL_0[31]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[32]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_30),
	.COUT(memory_MUL_LOW_cry_32),
	.S0(N_774),
	.S1(dsp_split_kb_72[0])
);
defparam memory_MUL_LOW_cry_31_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_31_0.INIT1="A033";
defparam memory_MUL_LOW_cry_31_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_29_0 (
	.A0(memory_MUL_LOW_0[29]),
	.B0(execute_MUL_HL_0[29]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[30]),
	.B1(execute_MUL_HL_0[30]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_28),
	.COUT(memory_MUL_LOW_cry_30),
	.S0(memory_MUL_LOW[29]),
	.S1(N_773)
);
defparam memory_MUL_LOW_cry_29_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_29_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_29_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_27_0 (
	.A0(memory_MUL_LOW_0[27]),
	.B0(execute_MUL_HL_0[27]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[28]),
	.B1(execute_MUL_HL_0[28]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_26),
	.COUT(memory_MUL_LOW_cry_28),
	.S0(N_770),
	.S1(N_771_0)
);
defparam memory_MUL_LOW_cry_27_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_27_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_27_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_25_0 (
	.A0(memory_MUL_LOW_0[25]),
	.B0(execute_MUL_HL_0[25]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[26]),
	.B1(execute_MUL_HL_0[26]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_24),
	.COUT(memory_MUL_LOW_cry_26),
	.S0(memory_MUL_LOW[25]),
	.S1(N_769_0)
);
defparam memory_MUL_LOW_cry_25_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_25_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_25_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_23_0 (
	.A0(memory_MUL_LOW_0[23]),
	.B0(execute_MUL_HL_0[23]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[24]),
	.B1(execute_MUL_HL_0[24]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_22),
	.COUT(memory_MUL_LOW_cry_24),
	.S0(N_766_0),
	.S1(N_767)
);
defparam memory_MUL_LOW_cry_23_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_23_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_23_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_21_0 (
	.A0(memory_MUL_LOW_0[21]),
	.B0(execute_MUL_HL_0[21]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[22]),
	.B1(execute_MUL_HL_0[22]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_20),
	.COUT(memory_MUL_LOW_cry_22),
	.S0(memory_MUL_LOW[21]),
	.S1(N_765_0)
);
defparam memory_MUL_LOW_cry_21_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_21_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_21_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_19_0 (
	.A0(memory_MUL_LOW_0[19]),
	.B0(execute_MUL_HL_0[19]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[20]),
	.B1(execute_MUL_HL_0[20]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_18),
	.COUT(memory_MUL_LOW_cry_20),
	.S0(N_762_0),
	.S1(N_763_0)
);
defparam memory_MUL_LOW_cry_19_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_19_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_19_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_17_0 (
	.A0(memory_MUL_LOW_0[17]),
	.B0(execute_MUL_HL_0[17]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[18]),
	.B1(execute_MUL_HL_0[18]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_16),
	.COUT(memory_MUL_LOW_cry_18),
	.S0(memory_MUL_LOW[17]),
	.S1(N_761_0)
);
defparam memory_MUL_LOW_cry_17_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_17_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_17_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_15_0 (
	.A0(memory_MUL_LOW_0[15]),
	.B0(execute_MUL_HL_0[15]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[16]),
	.B1(execute_MUL_HL_0[16]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_14),
	.COUT(memory_MUL_LOW_cry_16),
	.S0(N_758_0),
	.S1(N_759_0)
);
defparam memory_MUL_LOW_cry_15_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_15_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_15_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_13_0 (
	.A0(memory_MUL_LOW_0[13]),
	.B0(execute_MUL_HL_0[13]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[14]),
	.B1(execute_MUL_HL_0[14]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_12),
	.COUT(memory_MUL_LOW_cry_14),
	.S0(memory_MUL_LOW[13]),
	.S1(N_757_0)
);
defparam memory_MUL_LOW_cry_13_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_13_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_13_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_11_0 (
	.A0(memory_MUL_LOW_0[11]),
	.B0(execute_MUL_HL_0[11]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[12]),
	.B1(execute_MUL_HL_0[12]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_10),
	.COUT(memory_MUL_LOW_cry_12),
	.S0(N_754_0),
	.S1(N_755_0)
);
defparam memory_MUL_LOW_cry_11_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_11_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_11_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_9_0 (
	.A0(memory_MUL_LOW_0[9]),
	.B0(execute_MUL_HL_0[9]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[10]),
	.B1(execute_MUL_HL_0[10]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_8),
	.COUT(memory_MUL_LOW_cry_10),
	.S0(memory_MUL_LOW[9]),
	.S1(N_753_0)
);
defparam memory_MUL_LOW_cry_9_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_9_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_9_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_7_0 (
	.A0(memory_MUL_LOW_0[7]),
	.B0(execute_MUL_HL_0[7]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[8]),
	.B1(execute_MUL_HL_0[8]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_6),
	.COUT(memory_MUL_LOW_cry_8),
	.S0(N_750_0),
	.S1(N_751_0)
);
defparam memory_MUL_LOW_cry_7_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_7_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_7_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_5_0 (
	.A0(memory_MUL_LOW_0[5]),
	.B0(execute_MUL_HL_0[5]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[6]),
	.B1(execute_MUL_HL_0[6]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_4),
	.COUT(memory_MUL_LOW_cry_6),
	.S0(memory_MUL_LOW[5]),
	.S1(N_749)
);
defparam memory_MUL_LOW_cry_5_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_5_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_5_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_3_0 (
	.A0(memory_MUL_LOW_0[3]),
	.B0(execute_MUL_HL_0[3]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[4]),
	.B1(execute_MUL_HL_0[4]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_2),
	.COUT(memory_MUL_LOW_cry_4),
	.S0(N_746),
	.S1(N_747)
);
defparam memory_MUL_LOW_cry_3_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_3_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_3_0.INJECT="NO";
// @47:2443
  CCU2 memory_MUL_LOW_cry_1_0 (
	.A0(memory_MUL_LOW_0[1]),
	.B0(execute_MUL_HL_0[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0[2]),
	.B1(execute_MUL_HL_0[2]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_MUL_LOW_cry_0),
	.COUT(memory_MUL_LOW_cry_2),
	.S0(memory_MUL_LOW[1]),
	.S1(N_745)
);
defparam memory_MUL_LOW_cry_1_0.INIT0="60AA";
defparam memory_MUL_LOW_cry_1_0.INIT1="60AA";
defparam memory_MUL_LOW_cry_1_0.INJECT="NO";
  CCU2 memory_MUL_LOW_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(memory_MUL_LOW_0_scalar),
	.B1(execute_MUL_LH_0[0]),
	.C1(execute_MUL_HL_0[0]),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(memory_MUL_LOW_cry_0),
	.S0(memory_MUL_LOW_cry_0_0_S0),
	.S1(memory_MUL_LOW_cry_0_0_S1)
);
defparam memory_MUL_LOW_cry_0_0.INIT0="5033";
defparam memory_MUL_LOW_cry_0_0.INIT1="9666";
defparam memory_MUL_LOW_cry_0_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0 (
	.A0(dsp_join_kb_8[9]),
	.B0(dsp_join_kb_4[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_29),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0_COUT),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[31]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0_S1)
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0.INIT1="5033";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_s_30_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_28_0 (
	.A0(dsp_join_kb_7[18]),
	.B0(dsp_join_kb_4[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[19]),
	.B1(dsp_join_kb_4[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_27),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_29),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[29]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[30])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_28_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_28_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_28_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_26_0 (
	.A0(dsp_join_kb_7[16]),
	.B0(dsp_join_kb_4[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[17]),
	.B1(dsp_join_kb_4[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_25),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_27),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[27]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[28])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_26_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_26_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_26_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_24_0 (
	.A0(dsp_join_kb_8[8]),
	.B0(dsp_join_kb_4[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[15]),
	.B1(dsp_join_kb_4[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_23),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_25),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[25]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[26])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_24_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_24_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_24_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_22_0 (
	.A0(dsp_join_kb_7[13]),
	.B0(dsp_join_kb_4[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[14]),
	.B1(dsp_join_kb_4[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_21),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_23),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[23]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[24])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_22_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_22_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_22_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_20_0 (
	.A0(dsp_join_kb_7[11]),
	.B0(dsp_join_kb_4[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[12]),
	.B1(dsp_join_kb_4[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_19),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_21),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[21]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[22])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_20_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_20_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_20_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_18_0 (
	.A0(dsp_join_kb_7[10]),
	.B0(dsp_join_kb_18[18]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_8[7]),
	.B1(dsp_join_kb_4[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_17),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_19),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[19]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[20])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_18_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_18_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_18_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_16_0 (
	.A0(dsp_join_kb_7[9]),
	.B0(dsp_join_kb_18[16]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_8[6]),
	.B1(dsp_join_kb_18[17]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_15),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_17),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[17]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[18])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_16_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_16_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_16_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_14_0 (
	.A0(dsp_join_kb_7[7]),
	.B0(dsp_join_kb_18[14]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[8]),
	.B1(dsp_join_kb_18[15]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_13),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_15),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[15]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[16])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_14_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_14_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_14_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_12_0 (
	.A0(dsp_join_kb_7[6]),
	.B0(dsp_join_kb_18[12]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_8[5]),
	.B1(dsp_join_kb_18[13]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_11),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_13),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[13]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[14])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_12_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_12_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_12_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_10_0 (
	.A0(dsp_join_kb_8[3]),
	.B0(dsp_join_kb_18[10]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_8[4]),
	.B1(dsp_join_kb_18[11]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_9),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_11),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[11]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[12])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_10_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_10_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_10_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_8_0 (
	.A0(dsp_join_kb_8[1]),
	.B0(dsp_join_kb_18[8]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_8[2]),
	.B1(dsp_join_kb_18[9]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_7),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_9),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[9]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[10])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_8_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_8_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_8_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_6_0 (
	.A0(dsp_join_kb_7[4]),
	.B0(dsp_join_kb_18[6]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[5]),
	.B1(dsp_join_kb_18[7]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_5),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_7),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[7]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[8])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_6_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_6_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_6_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_4_0 (
	.A0(dsp_join_kb_7[2]),
	.B0(dsp_join_kb_18[4]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[3]),
	.B1(dsp_join_kb_18[5]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_3),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_5),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[5]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[6])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_4_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_4_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_4_0.INJECT="NO";
// @47:3184
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_2_0 (
	.A0(dsp_join_kb_7[0]),
	.B0(dsp_join_kb_18[2]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_7[1]),
	.B1(dsp_join_kb_18[3]),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_3),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload[3]),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload[4])
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_2_0.INIT0="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_2_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_2_0.INJECT="NO";
  CCU2 IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_8[0]),
	.B1(dsp_join_kb_18[1]),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1),
	.S0(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0_S0),
	.S1(IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0_S1)
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0.INIT0="5033";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0.INIT1="60AA";
defparam IBusCachedPlugin_predictionJumpInterface_payload_1_cry_1_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_s_29_0 (
	.A0(IBusCachedPlugin_fetchPc_pc_6_0[29]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_28),
	.COUT(IBusCachedPlugin_fetchPc_pc_s_29_0_COUT),
	.S0(IBusCachedPlugin_fetchPc_pc_s_29_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_s_29_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_s_29_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_s_29_0.INIT1="5033";
defparam IBusCachedPlugin_fetchPc_pc_s_29_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_27_0 (
	.A0(dsp_split_kb_3_43[27]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_43[28]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_26),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_28),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_27_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_27_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_27_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_27_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_27_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_25_0 (
	.A0(dsp_split_kb_3_43[25]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_43[26]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_24),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_26),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_25_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_25_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_25_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_25_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_25_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_23_0 (
	.A0(dsp_split_kb_3_37_0[23]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_43[24]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_22),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_24),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_23_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_23_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_23_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_23_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_23_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_21_0 (
	.A0(dsp_split_kb_3_41_0[21]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_41_0[22]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_20),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_22),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_21_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_21_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_21_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_21_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_21_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_19_0 (
	.A0(dsp_split_kb_3_41_0[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_41_0[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_18),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_20),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_19_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_19_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_19_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_19_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_19_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_17_0 (
	.A0(dsp_split_kb_3_33_0[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_35_0[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_16),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_18),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_17_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_17_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_17_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_17_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_17_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_15_0 (
	.A0(dsp_split_kb_3_39_0[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_31_0[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_14),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_16),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_15_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_15_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_15_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_15_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_15_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_13_0 (
	.A0(dsp_split_kb_3_39_0[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_39_0[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_12),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_14),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_13_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_13_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_13_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_13_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_13_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_11_0 (
	.A0(dsp_split_kb_3_27_0[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_3_29_0[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_10),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_12),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_11_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_11_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_11_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_11_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_11_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_9_0 (
	.A0(dsp_split_kb_0_0_14_0[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_0_0_14_0[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_8),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_10),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_9_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_9_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_9_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_9_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_9_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_7_0 (
	.A0(dsp_split_kb_0_0_14_0[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_0_0_14_0[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_6),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_8),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_7_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_7_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_7_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_7_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_7_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_5_0 (
	.A0(dsp_split_kb_1_0_4_0[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_1_0_4_0[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_4),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_6),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_5_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_5_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_5_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_5_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_5_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_3_0 (
	.A0(dsp_split_kb_1_0_4_0[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_1_0_4_0[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_2),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_4),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_3_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_3_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_3_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_3_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_3_0.INJECT="NO";
// @47:2965
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_1_0 (
	.A0(dsp_split_kb_1_0_4_0[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_1_0_4_0[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(IBusCachedPlugin_fetchPc_pc_cry_0),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_2),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_1_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_1_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_1_0.INIT0="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_1_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_1_0.INJECT="NO";
  CCU2 IBusCachedPlugin_fetchPc_pc_cry_0_0 (
	.A0(VCC),
	.B0(IBusCachedPlugin_fetchPc_inc),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_split_kb_38_0),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(IBusCachedPlugin_fetchPc_pc_cry_0),
	.S0(IBusCachedPlugin_fetchPc_pc_cry_0_0_S0),
	.S1(IBusCachedPlugin_fetchPc_pc_cry_0_0_S1)
);
defparam IBusCachedPlugin_fetchPc_pc_cry_0_0.INIT0="50CC";
defparam IBusCachedPlugin_fetchPc_pc_cry_0_0.INIT1="A033";
defparam IBusCachedPlugin_fetchPc_pc_cry_0_0.INJECT="NO";
// @47:4316
  CCU2 un2_memory_DivPlugin_div_counter_valueNext_s_5_0 (
	.A0(un2_memory_DivPlugin_div_counter_valueNext_0[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_memory_DivPlugin_div_counter_valueNext_cry_4),
	.COUT(un2_memory_DivPlugin_div_counter_valueNext_s_5_0_COUT),
	.S0(un2_memory_DivPlugin_div_counter_valueNext[5]),
	.S1(un2_memory_DivPlugin_div_counter_valueNext_s_5_0_S1)
);
defparam un2_memory_DivPlugin_div_counter_valueNext_s_5_0.INIT0="A033";
defparam un2_memory_DivPlugin_div_counter_valueNext_s_5_0.INIT1="5033";
defparam un2_memory_DivPlugin_div_counter_valueNext_s_5_0.INJECT="NO";
// @47:4316
  CCU2 un2_memory_DivPlugin_div_counter_valueNext_cry_3_0 (
	.A0(un2_memory_DivPlugin_div_counter_valueNext_0[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_memory_DivPlugin_div_counter_valueNext_0[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_memory_DivPlugin_div_counter_valueNext_cry_2),
	.COUT(un2_memory_DivPlugin_div_counter_valueNext_cry_4),
	.S0(un2_memory_DivPlugin_div_counter_valueNext[3]),
	.S1(un2_memory_DivPlugin_div_counter_valueNext[4])
);
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_3_0.INIT0="A033";
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_3_0.INIT1="A033";
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_3_0.INJECT="NO";
// @47:4316
  CCU2 un2_memory_DivPlugin_div_counter_valueNext_cry_1_0 (
	.A0(un2_memory_DivPlugin_div_counter_valueNext_0[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_memory_DivPlugin_div_counter_valueNext_0[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un2_memory_DivPlugin_div_counter_valueNext_cry_0),
	.COUT(un2_memory_DivPlugin_div_counter_valueNext_cry_2),
	.S0(un2_memory_DivPlugin_div_counter_valueNext[1]),
	.S1(un2_memory_DivPlugin_div_counter_valueNext[2])
);
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_1_0.INIT0="A033";
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_1_0.INIT1="A033";
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_1_0.INJECT="NO";
  CCU2 un2_memory_DivPlugin_div_counter_valueNext_cry_0_0 (
	.A0(VCC),
	.B0(memory_DivPlugin_rs1_0_sqmuxa),
	.C0(VCC),
	.D0(VCC),
	.A1(un2_memory_DivPlugin_div_counter_valueNext_0[0]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un2_memory_DivPlugin_div_counter_valueNext_cry_0),
	.S0(un2_memory_DivPlugin_div_counter_valueNext_cry_0_0_S0),
	.S1(un2_memory_DivPlugin_div_counter_valueNext[0])
);
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_0_0.INIT0="50CC";
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_0_0.INIT1="A033";
defparam un2_memory_DivPlugin_div_counter_valueNext_cry_0_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0 (
	.A0(dsp_join_kb_15[31]),
	.B0(memory_DivPlugin_rs2_1_0_0[31]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15_i[32]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_30),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0_COUT),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0.INIT1="A033";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_31_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_29_0 (
	.A0(dsp_join_kb_15[29]),
	.B0(memory_DivPlugin_rs2_1_0_0[29]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[30]),
	.B1(memory_DivPlugin_rs2_1_0_0[30]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_28),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_30),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_29_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_29_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_29_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_27_0 (
	.A0(dsp_join_kb_15[27]),
	.B0(memory_DivPlugin_rs2_1_0_0[27]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[28]),
	.B1(memory_DivPlugin_rs2_1_0_0[28]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_26),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_28),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_27_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_27_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_27_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_25_0 (
	.A0(dsp_join_kb_15[25]),
	.B0(memory_DivPlugin_rs2_1_0_0[25]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[26]),
	.B1(memory_DivPlugin_rs2_1_0_0[26]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_24),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_26),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_25_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_25_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_25_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_23_0 (
	.A0(dsp_join_kb_15[23]),
	.B0(memory_DivPlugin_rs2_1_0_0[23]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[24]),
	.B1(memory_DivPlugin_rs2_1_0_0[24]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_22),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_24),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_23_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_23_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_23_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_21_0 (
	.A0(dsp_join_kb_15[21]),
	.B0(memory_DivPlugin_rs2_1_0_0[21]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[22]),
	.B1(memory_DivPlugin_rs2_1_0_0[22]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_20),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_22),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_21_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_21_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_21_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_19_0 (
	.A0(dsp_join_kb_15[19]),
	.B0(memory_DivPlugin_rs2_1_0_0[19]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[20]),
	.B1(memory_DivPlugin_rs2_1_0_0[20]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_18),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_20),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_19_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_19_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_19_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_17_0 (
	.A0(dsp_join_kb_15[17]),
	.B0(memory_DivPlugin_rs2_1_0_0[17]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[18]),
	.B1(memory_DivPlugin_rs2_1_0_0[18]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_16),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_18),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_17_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_17_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_17_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_15_0 (
	.A0(dsp_join_kb_15[15]),
	.B0(memory_DivPlugin_rs2_1_0_0[15]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[16]),
	.B1(memory_DivPlugin_rs2_1_0_0[16]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_14),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_16),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_15_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_15_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_15_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_13_0 (
	.A0(dsp_join_kb_15[13]),
	.B0(memory_DivPlugin_rs2_1_0_0[13]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[14]),
	.B1(memory_DivPlugin_rs2_1_0_0[14]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_12),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_14),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_13_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_13_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_13_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_11_0 (
	.A0(dsp_join_kb_15[11]),
	.B0(memory_DivPlugin_rs2_1_0_0[11]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[12]),
	.B1(memory_DivPlugin_rs2_1_0_0[12]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_10),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_12),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_11_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_11_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_11_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_9_0 (
	.A0(dsp_join_kb_15[9]),
	.B0(memory_DivPlugin_rs2_1_0_0[9]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[10]),
	.B1(memory_DivPlugin_rs2_1_0_0[10]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_8),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_10),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_9_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_9_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_9_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_7_0 (
	.A0(dsp_join_kb_15[7]),
	.B0(memory_DivPlugin_rs2_1_0_0[7]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[8]),
	.B1(memory_DivPlugin_rs2_1_0_0[8]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_6),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_8),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_7_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_7_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_7_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_5_0 (
	.A0(dsp_join_kb_15[5]),
	.B0(memory_DivPlugin_rs2_1_0_0[5]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[6]),
	.B1(memory_DivPlugin_rs2_1_0_0[6]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_4),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_6),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_5_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_5_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_5_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_3_0 (
	.A0(dsp_join_kb_15[3]),
	.B0(memory_DivPlugin_rs2_1_0_0[3]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[4]),
	.B1(memory_DivPlugin_rs2_1_0_0[4]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_2),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_4),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_3_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_3_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_3_0.INJECT="NO";
// @47:4330
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_1_0 (
	.A0(dsp_join_kb_15[1]),
	.B0(memory_DivPlugin_rs2_1_0_0[1]),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[2]),
	.B1(memory_DivPlugin_rs2_1_0_0[2]),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_2),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2])
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_1_0.INIT0="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_1_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_1_0.INJECT="NO";
  CCU2 memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_15[0]),
	.B1(memory_DivPlugin_rs2_1_0_0[0]),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0),
	.S0(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0_S0),
	.S1(memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0_S1)
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0.INIT0="50CC";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0.INIT1="90AA";
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_cry_0_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_s_31_0 (
	.A0(memory_DivPlugin_div_needRevert),
	.B0(_zz_memory_DivPlugin_div_result[31]),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_30),
	.COUT(_zz_memory_DivPlugin_div_result_3_s_31_0_COUT),
	.S0(_zz_memory_DivPlugin_div_result_3[31]),
	.S1(_zz_memory_DivPlugin_div_result_3_s_31_0_S1)
);
defparam _zz_memory_DivPlugin_div_result_3_s_31_0.INIT0="60AA";
defparam _zz_memory_DivPlugin_div_result_3_s_31_0.INIT1="5033";
defparam _zz_memory_DivPlugin_div_result_3_s_31_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_29_0 (
	.A0(_zz_memory_DivPlugin_div_result[29]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[30]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_28),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_30),
	.S0(_zz_memory_DivPlugin_div_result_3[29]),
	.S1(_zz_memory_DivPlugin_div_result_3[30])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_29_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_29_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_29_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_27_0 (
	.A0(_zz_memory_DivPlugin_div_result[27]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[28]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_26),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_28),
	.S0(_zz_memory_DivPlugin_div_result_3[27]),
	.S1(_zz_memory_DivPlugin_div_result_3[28])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_27_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_27_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_27_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_25_0 (
	.A0(_zz_memory_DivPlugin_div_result[25]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[26]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_24),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_26),
	.S0(_zz_memory_DivPlugin_div_result_3[25]),
	.S1(_zz_memory_DivPlugin_div_result_3[26])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_25_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_25_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_25_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_23_0 (
	.A0(_zz_memory_DivPlugin_div_result[23]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[24]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_22),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_24),
	.S0(_zz_memory_DivPlugin_div_result_3[23]),
	.S1(_zz_memory_DivPlugin_div_result_3[24])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_23_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_23_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_23_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_21_0 (
	.A0(_zz_memory_DivPlugin_div_result[21]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[22]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_20),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_22),
	.S0(_zz_memory_DivPlugin_div_result_3[21]),
	.S1(_zz_memory_DivPlugin_div_result_3[22])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_21_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_21_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_21_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_19_0 (
	.A0(_zz_memory_DivPlugin_div_result[19]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[20]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_18),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_20),
	.S0(_zz_memory_DivPlugin_div_result_3[19]),
	.S1(_zz_memory_DivPlugin_div_result_3[20])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_19_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_19_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_19_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_17_0 (
	.A0(_zz_memory_DivPlugin_div_result[17]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[18]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_16),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_18),
	.S0(_zz_memory_DivPlugin_div_result_3[17]),
	.S1(_zz_memory_DivPlugin_div_result_3[18])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_17_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_17_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_17_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_15_0 (
	.A0(_zz_memory_DivPlugin_div_result[15]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[16]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_14),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_16),
	.S0(_zz_memory_DivPlugin_div_result_3[15]),
	.S1(_zz_memory_DivPlugin_div_result_3[16])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_15_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_15_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_15_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_13_0 (
	.A0(_zz_memory_DivPlugin_div_result[13]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[14]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_12),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_14),
	.S0(_zz_memory_DivPlugin_div_result_3[13]),
	.S1(_zz_memory_DivPlugin_div_result_3[14])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_13_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_13_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_13_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_11_0 (
	.A0(_zz_memory_DivPlugin_div_result[11]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[12]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_10),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_12),
	.S0(_zz_memory_DivPlugin_div_result_3[11]),
	.S1(_zz_memory_DivPlugin_div_result_3[12])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_11_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_11_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_11_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_9_0 (
	.A0(_zz_memory_DivPlugin_div_result[9]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[10]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_8),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_10),
	.S0(_zz_memory_DivPlugin_div_result_3[9]),
	.S1(_zz_memory_DivPlugin_div_result_3[10])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_9_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_9_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_9_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_7_0 (
	.A0(_zz_memory_DivPlugin_div_result[7]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[8]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_6),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_8),
	.S0(_zz_memory_DivPlugin_div_result_3[7]),
	.S1(_zz_memory_DivPlugin_div_result_3[8])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_7_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_7_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_7_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_5_0 (
	.A0(_zz_memory_DivPlugin_div_result[5]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[6]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_4),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_6),
	.S0(_zz_memory_DivPlugin_div_result_3[5]),
	.S1(_zz_memory_DivPlugin_div_result_3[6])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_5_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_5_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_5_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_3_0 (
	.A0(_zz_memory_DivPlugin_div_result[3]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[4]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_2),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_4),
	.S0(_zz_memory_DivPlugin_div_result_3[3]),
	.S1(_zz_memory_DivPlugin_div_result_3[4])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_3_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_3_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_3_0.INJECT="NO";
// @47:1413
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_1_0 (
	.A0(_zz_memory_DivPlugin_div_result[1]),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[2]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(_zz_memory_DivPlugin_div_result_3_cry_0),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_2),
	.S0(_zz_memory_DivPlugin_div_result_3[1]),
	.S1(_zz_memory_DivPlugin_div_result_3[2])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_1_0.INIT0="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_1_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_1_0.INJECT="NO";
  CCU2 _zz_memory_DivPlugin_div_result_3_cry_0_0 (
	.A0(VCC),
	.B0(memory_DivPlugin_div_needRevert),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_memory_DivPlugin_div_result[0]),
	.B1(memory_DivPlugin_div_needRevert),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(_zz_memory_DivPlugin_div_result_3_cry_0),
	.S0(_zz_memory_DivPlugin_div_result_3_cry_0_0_S0),
	.S1(_zz_memory_DivPlugin_div_result_3[0])
);
defparam _zz_memory_DivPlugin_div_result_3_cry_0_0.INIT0="50CC";
defparam _zz_memory_DivPlugin_div_result_3_cry_0_0.INIT1="6000";
defparam _zz_memory_DivPlugin_div_result_3_cry_0_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_s_31_0 (
	.A0(dsp_join_kb_14[15]),
	.B0(decode_to_execute_IS_RS1_SIGNED),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_30),
	.COUT(memory_DivPlugin_rs2_1_s_31_0_COUT),
	.S0(memory_DivPlugin_rs2_1[31]),
	.S1(memory_DivPlugin_rs2_1_s_31_0_S1)
);
defparam memory_DivPlugin_rs2_1_s_31_0.INIT0="20AA";
defparam memory_DivPlugin_rs2_1_s_31_0.INIT1="5033";
defparam memory_DivPlugin_rs2_1_s_31_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_29_0 (
	.A0(dsp_join_kb_14[13]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[14]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_28),
	.COUT(memory_DivPlugin_rs2_1_cry_30),
	.S0(memory_DivPlugin_rs2_1[29]),
	.S1(memory_DivPlugin_rs2_1[30])
);
defparam memory_DivPlugin_rs2_1_cry_29_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_29_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_29_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_27_0 (
	.A0(dsp_join_kb_14[11]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[12]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_26),
	.COUT(memory_DivPlugin_rs2_1_cry_28),
	.S0(memory_DivPlugin_rs2_1[27]),
	.S1(memory_DivPlugin_rs2_1[28])
);
defparam memory_DivPlugin_rs2_1_cry_27_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_27_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_27_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_25_0 (
	.A0(dsp_join_kb_14[9]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[10]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_24),
	.COUT(memory_DivPlugin_rs2_1_cry_26),
	.S0(memory_DivPlugin_rs2_1[25]),
	.S1(memory_DivPlugin_rs2_1[26])
);
defparam memory_DivPlugin_rs2_1_cry_25_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_25_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_25_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_23_0 (
	.A0(dsp_join_kb_14[7]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[8]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_22),
	.COUT(memory_DivPlugin_rs2_1_cry_24),
	.S0(memory_DivPlugin_rs2_1[23]),
	.S1(memory_DivPlugin_rs2_1[24])
);
defparam memory_DivPlugin_rs2_1_cry_23_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_23_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_23_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_21_0 (
	.A0(dsp_join_kb_14[5]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[6]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_20),
	.COUT(memory_DivPlugin_rs2_1_cry_22),
	.S0(memory_DivPlugin_rs2_1[21]),
	.S1(memory_DivPlugin_rs2_1[22])
);
defparam memory_DivPlugin_rs2_1_cry_21_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_21_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_21_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_19_0 (
	.A0(dsp_join_kb_14[3]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[4]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_18),
	.COUT(memory_DivPlugin_rs2_1_cry_20),
	.S0(memory_DivPlugin_rs2_1[19]),
	.S1(memory_DivPlugin_rs2_1[20])
);
defparam memory_DivPlugin_rs2_1_cry_19_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_19_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_19_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_17_0 (
	.A0(dsp_join_kb_14[1]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[2]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_16),
	.COUT(memory_DivPlugin_rs2_1_cry_18),
	.S0(memory_DivPlugin_rs2_1[17]),
	.S1(memory_DivPlugin_rs2_1[18])
);
defparam memory_DivPlugin_rs2_1_cry_17_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_17_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_17_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_15_0 (
	.A0(N_732),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_14[0]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_14),
	.COUT(memory_DivPlugin_rs2_1_cry_16),
	.S0(memory_DivPlugin_rs2_1[15]),
	.S1(memory_DivPlugin_rs2_1[16])
);
defparam memory_DivPlugin_rs2_1_cry_15_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_15_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_15_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_13_0 (
	.A0(execute_RS2[13]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_731),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_12),
	.COUT(memory_DivPlugin_rs2_1_cry_14),
	.S0(memory_DivPlugin_rs2_1[13]),
	.S1(memory_DivPlugin_rs2_1[14])
);
defparam memory_DivPlugin_rs2_1_cry_13_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_13_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_13_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_11_0 (
	.A0(N_728),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_729),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_10),
	.COUT(memory_DivPlugin_rs2_1_cry_12),
	.S0(memory_DivPlugin_rs2_1[11]),
	.S1(memory_DivPlugin_rs2_1[12])
);
defparam memory_DivPlugin_rs2_1_cry_11_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_11_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_11_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_9_0 (
	.A0(execute_RS2[9]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_727),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_8),
	.COUT(memory_DivPlugin_rs2_1_cry_10),
	.S0(memory_DivPlugin_rs2_1[9]),
	.S1(memory_DivPlugin_rs2_1[10])
);
defparam memory_DivPlugin_rs2_1_cry_9_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_9_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_9_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_7_0 (
	.A0(N_724),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(execute_RS2[8]),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_6),
	.COUT(memory_DivPlugin_rs2_1_cry_8),
	.S0(memory_DivPlugin_rs2_1[7]),
	.S1(memory_DivPlugin_rs2_1[8])
);
defparam memory_DivPlugin_rs2_1_cry_7_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_7_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_7_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_5_0 (
	.A0(N_722),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_723),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_4),
	.COUT(memory_DivPlugin_rs2_1_cry_6),
	.S0(memory_DivPlugin_rs2_1[5]),
	.S1(memory_DivPlugin_rs2_1[6])
);
defparam memory_DivPlugin_rs2_1_cry_5_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_5_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_5_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_3_0 (
	.A0(execute_RS2[3]),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_721),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_2),
	.COUT(memory_DivPlugin_rs2_1_cry_4),
	.S0(memory_DivPlugin_rs2_1[3]),
	.S1(memory_DivPlugin_rs2_1[4])
);
defparam memory_DivPlugin_rs2_1_cry_3_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_3_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_3_0.INJECT="NO";
// @47:4951
  CCU2 memory_DivPlugin_rs2_1_cry_1_0 (
	.A0(N_718),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_719),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(memory_DivPlugin_rs2_1_cry_0),
	.COUT(memory_DivPlugin_rs2_1_cry_2),
	.S0(memory_DivPlugin_rs2_1[1]),
	.S1(memory_DivPlugin_rs2_1[2])
);
defparam memory_DivPlugin_rs2_1_cry_1_0.INIT0="6000";
defparam memory_DivPlugin_rs2_1_cry_1_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_1_0.INJECT="NO";
  CCU2 memory_DivPlugin_rs2_1_cry_0_0 (
	.A0(VCC),
	.B0(_zz_memory_DivPlugin_rs2),
	.C0(VCC),
	.D0(VCC),
	.A1(N_717),
	.B1(_zz_memory_DivPlugin_rs2),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(memory_DivPlugin_rs2_1_cry_0),
	.S0(memory_DivPlugin_rs2_1_cry_0_0_S0),
	.S1(memory_DivPlugin_rs2_1[0])
);
defparam memory_DivPlugin_rs2_1_cry_0_0.INIT0="50CC";
defparam memory_DivPlugin_rs2_1_cry_0_0.INIT1="6000";
defparam memory_DivPlugin_rs2_1_cry_0_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_s_31_0 (
	.A0(decode_to_execute_SRC2_FORCE_ZERO),
	.B0(_zz_execute_SRC1[31]),
	.C0(_zz_execute_SrcPlugin_addSub_3[31]),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_30),
	.COUT(execute_SrcPlugin_addSub_s_31_0_COUT),
	.S0(execute_SrcPlugin_addSub[31]),
	.S1(execute_SrcPlugin_addSub_s_31_0_S1)
);
defparam execute_SrcPlugin_addSub_s_31_0.INIT0="9CAA";
defparam execute_SrcPlugin_addSub_s_31_0.INIT1="5033";
defparam execute_SrcPlugin_addSub_s_31_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_29_0 (
	.A0(_zz_execute_SRC1[29]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[29]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[30]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[30]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_28),
	.COUT(execute_SrcPlugin_addSub_cry_30),
	.S0(execute_SrcPlugin_addSub[29]),
	.S1(execute_SrcPlugin_addSub[30])
);
defparam execute_SrcPlugin_addSub_cry_29_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_29_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_29_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_27_0 (
	.A0(_zz_execute_SRC1[27]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[27]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[28]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[28]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_26),
	.COUT(execute_SrcPlugin_addSub_cry_28),
	.S0(execute_SrcPlugin_addSub[27]),
	.S1(execute_SrcPlugin_addSub[28])
);
defparam execute_SrcPlugin_addSub_cry_27_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_27_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_27_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_25_0 (
	.A0(_zz_execute_SRC1[25]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[25]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[26]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[26]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_24),
	.COUT(execute_SrcPlugin_addSub_cry_26),
	.S0(execute_SrcPlugin_addSub[25]),
	.S1(execute_SrcPlugin_addSub[26])
);
defparam execute_SrcPlugin_addSub_cry_25_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_25_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_25_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_23_0 (
	.A0(_zz_execute_SRC1[23]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[23]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[24]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[24]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_22),
	.COUT(execute_SrcPlugin_addSub_cry_24),
	.S0(execute_SrcPlugin_addSub[23]),
	.S1(execute_SrcPlugin_addSub[24])
);
defparam execute_SrcPlugin_addSub_cry_23_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_23_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_23_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_21_0 (
	.A0(_zz_execute_SRC1[21]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[21]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[22]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[22]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_20),
	.COUT(execute_SrcPlugin_addSub_cry_22),
	.S0(execute_SrcPlugin_addSub[21]),
	.S1(execute_SrcPlugin_addSub[22])
);
defparam execute_SrcPlugin_addSub_cry_21_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_21_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_21_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_19_0 (
	.A0(_zz_execute_SRC1[19]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[19]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[20]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[20]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_18),
	.COUT(execute_SrcPlugin_addSub_cry_20),
	.S0(execute_SrcPlugin_addSub[19]),
	.S1(execute_SrcPlugin_addSub[20])
);
defparam execute_SrcPlugin_addSub_cry_19_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_19_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_19_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_17_0 (
	.A0(_zz_execute_SRC1[17]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[17]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[18]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[18]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_16),
	.COUT(execute_SrcPlugin_addSub_cry_18),
	.S0(execute_SrcPlugin_addSub[17]),
	.S1(execute_SrcPlugin_addSub[18])
);
defparam execute_SrcPlugin_addSub_cry_17_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_17_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_17_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_15_0 (
	.A0(_zz_execute_SRC1[15]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[15]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[16]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[16]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_14),
	.COUT(execute_SrcPlugin_addSub_cry_16),
	.S0(execute_SrcPlugin_addSub[15]),
	.S1(execute_SrcPlugin_addSub[16])
);
defparam execute_SrcPlugin_addSub_cry_15_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_15_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_15_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_13_0 (
	.A0(_zz_execute_SRC1[13]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[13]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[14]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[14]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_12),
	.COUT(execute_SrcPlugin_addSub_cry_14),
	.S0(execute_SrcPlugin_addSub[13]),
	.S1(execute_SrcPlugin_addSub[14])
);
defparam execute_SrcPlugin_addSub_cry_13_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_13_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_13_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_11_0 (
	.A0(_zz_execute_SRC1[11]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[11]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[12]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[12]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_10),
	.COUT(execute_SrcPlugin_addSub_cry_12),
	.S0(execute_SrcPlugin_addSub[11]),
	.S1(execute_SrcPlugin_addSub[12])
);
defparam execute_SrcPlugin_addSub_cry_11_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_11_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_11_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_9_0 (
	.A0(_zz_execute_SRC1[9]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[9]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[10]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[10]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_8),
	.COUT(execute_SrcPlugin_addSub_cry_10),
	.S0(execute_SrcPlugin_addSub[9]),
	.S1(execute_SrcPlugin_addSub[10])
);
defparam execute_SrcPlugin_addSub_cry_9_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_9_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_9_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_7_0 (
	.A0(_zz_execute_SRC1[7]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[7]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[8]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[8]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_6),
	.COUT(execute_SrcPlugin_addSub_cry_8),
	.S0(execute_SrcPlugin_addSub[7]),
	.S1(execute_SrcPlugin_addSub[8])
);
defparam execute_SrcPlugin_addSub_cry_7_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_7_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_7_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_5_0 (
	.A0(_zz_execute_SRC1[5]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[5]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[6]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[6]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_4),
	.COUT(execute_SrcPlugin_addSub_cry_6),
	.S0(execute_SrcPlugin_addSub[5]),
	.S1(execute_SrcPlugin_addSub[6])
);
defparam execute_SrcPlugin_addSub_cry_5_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_5_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_5_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_3_0 (
	.A0(_zz_execute_SRC1[3]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[3]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[4]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[4]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_2),
	.COUT(execute_SrcPlugin_addSub_cry_4),
	.S0(execute_SrcPlugin_addSub[3]),
	.S1(execute_SrcPlugin_addSub[4])
);
defparam execute_SrcPlugin_addSub_cry_3_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_3_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_3_0.INJECT="NO";
// @47:1384
  CCU2 execute_SrcPlugin_addSub_cry_1_0 (
	.A0(_zz_execute_SRC1[1]),
	.B0(decode_to_execute_SRC2_FORCE_ZERO),
	.C0(_zz_execute_SrcPlugin_addSub_3[1]),
	.D0(VCC),
	.A1(_zz_execute_SRC1[2]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[2]),
	.D1(VCC),
	.CIN(execute_SrcPlugin_addSub_cry_0),
	.COUT(execute_SrcPlugin_addSub_cry_2),
	.S0(execute_SrcPlugin_addSub[1]),
	.S1(execute_SrcPlugin_addSub[2])
);
defparam execute_SrcPlugin_addSub_cry_1_0.INIT0="9A22";
defparam execute_SrcPlugin_addSub_cry_1_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_1_0.INJECT="NO";
  CCU2 execute_SrcPlugin_addSub_cry_0_0 (
	.A0(VCC),
	.B0(execute_SrcPlugin_addSub_cry_0_0_RNO),
	.C0(VCC),
	.D0(VCC),
	.A1(_zz_execute_SRC1[0]),
	.B1(decode_to_execute_SRC2_FORCE_ZERO),
	.C1(_zz_execute_SrcPlugin_addSub_3[0]),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(execute_SrcPlugin_addSub_cry_0),
	.S0(execute_SrcPlugin_addSub_cry_0_0_S0),
	.S1(execute_SrcPlugin_addSub[0])
);
defparam execute_SrcPlugin_addSub_cry_0_0.INIT0="50CC";
defparam execute_SrcPlugin_addSub_cry_0_0.INIT1="9A22";
defparam execute_SrcPlugin_addSub_cry_0_0.INJECT="NO";
// @47:1620
  PDP16K RegFilePlugin_regFile_RegFilePlugin_regFile_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, lastStageRegFileWrite_payload_data[31:0]}),
	.ADW({GND_0, GND_0, GND_0, GND_0, lastStageRegFileWrite_payload_address[4:0], VCC, VCC, VCC, VCC, VCC}),
	.ADR({GND_0, GND_0, GND_0, GND_0, decode_INSTRUCTION_ANTICIPATED[19:15], VCC, VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(lastStageRegFileWrite_valid),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(VCC),
	.RST(GND_0),
	.DO({RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_DO[35:32], _zz_RegFilePlugin_regFile_port0[31:0]}),
	.ONEBITERR(RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_ONEBITERR),
	.TWOBITERR(RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.RegFilePlugin_regFile[31:0]" ECO_MEM_SIZE="[32,32]" ECO_MEM_BLOCK_SIZE="[32,32]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0.DATA_WIDTH_W="X36";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0.DATA_WIDTH_R="X36";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0.OUTREG="BYPASSED";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0.RESETMODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0.ASYNC_RST_RELEASE="ASYNC";
// @47:1620
  PDP16K RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, lastStageRegFileWrite_payload_data[31:0]}),
	.ADW({GND_0, GND_0, GND_0, GND_0, lastStageRegFileWrite_payload_address[4:0], VCC, VCC, VCC, VCC, VCC}),
	.ADR({GND_0, GND_0, GND_0, GND_0, decode_INSTRUCTION_ANTICIPATED[24:20], VCC, VCC, VCC, VCC, VCC}),
	.CLKW(sys_clk_0),
	.CLKR(sys_clk_0),
	.CEW(lastStageRegFileWrite_valid),
	.CSW({VCC, VCC, VCC}),
	.CSR({VCC, VCC, VCC}),
	.CER(VCC),
	.RST(GND_0),
	.DO({RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_DO[35:32], _zz_RegFilePlugin_regFile_port1[31:0]}),
	.ONEBITERR(RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_ONEBITERR),
	.TWOBITERR(RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0_TWOBITERR)
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="VexRiscv.RegFilePlugin_regFile_1[31:0]" ECO_MEM_SIZE="[32,32]" ECO_MEM_BLOCK_SIZE="[32,32]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0.DATA_WIDTH_W="X36";
defparam RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0.DATA_WIDTH_R="X36";
defparam RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0.OUTREG="BYPASSED";
defparam RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0.RESETMODE="SYNC";
defparam RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0.ASYNC_RST_RELEASE="ASYNC";
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:621
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:551
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
//@47:490
// @47:1626
  InstructionCache IBusCachedPlugin_cache (
	.dBusWishbone_DAT_MISO_regNext(dBusWishbone_DAT_MISO_regNext[31:0]),
	.dsp_split_kb_72_0(dsp_split_kb_72_0[18:0]),
	.builder_count_1_2_13(builder_count_1_2_13),
	.builder_count_1_2_12(builder_count_1_2_12),
	.builder_count_1_2_11(builder_count_1_2_11),
	.builder_count_1_2_10(builder_count_1_2_10),
	.builder_count_1_2_8(builder_count_1_2_8),
	.builder_count_1_2_3(builder_count_1_2_3),
	.builder_count_1_2_0(builder_count_1_2_0),
	.lastStageRegFileWrite_payload_data(lastStageRegFileWrite_payload_data[31:0]),
	._zz_execute_SrcPlugin_addSub_3({_zz_execute_SrcPlugin_addSub_3[30:29], N_22620, _zz_execute_SrcPlugin_addSub_3[27:26], N_22619, _zz_execute_SrcPlugin_addSub_3[24:19], N_22618, _zz_execute_SrcPlugin_addSub_3[17:15], N_22617, _zz_execute_SrcPlugin_addSub_3[13:12], N_22616, N_22615, _zz_execute_SrcPlugin_addSub_3[9:0]}),
	.builder_csr_bankarray_interface0_bank_bus_dat_r_6({builder_csr_bankarray_interface0_bank_bus_dat_r_6[31:2], N_22621, builder_csr_bankarray_interface0_bank_bus_dat_r_6[0]}),
	.main_basesoc_scratch_storage(main_basesoc_scratch_storage[31:0]),
	.decode_to_execute_INSTRUCTION_0_mod_0_fast_0(decode_to_execute_INSTRUCTION_0_mod_0_fast[0]),
	.decode_to_execute_SRC2_CTRL_fast(decode_to_execute_SRC2_CTRL_fast[1:0]),
	.decode_to_execute_INSTRUCTION_fast_1(decode_to_execute_INSTRUCTION_fast[13]),
	.decode_to_execute_INSTRUCTION_fast_0(decode_to_execute_INSTRUCTION_fast[12]),
	.decode_to_execute_INSTRUCTION_fast_8(decode_to_execute_INSTRUCTION_fast[20]),
	.IBusCachedPlugin_predictionJumpInterface_payload(IBusCachedPlugin_predictionJumpInterface_payload[31:2]),
	.decode_to_execute_INSTRUCTION_2(decode_to_execute_INSTRUCTION[2]),
	.decode_to_execute_INSTRUCTION_3(decode_to_execute_INSTRUCTION[3]),
	.decode_to_execute_INSTRUCTION_4(decode_to_execute_INSTRUCTION[4]),
	.decode_to_execute_INSTRUCTION_6(decode_to_execute_INSTRUCTION[6]),
	.decode_to_execute_INSTRUCTION_14(decode_to_execute_INSTRUCTION[14]),
	.decode_to_execute_INSTRUCTION_15(decode_to_execute_INSTRUCTION[15]),
	.decode_to_execute_INSTRUCTION_16(decode_to_execute_INSTRUCTION[16]),
	.decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[17]),
	.decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[18]),
	.decode_to_execute_INSTRUCTION_19(decode_to_execute_INSTRUCTION[19]),
	.decode_to_execute_INSTRUCTION_20(decode_to_execute_INSTRUCTION[20]),
	.decode_to_execute_INSTRUCTION_25(decode_to_execute_INSTRUCTION[25]),
	.decode_to_execute_INSTRUCTION_26(decode_to_execute_INSTRUCTION[26]),
	.decode_to_execute_INSTRUCTION_27(decode_to_execute_INSTRUCTION[27]),
	.decode_to_execute_INSTRUCTION_28(decode_to_execute_INSTRUCTION[28]),
	.decode_to_execute_INSTRUCTION_12(decode_to_execute_INSTRUCTION[12]),
	.decode_to_execute_INSTRUCTION_13(decode_to_execute_INSTRUCTION[13]),
	.decode_to_execute_INSTRUCTION_0(decode_to_execute_INSTRUCTION[0]),
	.decode_to_execute_INSTRUCTION_29(decode_to_execute_INSTRUCTION[29]),
	.decode_to_execute_INSTRUCTION_30(decode_to_execute_INSTRUCTION[30]),
	.decode_to_execute_INSTRUCTION_1(decode_to_execute_INSTRUCTION[1]),
	.dsp_join_kb_20_10(dsp_join_kb_20[11]),
	.dsp_join_kb_20_18(dsp_join_kb_20[19]),
	.dsp_join_kb_20_17(dsp_join_kb_20[18]),
	.dsp_join_kb_20_16(dsp_join_kb_20[17]),
	.dsp_join_kb_20_15(dsp_join_kb_20[16]),
	.dsp_join_kb_20_14(dsp_join_kb_20[15]),
	.dsp_join_kb_20_13(dsp_join_kb_20[14]),
	.dsp_join_kb_20_12(dsp_join_kb_20[13]),
	.dsp_join_kb_20_11(dsp_join_kb_20[12]),
	.dsp_join_kb_20_3(dsp_join_kb_20[4]),
	.dsp_join_kb_20_2(dsp_join_kb_20[3]),
	.dsp_join_kb_20_1(dsp_join_kb_20[2]),
	.dsp_join_kb_20_0(dsp_join_kb_20[1]),
	.main_basesoc_timer_value_7_1(main_basesoc_timer_value_7_1[31:1]),
	.dsp_join_kb_25(dsp_join_kb_25[19:1]),
	.un1_main_basesoc_uart_tx_fifo_level0_0(un1_main_basesoc_uart_tx_fifo_level0_0[4:1]),
	.builder_csr_bankarray_interface3_bank_bus_dat_r(builder_csr_bankarray_interface3_bank_bus_dat_r[7:0]),
	.builder_csr_bankarray_interface2_bank_bus_dat_r(builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]),
	.un1_main_basesoc_uart_rx_fifo_level0_0(un1_main_basesoc_uart_rx_fifo_level0_0[4:1]),
	.lastStageRegFileWrite_payload_address(lastStageRegFileWrite_payload_address[4:1]),
	._zz_CsrPlugin_csrMapping_readDataInit({_zz_CsrPlugin_csrMapping_readDataInit[30:29], N_22625, _zz_CsrPlugin_csrMapping_readDataInit[27:19], N_22624, _zz_CsrPlugin_csrMapping_readDataInit[17:15], N_22623, _zz_CsrPlugin_csrMapping_readDataInit[13:11], N_22622, _zz_CsrPlugin_csrMapping_readDataInit[9:1]}),
	.externalInterruptArray_regNext_0(externalInterruptArray_regNext[1]),
	.dsp_join_kb_14({dsp_join_kb_14[15:13], N_22626, dsp_join_kb_14[11:0]}),
	.main_basesoc_tx_data_rs232phytx_next_value2(main_basesoc_tx_data_rs232phytx_next_value2[7:0]),
	.storage_dat1(storage_dat1[7:0]),
	.builder_array_muxed1({builder_array_muxed1[31:27], N_22627, builder_array_muxed1[25:0]}),
	.main_basesoc_tx_count_rs232phytx_next_value0(main_basesoc_tx_count_rs232phytx_next_value0[3:1]),
	.main_basesoc_uart_pending_r(main_basesoc_uart_pending_r[1:0]),
	.main_basesoc_rx_count_rs232phyrx_next_value0(main_basesoc_rx_count_rs232phyrx_next_value0[3:1]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_address({dataCache_1_io_mem_cmd_s2mPipe_payload_address[11], N_22628, dataCache_1_io_mem_cmd_s2mPipe_payload_address[9:6]}),
	.dataCache_1_io_mem_cmd_rData_address({dataCache_1_io_mem_cmd_rData_address[11], N_22629, dataCache_1_io_mem_cmd_rData_address[9:6]}),
	.dataCache_1_io_mem_cmd_payload_address({dataCache_1_io_mem_cmd_payload_address[11], N_22630, dataCache_1_io_mem_cmd_payload_address[9:6]}),
	.main_basesoc_dbus_adr({main_basesoc_dbus_adr[29:14], N_22632, main_basesoc_dbus_adr[12:11], N_22631, main_basesoc_dbus_adr[9:0]}),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_mask(dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3:0]),
	.dataCache_1_io_mem_cmd_rData_mask(dataCache_1_io_mem_cmd_rData_mask[3:0]),
	.dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_0(dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_4(dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_6(dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_7(dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_11(dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_12(dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_15(dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_19(dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_21(dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_22(dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_24(dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_25(dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_26(dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_28(dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_29(dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_30(dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_31(dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
	.dataCache_1_io_mem_cmd_rData_data_0(dataCache_1_io_mem_cmd_rData_data[0]),
	.dataCache_1_io_mem_cmd_rData_data_4(dataCache_1_io_mem_cmd_rData_data[4]),
	.dataCache_1_io_mem_cmd_rData_data_6(dataCache_1_io_mem_cmd_rData_data[6]),
	.dataCache_1_io_mem_cmd_rData_data_7(dataCache_1_io_mem_cmd_rData_data[7]),
	.dataCache_1_io_mem_cmd_rData_data_11(dataCache_1_io_mem_cmd_rData_data[11]),
	.dataCache_1_io_mem_cmd_rData_data_12(dataCache_1_io_mem_cmd_rData_data[12]),
	.dataCache_1_io_mem_cmd_rData_data_15(dataCache_1_io_mem_cmd_rData_data[15]),
	.dataCache_1_io_mem_cmd_rData_data_19(dataCache_1_io_mem_cmd_rData_data[19]),
	.dataCache_1_io_mem_cmd_rData_data_21(dataCache_1_io_mem_cmd_rData_data[21]),
	.dataCache_1_io_mem_cmd_rData_data_22(dataCache_1_io_mem_cmd_rData_data[22]),
	.dataCache_1_io_mem_cmd_rData_data_24(dataCache_1_io_mem_cmd_rData_data[24]),
	.dataCache_1_io_mem_cmd_rData_data_25(dataCache_1_io_mem_cmd_rData_data[25]),
	.dataCache_1_io_mem_cmd_rData_data_26(dataCache_1_io_mem_cmd_rData_data[26]),
	.dataCache_1_io_mem_cmd_rData_data_28(dataCache_1_io_mem_cmd_rData_data[28]),
	.dataCache_1_io_mem_cmd_rData_data_29(dataCache_1_io_mem_cmd_rData_data[29]),
	.dataCache_1_io_mem_cmd_rData_data_30(dataCache_1_io_mem_cmd_rData_data[30]),
	.dataCache_1_io_mem_cmd_rData_data_31(dataCache_1_io_mem_cmd_rData_data[31]),
	.dataCache_1_io_mem_cmd_payload_data_0(dataCache_1_io_mem_cmd_payload_data[0]),
	.dataCache_1_io_mem_cmd_payload_data_4(dataCache_1_io_mem_cmd_payload_data[4]),
	.dataCache_1_io_mem_cmd_payload_data_6(dataCache_1_io_mem_cmd_payload_data[6]),
	.dataCache_1_io_mem_cmd_payload_data_7(dataCache_1_io_mem_cmd_payload_data[7]),
	.dataCache_1_io_mem_cmd_payload_data_11(dataCache_1_io_mem_cmd_payload_data[11]),
	.dataCache_1_io_mem_cmd_payload_data_12(dataCache_1_io_mem_cmd_payload_data[12]),
	.dataCache_1_io_mem_cmd_payload_data_15(dataCache_1_io_mem_cmd_payload_data[15]),
	.dataCache_1_io_mem_cmd_payload_data_19(dataCache_1_io_mem_cmd_payload_data[19]),
	.dataCache_1_io_mem_cmd_payload_data_21(dataCache_1_io_mem_cmd_payload_data[21]),
	.dataCache_1_io_mem_cmd_payload_data_22(dataCache_1_io_mem_cmd_payload_data[22]),
	.dataCache_1_io_mem_cmd_payload_data_24(dataCache_1_io_mem_cmd_payload_data[24]),
	.dataCache_1_io_mem_cmd_payload_data_25(dataCache_1_io_mem_cmd_payload_data[25]),
	.dataCache_1_io_mem_cmd_payload_data_26(dataCache_1_io_mem_cmd_payload_data[26]),
	.dataCache_1_io_mem_cmd_payload_data_28(dataCache_1_io_mem_cmd_payload_data[28]),
	.dataCache_1_io_mem_cmd_payload_data_29(dataCache_1_io_mem_cmd_payload_data[29]),
	.dataCache_1_io_mem_cmd_payload_data_30(dataCache_1_io_mem_cmd_payload_data[30]),
	.dataCache_1_io_mem_cmd_payload_data_31(dataCache_1_io_mem_cmd_payload_data[31]),
	._zz_execute_MEMORY_STORE_DATA_RF_10(_zz_execute_MEMORY_STORE_DATA_RF[27]),
	._zz_execute_MEMORY_STORE_DATA_RF_8(_zz_execute_MEMORY_STORE_DATA_RF[25]),
	._zz_execute_MEMORY_STORE_DATA_RF_9(_zz_execute_MEMORY_STORE_DATA_RF[26]),
	._zz_execute_MEMORY_STORE_DATA_RF_12(_zz_execute_MEMORY_STORE_DATA_RF[29]),
	._zz_execute_MEMORY_STORE_DATA_RF_0(_zz_execute_MEMORY_STORE_DATA_RF[17]),
	._zz_execute_MEMORY_STORE_DATA_RF_1(_zz_execute_MEMORY_STORE_DATA_RF[18]),
	._zz_execute_MEMORY_STORE_DATA_RF_3(_zz_execute_MEMORY_STORE_DATA_RF[20]),
	._zz_execute_MEMORY_STORE_DATA_RF_2(_zz_execute_MEMORY_STORE_DATA_RF[19]),
	._zz_execute_MEMORY_STORE_DATA_RF_4(_zz_execute_MEMORY_STORE_DATA_RF[21]),
	._zz_execute_MEMORY_STORE_DATA_RF_5(_zz_execute_MEMORY_STORE_DATA_RF[22]),
	.decode_to_execute_PC_0_0_mod_8(decode_to_execute_PC_0_0_mod[8]),
	.decode_to_execute_PC_0_0_mod_7(decode_to_execute_PC_0_0_mod[7]),
	.decode_to_execute_PC_0_0_mod_4(decode_to_execute_PC_0_0_mod[4]),
	.decode_to_execute_PC_0_0_mod_2(decode_to_execute_PC_0_0_mod[2]),
	.decode_to_execute_PC_0_0_mod_1(decode_to_execute_PC_0_0_mod[1]),
	.decode_to_execute_PC_0_0_mod_0(decode_to_execute_PC_0_0_mod[0]),
	.decode_to_execute_PC_mod({decode_to_execute_PC_mod[19], N_22634, N_22633, decode_to_execute_PC_mod[16:0]}),
	.execute_RS2_0(execute_RS2[3]),
	.execute_RS2_6(execute_RS2[9]),
	.execute_RS2_10(execute_RS2[13]),
	.execute_RS2_5(execute_RS2[8]),
	.decode_to_execute_PC_0_mod_0_0(decode_to_execute_PC_0_mod_0[18]),
	.main_storage(main_storage[13:0]),
	.main_chaser(main_chaser[13:0]),
	.main_basesoc_tx_data(main_basesoc_tx_data[7:0]),
	.execute_to_memory_ENV_CTRL_0(execute_to_memory_ENV_CTRL[0]),
	.decode_to_execute_ENV_CTRL(decode_to_execute_ENV_CTRL[1:0]),
	.memory_to_writeBack_INSTRUCTION_6(memory_to_writeBack_INSTRUCTION[13]),
	.memory_to_writeBack_INSTRUCTION_5(memory_to_writeBack_INSTRUCTION[12]),
	.memory_to_writeBack_INSTRUCTION_7(memory_to_writeBack_INSTRUCTION[14]),
	.memory_to_writeBack_INSTRUCTION_21(memory_to_writeBack_INSTRUCTION[28]),
	.memory_to_writeBack_INSTRUCTION_22(memory_to_writeBack_INSTRUCTION[29]),
	.memory_to_writeBack_INSTRUCTION_3(memory_to_writeBack_INSTRUCTION[10]),
	.memory_to_writeBack_INSTRUCTION_4(memory_to_writeBack_INSTRUCTION[11]),
	.memory_to_writeBack_INSTRUCTION_1(memory_to_writeBack_INSTRUCTION[8]),
	.memory_to_writeBack_INSTRUCTION_2(memory_to_writeBack_INSTRUCTION[9]),
	.memory_to_writeBack_INSTRUCTION_0(memory_to_writeBack_INSTRUCTION[7]),
	.HazardSimplePlugin_writeBackBuffer_payload_address(HazardSimplePlugin_writeBackBuffer_payload_address[4:0]),
	.CsrPlugin_mtval({CsrPlugin_mtval[30:29], N_22638, CsrPlugin_mtval[27:19], N_22637, CsrPlugin_mtval[17:15], N_22636, CsrPlugin_mtval[13:11], N_22635, CsrPlugin_mtval[9:1]}),
	.CsrPlugin_mcause_exceptionCode(CsrPlugin_mcause_exceptionCode[3:1]),
	.CsrPlugin_mstatus_MPP(CsrPlugin_mstatus_MPP[1:0]),
	.un1_main_basesoc_bus_errors_1_0(un1_main_basesoc_bus_errors_1_0[31:0]),
	.CsrPlugin_mepc(CsrPlugin_mepc[31:1]),
	.builder_csr_bankarray_interface1_bank_bus_dat_r(builder_csr_bankarray_interface1_bank_bus_dat_r[13:0]),
	.builder_csr_bankarray_interface0_bank_bus_dat_r({builder_csr_bankarray_interface0_bank_bus_dat_r[31:2], N_22639, builder_csr_bankarray_interface0_bank_bus_dat_r[0]}),
	.execute_to_memory_BRANCH_CALC(execute_to_memory_BRANCH_CALC[31:1]),
	.un1_IBusCachedPlugin_cache_io_cpu_decode_data_9_0(un1_IBusCachedPlugin_cache_io_cpu_decode_data_9[0]),
	.memory_to_writeBack_ENV_CTRL_0(memory_to_writeBack_ENV_CTRL[0]),
	.dsp_join_kb_11({dsp_join_kb_11[19:18], N_22640, dsp_join_kb_11[16:0]}),
	.dsp_join_kb_12_0(dsp_join_kb_12[0]),
	.dsp_join_kb_12_8(dsp_join_kb_12[8]),
	.dsp_join_kb_12_4(dsp_join_kb_12[4]),
	.dsp_join_kb_12_7(dsp_join_kb_12[7]),
	.dsp_join_kb_12_2(dsp_join_kb_12[2]),
	.dsp_join_kb_12_3(dsp_join_kb_12[3]),
	.dsp_join_kb_12_1(dsp_join_kb_12[1]),
	.dsp_split_kb_9(dsp_split_kb_9[31:0]),
	.execute_MUL_HH_1(execute_MUL_HH_1[31:0]),
	.main_dataout1(main_dataout1[31:0]),
	.main_dataout0(main_dataout0[31:0]),
	._zz_execute_SRC2_5_3(_zz_execute_SRC2_5[3]),
	._zz_execute_SRC2_5_2(_zz_execute_SRC2_5[2]),
	._zz_execute_SRC2_5_4(_zz_execute_SRC2_5[4]),
	._zz_execute_SRC2_5_1(_zz_execute_SRC2_5[1]),
	._zz_execute_SRC2_5_0(_zz_execute_SRC2_5[0]),
	._zz_execute_SRC2_5_15(_zz_execute_SRC2_5[15]),
	._zz_execute_SRC2_5_30(_zz_execute_SRC2_5[30]),
	._zz_execute_SRC2_5_29(_zz_execute_SRC2_5[29]),
	._zz_execute_SRC2_5_25(_zz_execute_SRC2_5[25]),
	._zz_execute_SRC2_5_24(_zz_execute_SRC2_5[24]),
	._zz_execute_SRC2_5_18(_zz_execute_SRC2_5[18]),
	._zz_execute_SRC2_5_10(_zz_execute_SRC2_5[10]),
	.decode_to_execute_SRC2_CTRL(decode_to_execute_SRC2_CTRL[1:0]),
	.main_basesoc_tx_count(main_basesoc_tx_count[3:1]),
	.main_basesoc_rx_count(main_basesoc_rx_count[3:1]),
	.builder_array_muxed0({builder_array_muxed0[13:4], N_22641, builder_array_muxed0[2:0]}),
	.dataCache_1_io_mem_cmd_s2mPipe_rData_address(dataCache_1_io_mem_cmd_s2mPipe_rData_address[4:2]),
	.dataCache_1_io_mem_cmd_s2mPipe_rData_size_0(dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
	.rom_dat0(rom_dat0[31:0]),
	.memory_DivPlugin_div_result_mod_Q_4(memory_DivPlugin_div_result_mod_Q[4]),
	.memory_DivPlugin_div_result_mod_Q_3(memory_DivPlugin_div_result_mod_Q[3]),
	.memory_DivPlugin_div_result_mod_Q_27(memory_DivPlugin_div_result_mod_Q[27]),
	.memory_DivPlugin_div_result_mod_Q_5(memory_DivPlugin_div_result_mod_Q[5]),
	.memory_DivPlugin_div_result_mod_Q_26(memory_DivPlugin_div_result_mod_Q[26]),
	.memory_DivPlugin_div_result_mod_Q_30(memory_DivPlugin_div_result_mod_Q[30]),
	.memory_DivPlugin_div_result_mod_Q_31(memory_DivPlugin_div_result_mod_Q[31]),
	.memory_DivPlugin_div_result_mod_Q_29(memory_DivPlugin_div_result_mod_Q[29]),
	.memory_DivPlugin_div_result_mod_Q_1(memory_DivPlugin_div_result_mod_Q[1]),
	.memory_DivPlugin_div_result_mod_Q_28(memory_DivPlugin_div_result_mod_Q[28]),
	.memory_DivPlugin_div_result_mod_Q_0(memory_DivPlugin_div_result_mod_Q[0]),
	.memory_DivPlugin_div_result_mod_Q_2(memory_DivPlugin_div_result_mod_Q[2]),
	.execute_to_memory_SHIFT_RIGHT_31(execute_to_memory_SHIFT_RIGHT[31]),
	.execute_to_memory_SHIFT_RIGHT_4(execute_to_memory_SHIFT_RIGHT[4]),
	.execute_to_memory_SHIFT_RIGHT_3(execute_to_memory_SHIFT_RIGHT[3]),
	.execute_to_memory_SHIFT_RIGHT_27(execute_to_memory_SHIFT_RIGHT[27]),
	.execute_to_memory_SHIFT_RIGHT_5(execute_to_memory_SHIFT_RIGHT[5]),
	.execute_to_memory_SHIFT_RIGHT_26(execute_to_memory_SHIFT_RIGHT[26]),
	.execute_to_memory_SHIFT_RIGHT_30(execute_to_memory_SHIFT_RIGHT[30]),
	.execute_to_memory_SHIFT_RIGHT_29(execute_to_memory_SHIFT_RIGHT[29]),
	.execute_to_memory_SHIFT_RIGHT_1(execute_to_memory_SHIFT_RIGHT[1]),
	.execute_to_memory_SHIFT_RIGHT_28(execute_to_memory_SHIFT_RIGHT[28]),
	.execute_to_memory_SHIFT_RIGHT_0(execute_to_memory_SHIFT_RIGHT[0]),
	.execute_to_memory_SHIFT_RIGHT_2(execute_to_memory_SHIFT_RIGHT[2]),
	.decode_to_execute_SRC1_CTRL_fast(decode_to_execute_SRC1_CTRL_fast[1:0]),
	.execute_RS1_0(execute_RS1[1]),
	.un1_IBusCachedPlugin_cache_io_cpu_decode_data_22_0(un1_IBusCachedPlugin_cache_io_cpu_decode_data_22[0]),
	.execute_to_memory_REGFILE_WRITE_DATA_2(execute_to_memory_REGFILE_WRITE_DATA[2]),
	.execute_to_memory_REGFILE_WRITE_DATA_29(execute_to_memory_REGFILE_WRITE_DATA[29]),
	.execute_to_memory_REGFILE_WRITE_DATA_5(execute_to_memory_REGFILE_WRITE_DATA[5]),
	.execute_to_memory_REGFILE_WRITE_DATA_4(execute_to_memory_REGFILE_WRITE_DATA[4]),
	.execute_to_memory_REGFILE_WRITE_DATA_26(execute_to_memory_REGFILE_WRITE_DATA[26]),
	.execute_to_memory_REGFILE_WRITE_DATA_27(execute_to_memory_REGFILE_WRITE_DATA[27]),
	.execute_to_memory_REGFILE_WRITE_DATA_3(execute_to_memory_REGFILE_WRITE_DATA[3]),
	.execute_to_memory_REGFILE_WRITE_DATA_28(execute_to_memory_REGFILE_WRITE_DATA[28]),
	.execute_to_memory_REGFILE_WRITE_DATA_31(execute_to_memory_REGFILE_WRITE_DATA[31]),
	.execute_to_memory_REGFILE_WRITE_DATA_30(execute_to_memory_REGFILE_WRITE_DATA[30]),
	.execute_to_memory_REGFILE_WRITE_DATA_1(execute_to_memory_REGFILE_WRITE_DATA[1]),
	.execute_to_memory_REGFILE_WRITE_DATA_0(execute_to_memory_REGFILE_WRITE_DATA[0]),
	.dsp_join_kb_9_fast_0(dsp_join_kb_9_fast[5]),
	.builder_shared_dat_r(builder_shared_dat_r[31:0]),
	.main_basesoc_rx_source_payload_data(main_basesoc_rx_source_payload_data[7:0]),
	.main_basesoc_rx_data(main_basesoc_rx_data[7:0]),
	.dsp_join_kb_18({dsp_join_kb_18[18:1], IBusCachedPlugin_predictionJumpInterface_payload[1]}),
	.un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0(un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0),
	.builder_slave_sel_r(builder_slave_sel_r[2:0]),
	._zz_decode_RS2_1_2(_zz_decode_RS2_1[2]),
	._zz_decode_RS2_1_29(_zz_decode_RS2_1[29]),
	._zz_decode_RS2_1_5(_zz_decode_RS2_1[5]),
	._zz_decode_RS2_1_4(_zz_decode_RS2_1[4]),
	._zz_decode_RS2_1_26(_zz_decode_RS2_1[26]),
	._zz_decode_RS2_1_27(_zz_decode_RS2_1[27]),
	._zz_decode_RS2_1_3(_zz_decode_RS2_1[3]),
	._zz_decode_RS2_1_28(_zz_decode_RS2_1[28]),
	._zz_decode_RS2_1_0(_zz_decode_RS2_1[0]),
	._zz_decode_RS2_1_31(_zz_decode_RS2_1[31]),
	._zz_decode_RS2_1_30(_zz_decode_RS2_1[30]),
	._zz_decode_RS2_1_1(_zz_decode_RS2_1[1]),
	.execute_to_memory_REGFILE_WRITE_DATA_m_0(execute_to_memory_REGFILE_WRITE_DATA_m[0]),
	._zz_decode_RS2_1_0_iv_0_26(_zz_decode_RS2_1_0_iv_0[26]),
	._zz_decode_RS2_1_0_iv_0_27(_zz_decode_RS2_1_0_iv_0[27]),
	._zz_decode_RS2_1_0_iv_0_0(_zz_decode_RS2_1_0_iv_0[0]),
	.execute_to_memory_SHIFT_RIGHT_m_0(execute_to_memory_SHIFT_RIGHT_m_0[5:4]),
	.execute_FullBarrelShifterPlugin_reversed_21(execute_FullBarrelShifterPlugin_reversed[31]),
	.execute_FullBarrelShifterPlugin_reversed_0(execute_FullBarrelShifterPlugin_reversed[10]),
	.main_basesoc_timer_reload_storage(main_basesoc_timer_reload_storage[31:0]),
	.N_792_0(N_792_0),
	.dsp_join_kb_2_0(dsp_join_kb_2[0]),
	._zz_execute_SRC1(_zz_execute_SRC1[31:0]),
	.CsrPlugin_csrMapping_readDataInit_8(CsrPlugin_csrMapping_readDataInit[18]),
	.CsrPlugin_csrMapping_readDataInit_1(CsrPlugin_csrMapping_readDataInit[11]),
	.CsrPlugin_csrMapping_readDataInit_0(CsrPlugin_csrMapping_readDataInit[10]),
	.builder_basesoc_adr_8(builder_basesoc_adr_Z[8]),
	.builder_basesoc_adr_2(builder_basesoc_adr[2]),
	.builder_basesoc_adr_3(builder_basesoc_adr[3]),
	.builder_basesoc_adr_4(builder_basesoc_adr[4]),
	.builder_basesoc_adr_5(builder_basesoc_adr[5]),
	.builder_basesoc_adr_0(builder_basesoc_adr[0]),
	.builder_basesoc_adr_1(builder_basesoc_adr[1]),
	.builder_slave_sel_2_0(builder_slave_sel_2_0),
	.builder_count_r_3(builder_count_r_3),
	.builder_count_r_0(builder_count_r_0),
	.decode_to_execute_BRANCH_CTRL_mod_Q_0(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.main_basesoc_timer_value_7(main_basesoc_timer_value_7[31:1]),
	.dsp_join_kb(dsp_join_kb[30:1]),
	.CsrPlugin_mtvec_base(CsrPlugin_mtvec_base[29:0]),
	.builder_slave_sel_r_r_0_a2_0(builder_slave_sel_r_r_0_a2_0),
	.builder_csr_bankarray_dat_r({builder_csr_bankarray_dat_r[7:6], N_22642, builder_csr_bankarray_dat_r[4:1]}),
	._zz_decode_RS2({_zz_decode_RS2[30:29], N_22646, _zz_decode_RS2[27:15], N_22645, _zz_decode_RS2[13:12], N_22644, N_22643, _zz_decode_RS2[9:1]}),
	.execute_SrcPlugin_addSub({execute_SrcPlugin_addSub[30:29], N_22650, execute_SrcPlugin_addSub[27:15], N_22649, execute_SrcPlugin_addSub[13:12], N_22648, N_22647, execute_SrcPlugin_addSub[9:1]}),
	.decode_to_execute_ALU_CTRL(decode_to_execute_ALU_CTRL[1:0]),
	.memory_to_writeBack_REGFILE_WRITE_DATA(memory_to_writeBack_REGFILE_WRITE_DATA[31:0]),
	.CsrPlugin_mepc_7(CsrPlugin_mepc_7[31:1]),
	._zz_CsrPlugin_csrMapping_writeDataSignal(_zz_CsrPlugin_csrMapping_writeDataSignal[31:1]),
	._zz_dBus_cmd_ready(_zz_dBus_cmd_ready[2:0]),
	.memory_to_writeBack_PC(memory_to_writeBack_PC[31:2]),
	._zz_dBus_cmd_ready_5_1(_zz_dBus_cmd_ready_5_1[2:0]),
	.CsrPlugin_mstatus_MPP_10_iv_i(CsrPlugin_mstatus_MPP_10_iv_i[1:0]),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[3]),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8[0]),
	.decode_INSTRUCTION_ANTICIPATED(decode_INSTRUCTION_ANTICIPATED[24:15]),
	.main_basesoc_ibus_adr_1(main_basesoc_ibus_adr[1]),
	.main_basesoc_ibus_adr_0(main_basesoc_ibus_adr[0]),
	.main_basesoc_ibus_adr_10(main_basesoc_ibus_adr[10]),
	.main_basesoc_ibus_adr_13(main_basesoc_ibus_adr[13]),
	.main_basesoc_ibus_adr_2(main_basesoc_ibus_adr[2]),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i_0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_8_1_iv_i[1]),
	.N_443_0(N_443_0),
	._zz_execute_SHIFT_RIGHT_1({_zz_execute_SHIFT_RIGHT_1[32:31], N_22652, _zz_execute_SHIFT_RIGHT_1[29:27], N_22651, _zz_execute_SHIFT_RIGHT_1[25:0]}),
	.main_basesoc_reset_storage(main_basesoc_reset_storage[1:0]),
	.main_basesoc_uart_enable_storage(main_basesoc_uart_enable_storage[1:0]),
	.storage_1_dat1(storage_1_dat1[1:0]),
	.builder_csr_bankarray_interface2_bank_bus_dat_r_11({builder_csr_bankarray_interface2_bank_bus_dat_r_11[31], N_22653, builder_csr_bankarray_interface2_bank_bus_dat_r_11[29:1]}),
	.main_basesoc_timer_value_status({main_basesoc_timer_value_status[31], N_22654, main_basesoc_timer_value_status[29:1]}),
	.builder_csr_bankarray_interface3_bank_bus_dat_r_11(builder_csr_bankarray_interface3_bank_bus_dat_r_11[1:0]),
	._zz_execute_SRC1_0_iv_RNIB4PQ2_0(_zz_execute_SRC1_0_iv_RNIB4PQ2[27]),
	._zz_execute_SRC1_0_iv_RNITNA53_0(_zz_execute_SRC1_0_iv_RNITNA53[20]),
	._zz_execute_SRC1_0_iv_RNISU3R2_0(_zz_execute_SRC1_0_iv_RNISU3R2[19]),
	._zz_execute_SRC1_0_iv_RNILDOQ2_0(_zz_execute_SRC1_0_iv_RNILDOQ2[22]),
	._zz_execute_SRC1_0_iv_RNIEAQB3_0(_zz_execute_SRC1_0_iv_RNIEAQB3[12]),
	._zz_execute_SRC1_0_iv_RNI93S73_0(_zz_execute_SRC1_0_iv_RNI93S73[17]),
	.IBusCachedPlugin_fetchPc_pc_6_0_0(IBusCachedPlugin_fetchPc_pc_6_0[29]),
	.dsp_split_kb_3_43(dsp_split_kb_3_43[28:24]),
	.dsp_split_kb_3_37_0_0(dsp_split_kb_3_37_0[23]),
	.dsp_split_kb_3_41_0(dsp_split_kb_3_41_0[22:19]),
	.dsp_split_kb_3_35_0_0(dsp_split_kb_3_35_0[18]),
	.dsp_split_kb_3_33_0_0(dsp_split_kb_3_33_0[17]),
	.dsp_split_kb_3_31_0_0(dsp_split_kb_3_31_0[16]),
	.dsp_split_kb_3_39_0(dsp_split_kb_3_39_0[15:13]),
	.dsp_split_kb_3_29_0_0(dsp_split_kb_3_29_0[12]),
	.dsp_split_kb_3_27_0_0(dsp_split_kb_3_27_0[11]),
	.dsp_split_kb_0_0_14_0(dsp_split_kb_0_0_14_0[10:7]),
	.dsp_split_kb_1_0_4_0(dsp_split_kb_1_0_4_0[6:1]),
	.io_cpu_fetch_data_regNextWhen_0_0_mod_Q(io_cpu_fetch_data_regNextWhen_0_0_mod_Q[11:3]),
	.dsp_join_kb_3(dsp_join_kb_3[1:0]),
	.IBusCachedPlugin_cache_io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data[6:0]),
	.dsp_join_kb_5_4(dsp_join_kb_5_4[2:0]),
	.sys_clk_0(sys_clk_0),
	.dataCache_1_io_cpu_writeBack_data_15(dataCache_1_io_cpu_writeBack_data[18]),
	.dataCache_1_io_cpu_writeBack_data_0(dataCache_1_io_cpu_writeBack_data[3]),
	.dataCache_1_io_cpu_writeBack_data_16(dataCache_1_io_cpu_writeBack_data[19]),
	.dataCache_1_io_cpu_writeBack_data_8(dataCache_1_io_cpu_writeBack_data[11]),
	.dataCache_1_io_cpu_writeBack_data_24(dataCache_1_io_cpu_writeBack_data[27]),
	.dataCache_1_io_cpu_writeBack_data_1(dataCache_1_io_cpu_writeBack_data[4]),
	.dataCache_1_io_cpu_writeBack_data_17(dataCache_1_io_cpu_writeBack_data[20]),
	.dataCache_1_io_cpu_writeBack_data_9(dataCache_1_io_cpu_writeBack_data[12]),
	.dataCache_1_io_cpu_writeBack_data_25(dataCache_1_io_cpu_writeBack_data[28]),
	.dataCache_1_io_cpu_writeBack_data_3(dataCache_1_io_cpu_writeBack_data[6]),
	.dataCache_1_io_cpu_writeBack_data_19(dataCache_1_io_cpu_writeBack_data[22]),
	.dataCache_1_io_cpu_writeBack_data_11(dataCache_1_io_cpu_writeBack_data[14]),
	.dataCache_1_io_cpu_writeBack_data_27(dataCache_1_io_cpu_writeBack_data[30]),
	.dataCache_1_io_cpu_writeBack_data_5(dataCache_1_io_cpu_writeBack_data[8]),
	.dataCache_1_io_cpu_writeBack_data_21(dataCache_1_io_cpu_writeBack_data[24]),
	.dataCache_1_io_cpu_writeBack_data_14(dataCache_1_io_cpu_writeBack_data[17]),
	.dataCache_1_io_cpu_writeBack_data_18(dataCache_1_io_cpu_writeBack_data[21]),
	.dataCache_1_io_cpu_writeBack_data_20(dataCache_1_io_cpu_writeBack_data[23]),
	.dataCache_1_io_cpu_writeBack_data_22(dataCache_1_io_cpu_writeBack_data[25]),
	.dataCache_1_io_cpu_writeBack_data_23(dataCache_1_io_cpu_writeBack_data[26]),
	.dataCache_1_io_cpu_writeBack_data_26(dataCache_1_io_cpu_writeBack_data[29]),
	.dataCache_1_io_cpu_writeBack_data_28(dataCache_1_io_cpu_writeBack_data[31]),
	.dataCache_1_io_cpu_writeBack_data_13(dataCache_1_io_cpu_writeBack_data[16]),
	._zz_decode_RS2_2(_zz_decode_RS2_2[31:0]),
	.decode_to_execute_SRC1_CTRL(decode_to_execute_SRC1_CTRL[1:0]),
	.decode_to_execute_ALU_BITWISE_CTRL_0(decode_to_execute_ALU_BITWISE_CTRL[0]),
	.stageB_dataReadRsp_0_0(stageB_dataReadRsp_0[0]),
	.stageB_dataReadRsp_0_16(stageB_dataReadRsp_0[16]),
	.stageB_dataReadRsp_0_9(stageB_dataReadRsp_0[9]),
	.stageB_dataReadRsp_0_25(stageB_dataReadRsp_0[25]),
	.stageB_dataReadRsp_0_1(stageB_dataReadRsp_0[1]),
	.stageB_dataReadRsp_0_17(stageB_dataReadRsp_0[17]),
	.stageB_dataReadRsp_0_13(stageB_dataReadRsp_0[13]),
	.stageB_dataReadRsp_0_29(stageB_dataReadRsp_0[29]),
	.stageB_dataReadRsp_0_5(stageB_dataReadRsp_0[5]),
	.stageB_dataReadRsp_0_21(stageB_dataReadRsp_0[21]),
	.stageB_dataReadRsp_0_15(stageB_dataReadRsp_0[15]),
	.stageB_dataReadRsp_0_31(stageB_dataReadRsp_0[31]),
	.stageB_dataReadRsp_0_7(stageB_dataReadRsp_0[7]),
	.stageB_dataReadRsp_0_23(stageB_dataReadRsp_0[23]),
	.dsp_join_kb_9_0(dsp_join_kb_9[5]),
	.builder_slave_sel_2_0_a2_0_8_0(builder_slave_sel_2_0_a2_0_8[0]),
	.decode_to_execute_INSTRUCTION_mod_Q(decode_to_execute_INSTRUCTION_mod_Q[2:0]),
	.decode_to_execute_INSTRUCTION_0_mod_0_Q_0(decode_to_execute_INSTRUCTION_0_mod_0_Q[0]),
	.decode_to_execute_INSTRUCTION_0_mod_1_Q(decode_to_execute_INSTRUCTION_0_mod_1_Q[2:0]),
	.decode_to_execute_INSTRUCTION_0_mod_Q(decode_to_execute_INSTRUCTION_0_mod_Q[1:0]),
	._zz_writeBack_DBusCachedPlugin_rspShifted_0(_zz_writeBack_DBusCachedPlugin_rspShifted[2]),
	._zz_writeBack_DBusCachedPlugin_rspShifted_5(_zz_writeBack_DBusCachedPlugin_rspShifted[7]),
	.decode_to_execute_SHIFT_CTRL(decode_to_execute_SHIFT_CTRL[1:0]),
	.execute_to_memory_SHIFT_CTRL(execute_to_memory_SHIFT_CTRL[1:0]),
	.loader_counter_valueNext(loader_counter_valueNext[1:0]),
	.loader_counter_value(loader_counter_value[1:0]),
	.io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_d0(io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9[6]),
	.io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0_0(io_cpu_fetch_data_regNextWhen_0_0_mod_RNINKS9_0[6]),
	.dsp_join_kb_6_2(dsp_join_kb_6_2[2:0]),
	.dsp_join_kb_8(dsp_join_kb_8[9:0]),
	.dsp_join_kb_7(dsp_join_kb_7[19:0]),
	.dsp_join_kb_0(dsp_join_kb_0[30:0]),
	.main_basesoc_dbus_dat_w({main_basesoc_dbus_dat_w[31:27], N_22655, main_basesoc_dbus_dat_w[25:0]}),
	._zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK_0(_zz__zz_decode_IS_RS2_SIGNED_79_1_i_o4_RNIV4LK[0]),
	.io_cpu_fetch_data_regNextWhen_RNIRT34_0(io_cpu_fetch_data_regNextWhen_RNIRT34[3]),
	._zz__zz_decode_IS_RS2_SIGNED_121_0(_zz__zz_decode_IS_RS2_SIGNED_121[0]),
	.dsp_join_kb_4(dsp_join_kb_4[1:0]),
	.io_cpu_fetch_data_regNextWhen_0_0_mod_i_0(io_cpu_fetch_data_regNextWhen_0_0_mod_i[4]),
	.N_137_i(N_137_i),
	.N_1219_i(N_1219_i),
	.N_120_i(N_120_i),
	.N_121_i(N_121_i),
	.N_1218_i(N_1218_i),
	.N_123_i(N_123_i),
	.N_124_i(N_124_i),
	.execute_CsrPlugin_csr_4032_2(execute_CsrPlugin_csr_4032_2),
	.execute_CsrPlugin_csr_3008_2(execute_CsrPlugin_csr_3008_2),
	.stageB_unaligned(stageB_unaligned),
	.un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3),
	.N_3960_rep2(N_3960_rep2),
	.N_3960_rep1(N_3960_rep1),
	.N_3960_fast(N_3960_fast),
	.N_1210_i_rep2(N_1210_i_rep2),
	.N_1210_i_rep1(N_1210_i_rep1),
	.N_1210_i_fast(N_1210_i_fast),
	.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso(builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso),
	.execute_BRANCH_DO_1z(execute_BRANCH_DO),
	.N_717(N_717),
	.N_1007(N_1007),
	.IBusCachedPlugin_fetchPc_pc_cry_5_0_S0(IBusCachedPlugin_fetchPc_pc_cry_5_0_S0),
	.N_1010(N_1010),
	.IBusCachedPlugin_fetchPc_pc_cry_7_0_S1(IBusCachedPlugin_fetchPc_pc_cry_7_0_S1),
	.N_1005(N_1005),
	.IBusCachedPlugin_fetchPc_pc_cry_3_0_S0(IBusCachedPlugin_fetchPc_pc_cry_3_0_S0),
	.dsp_split_kb_38(dsp_split_kb_38),
	.IBusCachedPlugin_fetchPc_pc_cry_0_0_S1(IBusCachedPlugin_fetchPc_pc_cry_0_0_S1),
	.N_1011(N_1011),
	.IBusCachedPlugin_fetchPc_pc_cry_9_0_S0(IBusCachedPlugin_fetchPc_pc_cry_9_0_S0),
	.N_1009(N_1009),
	.IBusCachedPlugin_fetchPc_pc_cry_7_0_S0(IBusCachedPlugin_fetchPc_pc_cry_7_0_S0),
	.N_5210(N_5210),
	.IBusCachedPlugin_fetchPc_pc_cry_5_0_S1(IBusCachedPlugin_fetchPc_pc_cry_5_0_S1),
	.N_1006(N_1006),
	.IBusCachedPlugin_fetchPc_pc_cry_3_0_S1(IBusCachedPlugin_fetchPc_pc_cry_3_0_S1),
	.N_1003(N_1003),
	.IBusCachedPlugin_fetchPc_pc_cry_1_0_S0(IBusCachedPlugin_fetchPc_pc_cry_1_0_S0),
	.N_5209(N_5209),
	.IBusCachedPlugin_fetchPc_pc_cry_1_0_S1(IBusCachedPlugin_fetchPc_pc_cry_1_0_S1),
	.DBusCachedPlugin_exceptionBus_valid_RNIUK6B1_1z(DBusCachedPlugin_exceptionBus_valid_RNIUK6B1),
	.main_basesoc_uart_tx_fifo_syncfifo_re_1z(main_basesoc_uart_tx_fifo_syncfifo_re),
	.execute_CsrPlugin_csr_834_2_1z(execute_CsrPlugin_csr_834_2),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8_1z(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8),
	.builder_csr_bankarray_csrbank3_sel_a0_a0_3_4(builder_csr_bankarray_csrbank3_sel_a0_a0_3_4),
	.when_Pipeline_l151_2_1z(when_Pipeline_l151_2),
	.builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0(builder_csr_bankarray_interface0_bank_bus_dat_r9_1_0),
	.memory_to_writeBack_REGFILE_WRITE_VALID(memory_to_writeBack_REGFILE_WRITE_VALID),
	.main_basesoc_rx_tick_0_1z(main_basesoc_rx_tick_0),
	.un5_main_basesoc_rx_phase_cry_31(un5_main_basesoc_rx_phase_cry_31),
	.main_basesoc_tx_tick_0_1z(main_basesoc_tx_tick_0),
	.un5_main_basesoc_tx_phase_cry_31(un5_main_basesoc_tx_phase_cry_31),
	.un1_IBusCachedPlugin_cache_io_cpu_decode_data_10_1z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_10),
	._zz_memory_DivPlugin_rs2_1z(_zz_memory_DivPlugin_rs2),
	.decode_to_execute_IS_RS1_SIGNED(decode_to_execute_IS_RS1_SIGNED),
	.main_basesoc_timer_pending_re(main_basesoc_timer_pending_re),
	.main_basesoc_timer_pending_r(main_basesoc_timer_pending_r),
	.main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa_1z(main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa),
	.main_basesoc_timer_irq_1z(main_basesoc_timer_irq),
	.main_basesoc_timer_enable_storage(main_basesoc_timer_enable_storage),
	.main_basesoc_rx_count_rs232phyrx_next_value_ce0_1z(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
	.main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa_1z(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.main_basesoc_uart_pending_re(main_basesoc_uart_pending_re),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_wr_1z(dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
	.dataCache_1_io_mem_cmd_rValid(dataCache_1_io_mem_cmd_rValid),
	.dataCache_1_io_mem_cmd_rData_wr(dataCache_1_io_mem_cmd_rData_wr),
	.builder_grant_fast(builder_grant_fast),
	.N_723(N_723),
	.N_724(N_724),
	.N_729(N_729),
	.decode_to_execute_SRC2_CTRL_1_rep1(decode_to_execute_SRC2_CTRL_1_rep1),
	.N_732(N_732),
	.decode_to_execute_SRC2_CTRL_1_rep2(decode_to_execute_SRC2_CTRL_1_rep2),
	.N_722(N_722),
	.N_728(N_728),
	.N_727(N_727),
	.N_718(N_718),
	.user_led13_c(user_led13_c),
	.user_led12_c(user_led12_c),
	.user_led11_c(user_led11_c),
	.user_led10_c(user_led10_c),
	.user_led9_c(user_led9_c),
	.user_led8_c(user_led8_c),
	.user_led7_c(user_led7_c),
	.user_led6_c(user_led6_c),
	.user_led5_c(user_led5_c),
	.user_led4_c(user_led4_c),
	.user_led3_c(user_led3_c),
	.user_led2_c(user_led2_c),
	.user_led1_c(user_led1_c),
	.user_led0_c(user_led0_c),
	.main_mode(main_mode),
	.N_721(N_721),
	.N_719(N_719),
	.main_basesoc_tx_data_rs232phytx_next_value_ce2_1_1z(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.builder_count_1(builder_count_1),
	.execute_CsrPlugin_csr_836(execute_CsrPlugin_csr_836),
	.CsrPlugin_mie_MTIE(CsrPlugin_mie_MTIE),
	.dsp_split_kb_28(dsp_split_kb_28),
	.CsrPlugin_pipelineLiberator_pcValids_2(CsrPlugin_pipelineLiberator_pcValids_2),
	.execute_CsrPlugin_csr_834(execute_CsrPlugin_csr_834),
	.main_basesoc_reset_re(main_basesoc_reset_re),
	.un1__zz__zz_decode_IS_RS2_SIGNED_44_1z(un1__zz__zz_decode_IS_RS2_SIGNED_44),
	.main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i_1z(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i),
	.serial_tx_4(serial_tx_4),
	.main_basesoc_uart_irq_1z(main_basesoc_uart_irq),
	._zz_when_CsrPlugin_l952_1_i_1z(_zz_when_CsrPlugin_l952_1_i),
	.HazardSimplePlugin_writeBackBuffer_valid(HazardSimplePlugin_writeBackBuffer_valid),
	.decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
	.stageB_flusher_waitDone(stageB_flusher_waitDone),
	.un1_IBusCachedPlugin_cache_io_cpu_decode_data_31_1z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_31),
	.execute_CsrPlugin_csr_3264(execute_CsrPlugin_csr_3264),
	.execute_CsrPlugin_csr_835(execute_CsrPlugin_csr_835),
	.main_basesoc_tx_tick(main_basesoc_tx_tick),
	.main_basesoc_rx_tick(main_basesoc_rx_tick),
	.un1_main_basesoc_uart_rx_fifo_level0(un1_main_basesoc_uart_rx_fifo_level0),
	.un1_IBusCachedPlugin_cache_io_cpu_decode_data_21(un1_IBusCachedPlugin_cache_io_cpu_decode_data_21),
	.N_1131(N_1131),
	.N_1146(N_1146),
	.IBusCachedPlugin_injector_nextPcCalc_valids_1(IBusCachedPlugin_injector_nextPcCalc_valids_1),
	.un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0_1z(un1__zz__zz_decode_IS_RS2_SIGNED_109_i_0),
	.CO0_0_0(CO0_0),
	.CO0_0(CO0),
	.decode_to_execute_SRC1_CTRL_1_rep2(decode_to_execute_SRC1_CTRL_1_rep2),
	.decode_to_execute_SRC1_CTRL_0_rep2(decode_to_execute_SRC1_CTRL_0_rep2),
	._zz_dBus_cmd_ready_5_0(_zz_dBus_cmd_ready_5_0),
	.when_MulDivIterativePlugin_l128_1z(when_MulDivIterativePlugin_l128),
	._zz_decode_RS2_1_1_sqmuxa_1z(_zz_decode_RS2_1_1_sqmuxa),
	.execute_CsrPlugin_csr_835_2_1z(execute_CsrPlugin_csr_835_2),
	.execute_CsrPlugin_csr_833_2_1z(execute_CsrPlugin_csr_833_2),
	.execute_CsrPlugin_csr_773_2_1z(execute_CsrPlugin_csr_773_2),
	.execute_CsrPlugin_csr_772_2_1z(execute_CsrPlugin_csr_772_2),
	.execute_CsrPlugin_csr_836_2_1z(execute_CsrPlugin_csr_836_2),
	.execute_CsrPlugin_csr_768_2_1z(execute_CsrPlugin_csr_768_2),
	.execute_CsrPlugin_csr_4032(execute_CsrPlugin_csr_4032),
	.decode_RS2_0_sqmuxa_1z(decode_RS2_0_sqmuxa),
	.decode_RS1_0_sqmuxa_1z(decode_RS1_0_sqmuxa),
	.decode_RS1_0_sqmuxa_3_1z(decode_RS1_0_sqmuxa_3),
	.un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4_1z(un1_IBusCachedPlugin_cache_io_cpu_decode_data_23_0_a2_0_a4),
	.decode_RS2_0_sqmuxa_3_1z(decode_RS2_0_sqmuxa_3),
	.un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i),
	.un1_main_basesoc_uart_tx_fifo_level0(un1_main_basesoc_uart_tx_fifo_level0_1z),
	.un10__zz__zz_decode_IS_RS2_SIGNED_10_i(un10__zz__zz_decode_IS_RS2_SIGNED_10_i),
	.N_66(N_66),
	.decode_to_execute_SRC2_CTRL_0_rep1(decode_to_execute_SRC2_CTRL_0_rep1),
	.dsp_join_kb_9_5_rep1(dsp_join_kb_9_5_rep1),
	.decode_to_execute_SRC1_CTRL_1_rep1(decode_to_execute_SRC1_CTRL_1_rep1),
	.decode_to_execute_SRC1_CTRL_0_rep1(decode_to_execute_SRC1_CTRL_0_rep1),
	.main_basesoc_uart_rx_fifo_syncfifo_re_1z(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CsrPlugin_interrupt_valid_7_1z(CsrPlugin_interrupt_valid_7),
	.un1_CsrPlugin_interrupt_valid21_1z(un1_CsrPlugin_interrupt_valid21),
	.CsrPlugin_hadException(CsrPlugin_hadException),
	.dsp_join_kb_9_5_rep2(dsp_join_kb_9_5_rep2),
	.decode_to_execute_SRC_USE_SUB_LESS(decode_to_execute_SRC_USE_SUB_LESS),
	.N_4148(N_4148),
	.un4__zz__zz_decode_IS_RS2_SIGNED_64_i(un4__zz__zz_decode_IS_RS2_SIGNED_64_i),
	.N_3480(N_3480),
	.execute_CsrPlugin_csr_3264_2(execute_CsrPlugin_csr_3264_2),
	.main_basesoc_uart_rx_fifo_wrport_we_1z(main_basesoc_uart_rx_fifo_wrport_we),
	.builder_grant_rep2(builder_grant_rep2),
	.loader_valid_regNext(loader_valid_regNext),
	.io_cpu_redo_0_sqmuxa_1(io_cpu_redo_0_sqmuxa_1),
	.un4__zz__zz_decode_IS_RS2_SIGNED_20_i_1z(un4__zz__zz_decode_IS_RS2_SIGNED_20_i),
	.un11_decode_CSR_WRITE_OPCODE_i(un11_decode_CSR_WRITE_OPCODE_i),
	.un4__zz__zz_decode_IS_RS2_SIGNED_17_i(un4__zz__zz_decode_IS_RS2_SIGNED_17_i),
	.builder_basesoc_rs232phytx_state(builder_basesoc_rs232phytx_state),
	._zz_decode_RS2_1_0_sqmuxa_1z(_zz_decode_RS2_1_0_sqmuxa),
	.when_DBusCachedPlugin_l458_i_1z(when_DBusCachedPlugin_l458_i),
	.when_DataCache_l980(when_DataCache_l980),
	.N_6_mux(N_6_mux),
	.when_DBusCachedPlugin_l458_537_1z(when_DBusCachedPlugin_l458_537),
	.N_1210_i(N_1210_i),
	.main_basesoc_bus_errors_0_sqmuxa_1z(main_basesoc_bus_errors_0_sqmuxa),
	.when_HazardSimplePlugin_l57_2_1z(when_HazardSimplePlugin_l57_2),
	.un4__zz__zz_decode_IS_RS2_SIGNED_77_i(un4__zz__zz_decode_IS_RS2_SIGNED_77_i),
	.N_4059_i(N_4059_i),
	.main_wren0(main_wren0),
	.main_basesoc_timer_value_7_0_0(main_basesoc_timer_value_7_0_0),
	.main_wren0_0_a2_1_0_1z(main_wren0_0_a2_1_0),
	.when_DBusCachedPlugin_l458_RNIT1AA1_1z(when_DBusCachedPlugin_l458_RNIT1AA1),
	.builder_done_1z(builder_done),
	.main_wren1(main_wren1),
	.main_basesoc_ram_bus_ack_r_1z(main_basesoc_ram_bus_ack_r),
	.main_basesoc_ram_bus_ack(main_basesoc_ram_bus_ack),
	.N_56(N_56),
	.N_52(N_52),
	.IBusCachedPlugin_decodeExceptionPort_valid_1z(IBusCachedPlugin_decodeExceptionPort_valid),
	.execute_CsrPlugin_csr_768(execute_CsrPlugin_csr_768),
	.builder_count_1_cry_11_0_S1(builder_count_1_cry_11_0_S1),
	.builder_count_1_cry_15_0_S0(builder_count_1_cry_15_0_S0),
	.execute_arbitration_isStuck_i(execute_arbitration_isStuck_i),
	.memory_DivPlugin_rs1_0_sqmuxa(memory_DivPlugin_rs1_0_sqmuxa),
	.execute_SrcPlugin_less(execute_SrcPlugin_less),
	.execute_BranchPlugin_eq(execute_BranchPlugin_eq),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz_1z(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_tz),
	.main_basesoc_timer_en_storage(main_basesoc_timer_en_storage),
	.builder_basesoc_next_state_1_sqmuxa_1_1z(builder_basesoc_next_state_1_sqmuxa_1),
	.N_103(N_103),
	.main_bus_ack_r_0_a2_1z(main_bus_ack_r_0_a2),
	.main_bus_ack(main_bus_ack),
	.N_1212(N_1212),
	.builder_csr_bankarray_sel_r_r_0_a2_1z(builder_csr_bankarray_sel_r_r_0_a2),
	.iBusWishbone_STB_RNIBI961_1z(iBusWishbone_STB_RNIBI961),
	.m71(m71),
	.N_152_i(N_152_i),
	.builder_wait(builder_wait),
	.N_55(N_55),
	.N_48(N_48),
	.CsrPlugin_mie_MSIE_0_sqmuxa_1z(CsrPlugin_mie_MSIE_0_sqmuxa),
	.execute_CsrPlugin_csr_772(execute_CsrPlugin_csr_772),
	._zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa_1z(_zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa),
	.execute_CsrPlugin_csr_3008(execute_CsrPlugin_csr_3008),
	.decode_to_execute_CSR_WRITE_OPCODE(decode_to_execute_CSR_WRITE_OPCODE),
	.builder_basesoc_next_state_0_sqmuxa_0_a2dup_1z(builder_basesoc_next_state_0_sqmuxa_0_a2dup),
	.IBusCachedPlugin_injector_nextPcCalc_valids_1_6_1z(IBusCachedPlugin_injector_nextPcCalc_valids_1_6),
	.dataCache_1_io_cpu_writeBack_unalignedAccess(dataCache_1_io_cpu_writeBack_unalignedAccess),
	.dataCache_1_io_cpu_writeBack_accessError(dataCache_1_io_cpu_writeBack_accessError),
	.dataCache_1_io_cpu_redo(dataCache_1_io_cpu_redo),
	.main_m1_e_0_1(main_m1_e_0_1),
	.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0(builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8_6_1z(builder_csr_bankarray_interface0_bank_bus_dat_r8_6),
	.main_bus_ack_r_0_o2_RNILKOR1_1z(main_bus_ack_r_0_o2_RNILKOR1),
	.N_175(N_175),
	.builder_slave_sel_r_r_0_a2_0_out(builder_slave_sel_r_r_0_a2_0_out),
	.main_bus_ack_r_0_o2_RNIONOR1_1z(main_bus_ack_r_0_o2_RNIONOR1),
	.N_167(N_167),
	.N_2590(N_2590),
	.N_2622(N_2622),
	.N_2654(N_2654),
	.N_2686(N_2686),
	.N_2718(N_2718),
	.N_2750(N_2750),
	.N_2782(N_2782),
	.N_2814(N_2814),
	.N_2846(N_2846),
	.N_2878(N_2878),
	.N_2910(N_2910),
	.N_2942(N_2942),
	.N_2974(N_2974),
	.N_3006(N_3006),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIU1922_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIU1922),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIKN822_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIKN822),
	.DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNI95PQ1),
	.DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNI70MQ1),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIPS822_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIPS822),
	.DBusCachedPlugin_exceptionBus_valid_5_RNI359V1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNI359V1),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIUV8V1),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIPQ8V1),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIAHLV1),
	.DBusCachedPlugin_exceptionBus_valid_5_RNIOD732_1z(DBusCachedPlugin_exceptionBus_valid_5_RNIOD732),
	.DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1_1z(DBusCachedPlugin_exceptionBus_valid_5_RNI2RLQ1),
	.N_3422(N_3422),
	.N_3102(N_3102),
	.iBusWishbone_STB_RNI5OKN_1z(iBusWishbone_STB_RNI5OKN),
	.main_basesoc_ibus_cyc(main_basesoc_ibus_cyc),
	._zz_dBus_rsp_valid_2_1z(_zz_dBus_rsp_valid_2),
	.main_basesoc_dbus_we(main_basesoc_dbus_we),
	.lastStageRegFileWrite_valid_2_1z(lastStageRegFileWrite_valid_2),
	.CsrPlugin_mstatus_MPIE_10(CsrPlugin_mstatus_MPIE_10),
	.CsrPlugin_mstatus_MIE_10(CsrPlugin_mstatus_MIE_10),
	.CsrPlugin_mstatus_MPIE(CsrPlugin_mstatus_MPIE),
	.dataCache_1_io_mem_cmd_s2mPipe_ready_i(dataCache_1_io_mem_cmd_s2mPipe_ready_i),
	.main_basesoc_dbus_cyc(main_basesoc_dbus_cyc),
	.CsrPlugin_mepc_1_sqmuxa_i_1z(CsrPlugin_mepc_1_sqmuxa_i),
	.execute_CsrPlugin_writeEnable_1z(execute_CsrPlugin_writeEnable),
	.execute_CsrPlugin_csr_833(execute_CsrPlugin_csr_833),
	.CsrPlugin_mstatus_MIE_2_sqmuxa_i_1z(CsrPlugin_mstatus_MIE_2_sqmuxa_i),
	.when_CsrPlugin_l1019_1z(when_CsrPlugin_l1019),
	.N_32(N_32),
	.N_59(N_59),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
	.IBusCachedPlugin_decodePrediction_cmd_hadBranch_1z(IBusCachedPlugin_decodePrediction_cmd_hadBranch),
	.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
	.IBusCachedPlugin_fetchPc_pc_cry_25_0_S0(IBusCachedPlugin_fetchPc_pc_cry_25_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_23_0_S1(IBusCachedPlugin_fetchPc_pc_cry_23_0_S1),
	.IBusCachedPlugin_fetchPc_pc_s_29_0_S0(IBusCachedPlugin_fetchPc_pc_s_29_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_23_0_S0(IBusCachedPlugin_fetchPc_pc_cry_23_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_27_0_S1(IBusCachedPlugin_fetchPc_pc_cry_27_0_S1),
	.IBusCachedPlugin_fetchPc_pc_cry_27_0_S0(IBusCachedPlugin_fetchPc_pc_cry_27_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_25_0_S1(IBusCachedPlugin_fetchPc_pc_cry_25_0_S1),
	.IBusCachedPlugin_fetchPc_pc_cry_15_0_S1(IBusCachedPlugin_fetchPc_pc_cry_15_0_S1),
	.IBusCachedPlugin_fetchPc_pc_cry_21_0_S1(IBusCachedPlugin_fetchPc_pc_cry_21_0_S1),
	.IBusCachedPlugin_fetchPc_pc_cry_15_0_S0(IBusCachedPlugin_fetchPc_pc_cry_15_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_21_0_S0(IBusCachedPlugin_fetchPc_pc_cry_21_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_19_0_S0(IBusCachedPlugin_fetchPc_pc_cry_19_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_13_0_S1(IBusCachedPlugin_fetchPc_pc_cry_13_0_S1),
	.IBusCachedPlugin_fetchPc_pc_cry_17_0_S0(IBusCachedPlugin_fetchPc_pc_cry_17_0_S0),
	.IBusCachedPlugin_fetchPc_pc_cry_17_0_S1(IBusCachedPlugin_fetchPc_pc_cry_17_0_S1),
	.IBusCachedPlugin_fetchPc_pc_cry_19_0_S1(IBusCachedPlugin_fetchPc_pc_cry_19_0_S1),
	.writeBack_arbitration_isValid_5_1z(writeBack_arbitration_isValid_5),
	.when_Pipeline_l151_1_1z(when_Pipeline_l151_1),
	.when_Pipeline_l124_2_1z(when_Pipeline_l124_2),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2_1z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_2),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i(CsrPlugin_exceptionPortCtrl_exceptionContext_code_6_sqmuxa_i),
	.dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i_1z(dataCache_1_io_mem_cmd_rValid_1_sqmuxa_i),
	.dataCache_1_io_mem_cmd_valid(dataCache_1_io_mem_cmd_valid),
	.dataCache_1_io_mem_cmd_s2mPipe_ready_1z(dataCache_1_io_mem_cmd_s2mPipe_ready),
	.iBusWishbone_STB_sx_RNIHJN21_1z(iBusWishbone_STB_sx_RNIHJN21),
	.N_2537_i(N_2537_i),
	.N_5212(N_5212),
	.N_1018(N_1018),
	.N_1021(N_1021),
	.N_5213(N_5213),
	.N_1022(N_1022),
	.N_1027(N_1027),
	.N_1026(N_1026),
	.N_5215(N_5215),
	.N_1030(N_1030),
	.N_5214(N_5214),
	.N_1023(N_1023),
	.N_1019(N_1019),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
	.memory_arbitration_isValid_5_1z(memory_arbitration_isValid_5),
	.N_1025(N_1025),
	.N_1017(N_1017),
	.N_1031(N_1031),
	.N_1029(N_1029),
	.builder_csr_bankarray_csrbank2_reload0_re_1z(builder_csr_bankarray_csrbank2_reload0_re),
	.when_Pipeline_l151_1z(when_Pipeline_l151),
	.memory_to_writeBack_MEMORY_WR(memory_to_writeBack_MEMORY_WR),
	.DBusCachedPlugin_exceptionBus_valid_1z(DBusCachedPlugin_exceptionBus_valid),
	.N_1015(N_1015),
	.IBusCachedPlugin_fetchPc_pc_cry_13_0_S0(IBusCachedPlugin_fetchPc_pc_cry_13_0_S0),
	.execute_arbitration_isValid_5_1z(execute_arbitration_isValid_5),
	.N_1014(N_1014),
	.IBusCachedPlugin_fetchPc_pc_cry_11_0_S1(IBusCachedPlugin_fetchPc_pc_cry_11_0_S1),
	.N_1013(N_1013),
	.IBusCachedPlugin_fetchPc_pc_cry_11_0_S0(IBusCachedPlugin_fetchPc_pc_cry_11_0_S0),
	.N_5211(N_5211),
	.IBusCachedPlugin_fetchPc_pc_cry_9_0_S1(IBusCachedPlugin_fetchPc_pc_cry_9_0_S1),
	.builder_csr_bankarray_interface2_bank_bus_dat_r24(builder_csr_bankarray_interface2_bank_bus_dat_r24),
	.builder_csr_bankarray_interface2_bank_bus_dat_r23(builder_csr_bankarray_interface2_bank_bus_dat_r23),
	.IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i(IBusCachedPlugin_injector_nextPcCalc_valids_1_1_sqmuxa_i),
	.N_122_0(N_122_0),
	.dsp_split_kb_1(dsp_split_kb_1),
	.builder_csr_bankarray_interface2_bank_bus_dat_r20(builder_csr_bankarray_interface2_bank_bus_dat_r20),
	.builder_csr_bankarray_interface0_bank_bus_dat_r9(builder_csr_bankarray_interface0_bank_bus_dat_r9),
	.builder_csr_bankarray_csrbank3_ev_enable0_re_1z(builder_csr_bankarray_csrbank3_ev_enable0_re),
	.builder_csr_bankarray_interface2_bank_bus_dat_r21_2(builder_csr_bankarray_interface2_bank_bus_dat_r21_2_0),
	.builder_csr_bankarray_interface2_bank_bus_dat_r22_1(builder_csr_bankarray_interface2_bank_bus_dat_r22_1),
	.builder_basesoc_we(builder_basesoc_we),
	.when_Fetcher_l158_1z(when_Fetcher_l158),
	.IBusCachedPlugin_fetchPc_booted(IBusCachedPlugin_fetchPc_booted),
	.builder_csr_bankarray_csrbank2_sel_1z(builder_csr_bankarray_csrbank2_sel),
	.builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.builder_csr_bankarray_interface0_bank_bus_dat_r10_1(builder_csr_bankarray_interface0_bank_bus_dat_r10_1),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1(builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4_1z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_4),
	.N_121_0(N_121_0),
	.main_storage_0_sqmuxa_1z(main_storage_0_sqmuxa),
	.sys_rst(sys_rst),
	.builder_csr_bankarray_csrbank1_out0_re_1z(builder_csr_bankarray_csrbank1_out0_re),
	.when_CsrPlugin_l985_i(when_CsrPlugin_l985_i),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8(builder_csr_bankarray_interface0_bank_bus_dat_r8),
	.builder_csr_bankarray_csrbank0_sel_2(builder_csr_bankarray_csrbank0_sel_2),
	.builder_csr_bankarray_csrbank0_sel_1_1z(builder_csr_bankarray_csrbank0_sel_1),
	.builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z),
	.builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa(builder_csr_bankarray_interface2_bank_bus_dat_r_4_sqmuxa),
	.IBusCachedPlugin_fetchPc_output_fire_1_1z(IBusCachedPlugin_fetchPc_output_fire_1),
	._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5_1z(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_5),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5_1z(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_5),
	.CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i_1z(CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i),
	.execute_arbitration_isStuck_1z(execute_arbitration_isStuck),
	.IBusCachedPlugin_iBusRsp_stages_2_output_valid_1z(IBusCachedPlugin_iBusRsp_stages_2_output_valid),
	.CsrPlugin_interrupt_valid(CsrPlugin_interrupt_valid),
	.builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa(builder_csr_bankarray_interface3_bank_bus_dat_r_4_sqmuxa),
	._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_1_sqmuxa_i),
	.CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa_1z(CsrPlugin_exceptionPortCtrl_exceptionValids_decode_1_sqmuxa),
	.builder_csr_bankarray_csrbank3_sel(builder_csr_bankarray_csrbank3_sel),
	.execute_BranchPlugin_eq_0_I_32_1z(execute_BranchPlugin_eq_0_I_32),
	.execute_BranchPlugin_eq_0_I_56_1z(execute_BranchPlugin_eq_0_I_56),
	.execute_BranchPlugin_eq_0_I_82_RNIEITT2_1z(execute_BranchPlugin_eq_0_I_82_RNIEITT2),
	.builder_csr_bankarray_interface0_bank_bus_dat_r10(builder_csr_bankarray_interface0_bank_bus_dat_r10),
	.dsp_split_kb_38_0(dsp_split_kb_38_0),
	.un1_sys_rst_1z(un1_sys_rst),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_5),
	.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
	.N_63(N_63),
	.N_88_0(N_88_0),
	.N_97_0(N_97_0),
	.N_91_0(N_91_0),
	.N_93_0(N_93_0),
	.N_85_0(N_85_0),
	.N_95_0(N_95_0),
	.N_64(N_64),
	.N_89_0(N_89_0),
	.N_81_0(N_81_0),
	.N_62(N_62),
	.N_58(N_58),
	.N_754(N_754),
	.N_753(N_753),
	.N_752(N_752),
	.N_751(N_751),
	.N_28(N_28),
	.N_766(N_766),
	.N_768(N_768),
	.N_769(N_769),
	.N_771(N_771),
	.N_775(N_775),
	.N_776(N_776),
	.N_759(N_759),
	.N_758(N_758),
	.N_757(N_757),
	.N_756(N_756),
	.N_755(N_755),
	.N_765(N_765),
	.N_763(N_763),
	.N_762(N_762),
	.when_CsrPlugin_l1180(when_CsrPlugin_l1180),
	.N_26(N_26),
	.stageB_mmuRsp_isIoAccess_rep1(stageB_mmuRsp_isIoAccess_rep1),
	.stageB_mmuRsp_isIoAccess(stageB_mmuRsp_isIoAccess),
	.decode_to_execute_PREDICTION_HAD_BRANCHED2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.dsp_split_kb_11(dsp_split_kb_11),
	._zz_decode_RS2_2_sn_N_4(_zz_decode_RS2_2_sn_N_4),
	.N_27(N_27),
	.N_29(N_29),
	.un2_execute_FullBarrelShifterPlugin_reversed(un2_execute_FullBarrelShifterPlugin_reversed),
	.N_4084_1_i(N_4084_1_i),
	.un1_CsrPlugin_interrupt_valid21_i_1z(un1_CsrPlugin_interrupt_valid21_i),
	.CsrPlugin_mie_MSIE(CsrPlugin_mie_MSIE),
	.CsrPlugin_mip_MSIP(CsrPlugin_mip_MSIP),
	._zz_when_CsrPlugin_l952_2(_zz_when_CsrPlugin_l952_2),
	._zz_iBus_rsp_valid(_zz_iBus_rsp_valid),
	.decodeStage_hit_error_RNIVE5V_1z(decodeStage_hit_error_RNIVE5V),
	.execute_to_memory_BRANCH_DO(execute_to_memory_BRANCH_DO),
	.N_862(N_862),
	.N_929(N_929),
	.N_863(N_863),
	.N_864(N_864),
	.N_931(N_931),
	.N_865(N_865),
	.N_932(N_932),
	.N_866(N_866),
	.N_933(N_933),
	.N_867(N_867),
	.N_868(N_868),
	.N_935(N_935),
	.N_869(N_869),
	.N_872(N_872),
	.N_939(N_939),
	.N_873(N_873),
	.N_940(N_940),
	.N_875(N_875),
	.N_942(N_942),
	.N_876(N_876),
	.N_943(N_943),
	.N_877(N_877),
	.N_944(N_944),
	.N_879(N_879),
	.N_946(N_946),
	.N_880(N_880),
	.N_947(N_947),
	.N_882(N_882),
	.N_949(N_949),
	.N_883(N_883),
	.N_950(N_950),
	.N_884(N_884),
	.N_951(N_951),
	.N_885(N_885),
	.N_952(N_952),
	.DBusCachedPlugin_exceptionBus_valid_5_1z(DBusCachedPlugin_exceptionBus_valid_5),
	.when_MulPlugin_l147_1z(when_MulPlugin_l147),
	._zz_7(_zz_7),
	.N_936(N_936),
	.N_934(N_934),
	.N_930(N_930),
	._zz_decode_RS2_2_sn_N_2(_zz_decode_RS2_2_sn_N_2),
	.dataCache_1_io_cpu_writeBack_isValid_1z(dataCache_1_io_cpu_writeBack_isValid),
	.N_856(N_856),
	.N_855(N_855),
	.N_857(N_857),
	.N_858(N_858),
	.N_859(N_859),
	.N_860(N_860),
	.memory_to_writeBack_IS_MUL(memory_to_writeBack_IS_MUL),
	.N_861(N_861),
	._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2(_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2),
	.memory_DivPlugin_accumulator_2_sqmuxa_i(memory_DivPlugin_accumulator_2_sqmuxa_i),
	.builder_m2_0_a2_2(builder_m2_0_a2_2),
	.memory_arbitration_isStuck_i(memory_arbitration_isStuck_i),
	.when_DBusCachedPlugin_l458_RNIASQQ_1z(when_DBusCachedPlugin_l458_RNIASQQ),
	.memory_DivPlugin_div_done(memory_DivPlugin_div_done),
	.when_DBusCachedPlugin_l458_1z(when_DBusCachedPlugin_l458),
	.decode_to_execute_INSTRUCTION_13_rep1(decode_to_execute_INSTRUCTION_13_rep1),
	.decode_to_execute_MEMORY_WR(decode_to_execute_MEMORY_WR),
	.N_894(N_894),
	.N_893(N_893),
	.N_892(N_892),
	.N_4151_mux(N_4151_mux),
	.N_890(N_890),
	.N_889(N_889),
	.N_888(N_888),
	.memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
	.writeBack_arbitration_isValid(writeBack_arbitration_isValid),
	.decode_RS1_0_sqmuxa_1_1z(decode_RS1_0_sqmuxa_1),
	.when_HazardSimplePlugin_l48_1_NE(when_HazardSimplePlugin_l48_1_NE),
	.decode_RS2_0_sqmuxa_1_1z(decode_RS2_0_sqmuxa_1),
	.execute_to_memory_REGFILE_WRITE_VALID(execute_to_memory_REGFILE_WRITE_VALID),
	.execute_to_memory_BYPASSABLE_MEMORY_STAGE(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
	.when_HazardSimplePlugin_l51_1_NE(when_HazardSimplePlugin_l51_1_NE),
	.decode_RS1_0_sqmuxa_2_1z(decode_RS1_0_sqmuxa_2),
	.when_HazardSimplePlugin_l48_2_NE(when_HazardSimplePlugin_l48_2_NE),
	.decode_RS2_0_sqmuxa_2_1z(decode_RS2_0_sqmuxa_2),
	.decode_to_execute_REGFILE_WRITE_VALID(decode_to_execute_REGFILE_WRITE_VALID),
	.decode_to_execute_BYPASSABLE_EXECUTE_STAGE(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
	.when_HazardSimplePlugin_l51_2_NE(when_HazardSimplePlugin_l51_2_NE),
	.N_1209_i(N_1209_i),
	.un4__zz__zz_decode_IS_RS2_SIGNED_7_i(un4__zz__zz_decode_IS_RS2_SIGNED_7_i),
	._zz_decode_RS2_1_2_sqmuxa_1z(_zz_decode_RS2_1_2_sqmuxa),
	.execute_to_memory_IS_DIV(execute_to_memory_IS_DIV),
	.memory_arbitration_isValid(memory_arbitration_isValid),
	.BranchPlugin_branchExceptionPort_valid_1z(BranchPlugin_branchExceptionPort_valid),
	.main_cs06(main_cs06),
	.builder_grant_rep1(builder_grant_rep1),
	.CsrPlugin_interrupt_code_0_sqmuxa_1z(CsrPlugin_interrupt_code_0_sqmuxa),
	.CsrPlugin_mie_MEIE(CsrPlugin_mie_MEIE),
	.CsrPlugin_mip_MEIP(CsrPlugin_mip_MEIP),
	.CsrPlugin_mstatus_MIE(CsrPlugin_mstatus_MIE),
	.N_3957(N_3957),
	._zz_decode_RS2_sn_N_5(_zz_decode_RS2_sn_N_5),
	.N_20(N_20),
	.main_basesoc_uart_rx_trigger_d(main_basesoc_uart_rx_trigger_d),
	.main_basesoc_uart_rx_pending(main_basesoc_uart_rx_pending),
	.N_92(N_92),
	.main_basesoc_uart_rx_fifo_readable(main_basesoc_uart_rx_fifo_readable),
	.N_136(N_136),
	.main_basesoc_timer_zero_trigger_1z(main_basesoc_timer_zero_trigger),
	.main_basesoc_timer_zero_trigger_d(main_basesoc_timer_zero_trigger_d),
	.main_basesoc_timer_zero_pending(main_basesoc_timer_zero_pending),
	.N_100(N_100),
	.main_basesoc_uart_tx_trigger_d(main_basesoc_uart_tx_trigger_d),
	.un3_main_basesoc_uart_tx_fifo_syncfifo_writable_1z(un3_main_basesoc_uart_tx_fifo_syncfifo_writable),
	.main_basesoc_uart_tx_pending(main_basesoc_uart_tx_pending),
	.builder_csr_bankarray_sel_r(builder_csr_bankarray_sel_r),
	.N_148(N_148),
	.main_basesoc_uart_tx_fifo_readable(main_basesoc_uart_tx_fifo_readable),
	._zz_decode_RS2_sn_N_4(_zz_decode_RS2_sn_N_4),
	.decode_to_execute_IS_CSR(decode_to_execute_IS_CSR),
	.execute_arbitration_isValid(execute_arbitration_isValid),
	.decode_to_execute_INSTRUCTION_12_rep1(decode_to_execute_INSTRUCTION_12_rep1),
	._zz_dBus_rsp_valid(_zz_dBus_rsp_valid),
	.dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
	.builder_basesoc_state(builder_basesoc_state),
	.IBusCachedPlugin_injector_nextPcCalc_valids_0(IBusCachedPlugin_injector_nextPcCalc_valids_0),
	.N_110(N_110),
	.builder_regs1(builder_regs1),
	.main_basesoc_rx_rx_d(main_basesoc_rx_rx_d),
	.builder_basesoc_rs232phyrx_state(builder_basesoc_rs232phyrx_state),
	.main_basesoc_dbus_ack_i_a2_RNIJJQI_1z(main_basesoc_dbus_ack_i_a2_RNIJJQI),
	.N_1221(N_1221),
	.builder_grant(builder_grant),
	._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
	.N_3958_fast(N_3958_fast),
	.N_3958_rep1(N_3958_rep1),
	.N_3958_rep2(N_3958_rep2),
	.N_3959_fast(N_3959_fast),
	.N_3959_rep1(N_3959_rep1),
	.N_3959_rep2(N_3959_rep2)
);
// @47:1668
  DataCache dataCache_1 (
	.memory_DivPlugin_accumulator_7(memory_DivPlugin_accumulator_7[31:0]),
	.memory_DivPlugin_div_stage_0_remainderMinusDenominator(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32:1]),
	.dataCache_1_io_cpu_writeBack_data_15(dataCache_1_io_cpu_writeBack_data[18]),
	.dataCache_1_io_cpu_writeBack_data_23(dataCache_1_io_cpu_writeBack_data[26]),
	.dataCache_1_io_cpu_writeBack_data_20(dataCache_1_io_cpu_writeBack_data[23]),
	.dataCache_1_io_cpu_writeBack_data_28(dataCache_1_io_cpu_writeBack_data[31]),
	.dataCache_1_io_cpu_writeBack_data_3(dataCache_1_io_cpu_writeBack_data[6]),
	.dataCache_1_io_cpu_writeBack_data_19(dataCache_1_io_cpu_writeBack_data[22]),
	.dataCache_1_io_cpu_writeBack_data_11(dataCache_1_io_cpu_writeBack_data[14]),
	.dataCache_1_io_cpu_writeBack_data_27(dataCache_1_io_cpu_writeBack_data[30]),
	.dataCache_1_io_cpu_writeBack_data_18(dataCache_1_io_cpu_writeBack_data[21]),
	.dataCache_1_io_cpu_writeBack_data_26(dataCache_1_io_cpu_writeBack_data[29]),
	.dataCache_1_io_cpu_writeBack_data_1(dataCache_1_io_cpu_writeBack_data[4]),
	.dataCache_1_io_cpu_writeBack_data_17(dataCache_1_io_cpu_writeBack_data[20]),
	.dataCache_1_io_cpu_writeBack_data_9(dataCache_1_io_cpu_writeBack_data[12]),
	.dataCache_1_io_cpu_writeBack_data_25(dataCache_1_io_cpu_writeBack_data[28]),
	.dataCache_1_io_cpu_writeBack_data_0(dataCache_1_io_cpu_writeBack_data[3]),
	.dataCache_1_io_cpu_writeBack_data_16(dataCache_1_io_cpu_writeBack_data[19]),
	.dataCache_1_io_cpu_writeBack_data_8(dataCache_1_io_cpu_writeBack_data[11]),
	.dataCache_1_io_cpu_writeBack_data_24(dataCache_1_io_cpu_writeBack_data[27]),
	.dataCache_1_io_cpu_writeBack_data_14(dataCache_1_io_cpu_writeBack_data[17]),
	.dataCache_1_io_cpu_writeBack_data_22(dataCache_1_io_cpu_writeBack_data[25]),
	.dataCache_1_io_cpu_writeBack_data_13(dataCache_1_io_cpu_writeBack_data[16]),
	.dataCache_1_io_cpu_writeBack_data_5(dataCache_1_io_cpu_writeBack_data[8]),
	.dataCache_1_io_cpu_writeBack_data_21(dataCache_1_io_cpu_writeBack_data[24]),
	._zz_memory_DivPlugin_div_result(_zz_memory_DivPlugin_div_result[31:0]),
	.dsp_join_kb_15(dsp_join_kb_15[32:0]),
	.memory_DivPlugin_rs1(memory_DivPlugin_rs1[30:0]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_address_2(dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_address_1(dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_address_0(dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_address_8(dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
	.dataCache_1_io_mem_cmd_rData_address_2(dataCache_1_io_mem_cmd_rData_address[4]),
	.dataCache_1_io_mem_cmd_rData_address_1(dataCache_1_io_mem_cmd_rData_address[3]),
	.dataCache_1_io_mem_cmd_rData_address_0(dataCache_1_io_mem_cmd_rData_address[2]),
	.dataCache_1_io_mem_cmd_rData_address_8(dataCache_1_io_mem_cmd_rData_address[10]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_data_0(dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
	.dataCache_1_io_mem_cmd_rData_data_0(dataCache_1_io_mem_cmd_rData_data[27]),
	._zz_execute_MEMORY_STORE_DATA_RF_16(_zz_execute_MEMORY_STORE_DATA_RF[24]),
	._zz_execute_MEMORY_STORE_DATA_RF_0(_zz_execute_MEMORY_STORE_DATA_RF[8]),
	._zz_execute_MEMORY_STORE_DATA_RF_1(_zz_execute_MEMORY_STORE_DATA_RF[9]),
	._zz_execute_MEMORY_STORE_DATA_RF_2(_zz_execute_MEMORY_STORE_DATA_RF[10]),
	._zz_execute_MEMORY_STORE_DATA_RF_5(_zz_execute_MEMORY_STORE_DATA_RF[13]),
	._zz_execute_MEMORY_STORE_DATA_RF_3(_zz_execute_MEMORY_STORE_DATA_RF[11]),
	._zz_execute_MEMORY_STORE_DATA_RF_8(_zz_execute_MEMORY_STORE_DATA_RF[16]),
	.dsp_join_kb_14_8(dsp_join_kb_14[8]),
	.dsp_join_kb_14_0(dsp_join_kb_14[0]),
	._zz_CsrPlugin_csrMapping_readDataInit_0(_zz_CsrPlugin_csrMapping_readDataInit[10]),
	.CsrPlugin_mtval_0(CsrPlugin_mtval[10]),
	.memory_DivPlugin_rs2_1_0_0_0(memory_DivPlugin_rs2_1_0_0[0]),
	.execute_RS2_5(execute_RS2[8]),
	.execute_RS2_6(execute_RS2[9]),
	.execute_RS2_10(execute_RS2[13]),
	.execute_RS2_0(execute_RS2[3]),
	.CsrPlugin_mepc_0(CsrPlugin_mepc[10]),
	.decode_to_execute_SRC2_CTRL(decode_to_execute_SRC2_CTRL[1:0]),
	.execute_to_memory_REGFILE_WRITE_DATA(execute_to_memory_REGFILE_WRITE_DATA[31:0]),
	.memory_DivPlugin_div_result_mod_Q(memory_DivPlugin_div_result_mod_Q[25:6]),
	.execute_to_memory_SHIFT_RIGHT(execute_to_memory_SHIFT_RIGHT[25:6]),
	.execute_SrcPlugin_addSub(execute_SrcPlugin_addSub[11:0]),
	._zz_execute_SrcPlugin_addSub_3_1(_zz_execute_SrcPlugin_addSub_3[11]),
	._zz_execute_SrcPlugin_addSub_3_15(_zz_execute_SrcPlugin_addSub_3[25]),
	._zz_execute_SrcPlugin_addSub_3_0(_zz_execute_SrcPlugin_addSub_3[10]),
	.dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[31:2]),
	.dataCache_1_io_mem_cmd_payload_size(dataCache_1_io_mem_cmd_payload_size[2:0]),
	.dsp_join_kb_9_fast_0(dsp_join_kb_9_fast[5]),
	.dsp_join_kb_11(dsp_join_kb_11[19:0]),
	.execute_RS1_0(execute_RS1[1]),
	.dataCache_1_io_mem_cmd_s2mPipe_payload_size(dataCache_1_io_mem_cmd_s2mPipe_payload_size[2:0]),
	.dataCache_1_io_mem_cmd_rData_size(dataCache_1_io_mem_cmd_rData_size[2:0]),
	.dsp_join_kb_18_0(dsp_join_kb_18[8]),
	.dsp_join_kb_7_0(dsp_join_kb_7[18]),
	.dsp_join_kb_8_0(dsp_join_kb_8[9]),
	.dsp_join_kb_4_0(dsp_join_kb_4[1]),
	._zz_decode_RS2_1(_zz_decode_RS2_1[25:6]),
	.execute_to_memory_SHIFT_RIGHT_m_0_0(execute_to_memory_SHIFT_RIGHT_m_0[7]),
	.execute_to_memory_SHIFT_RIGHT_m_0_4(execute_to_memory_SHIFT_RIGHT_m_0[11]),
	.execute_to_memory_SHIFT_RIGHT_m_0_6(execute_to_memory_SHIFT_RIGHT_m_0[13]),
	.execute_to_memory_SHIFT_RIGHT_m_0_8(execute_to_memory_SHIFT_RIGHT_m_0[15]),
	.execute_to_memory_SHIFT_RIGHT_m_0_7(execute_to_memory_SHIFT_RIGHT_m_0[14]),
	._zz_decode_RS2_1_0_iv_0_8(_zz_decode_RS2_1_0_iv_0[24]),
	._zz_decode_RS2_1_0_iv_0_4(_zz_decode_RS2_1_0_iv_0[20]),
	._zz_decode_RS2_1_0_iv_0_2(_zz_decode_RS2_1_0_iv_0[18]),
	._zz_decode_RS2_1_0_iv_0_0(_zz_decode_RS2_1_0_iv_0[16]),
	._zz_decode_RS2_1_0_iv_0_1(_zz_decode_RS2_1_0_iv_0[17]),
	._zz_decode_RS2_1_0_iv_1_0(_zz_decode_RS2_1_0_iv_1[7]),
	.execute_to_memory_BRANCH_CALC(execute_to_memory_BRANCH_CALC[31:29]),
	._zz_decode_RS2(_zz_decode_RS2[11:10]),
	.decode_to_execute_ALU_CTRL_0(decode_to_execute_ALU_CTRL[0]),
	._zz_execute_SRC2_5_9(_zz_execute_SRC2_5[10]),
	._zz_execute_SRC2_5_1(_zz_execute_SRC2_5[2]),
	._zz_execute_SRC2_5_2(_zz_execute_SRC2_5[3]),
	._zz_execute_SRC2_5_0(_zz_execute_SRC2_5[1]),
	.memory_to_writeBack_REGFILE_WRITE_DATA_1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
	.memory_to_writeBack_REGFILE_WRITE_DATA_0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
	.memory_to_writeBack_REGFILE_WRITE_DATA_10(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
	.memory_to_writeBack_REGFILE_WRITE_DATA_31(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
	.memory_to_writeBack_REGFILE_WRITE_DATA_30(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
	.memory_to_writeBack_REGFILE_WRITE_DATA_29(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
	._zz_execute_SRC2_5_3_RNIFAKD2_0(_zz_execute_SRC2_5_3_RNIFAKD2[11]),
	._zz_execute_SRC1_19(_zz_execute_SRC1[21]),
	._zz_execute_SRC1_8(_zz_execute_SRC1[10]),
	._zz_execute_SRC1_9(_zz_execute_SRC1[11]),
	._zz_execute_SRC1_0(_zz_execute_SRC1[2]),
	._zz_execute_SRC1_1(_zz_execute_SRC1[3]),
	.loader_counter_valueNext(loader_counter_valueNext[1:0]),
	.decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[29]),
	.decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[30]),
	.decode_to_execute_INSTRUCTION_0(decode_to_execute_INSTRUCTION[12]),
	.decode_to_execute_INSTRUCTION_1(decode_to_execute_INSTRUCTION[13]),
	.stageB_dataReadRsp_0_0(stageB_dataReadRsp_0[0]),
	.stageB_dataReadRsp_0_1(stageB_dataReadRsp_0[1]),
	.stageB_dataReadRsp_0_5(stageB_dataReadRsp_0[5]),
	.stageB_dataReadRsp_0_7(stageB_dataReadRsp_0[7]),
	.stageB_dataReadRsp_0_9(stageB_dataReadRsp_0[9]),
	.stageB_dataReadRsp_0_13(stageB_dataReadRsp_0[13]),
	.stageB_dataReadRsp_0_15(stageB_dataReadRsp_0[15]),
	.stageB_dataReadRsp_0_16(stageB_dataReadRsp_0[16]),
	.stageB_dataReadRsp_0_17(stageB_dataReadRsp_0[17]),
	.stageB_dataReadRsp_0_21(stageB_dataReadRsp_0[21]),
	.stageB_dataReadRsp_0_23(stageB_dataReadRsp_0[23]),
	.stageB_dataReadRsp_0_25(stageB_dataReadRsp_0[25]),
	.stageB_dataReadRsp_0_29(stageB_dataReadRsp_0[29]),
	.stageB_dataReadRsp_0_31(stageB_dataReadRsp_0[31]),
	.sys_clk_0(sys_clk_0),
	._zz_execute_SHIFT_RIGHT_1_0(_zz_execute_SHIFT_RIGHT_1[32]),
	.memory_to_writeBack_INSTRUCTION(memory_to_writeBack_INSTRUCTION[14:12]),
	._zz_writeBack_DBusCachedPlugin_rspShifted_0(_zz_writeBack_DBusCachedPlugin_rspShifted[2]),
	._zz_writeBack_DBusCachedPlugin_rspShifted_5(_zz_writeBack_DBusCachedPlugin_rspShifted[7]),
	.CsrPlugin_csrMapping_readDataInit(CsrPlugin_csrMapping_readDataInit[11:10]),
	.decode_to_execute_ALU_BITWISE_CTRL_0(decode_to_execute_ALU_BITWISE_CTRL[0]),
	.dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
	.dsp_join_kb_9_0(dsp_join_kb_9[5]),
	.decode_to_execute_ENV_CTRL_0(decode_to_execute_ENV_CTRL[1]),
	.execute_FullBarrelShifterPlugin_reversed_0(execute_FullBarrelShifterPlugin_reversed[10]),
	.decode_to_execute_SHIFT_CTRL(decode_to_execute_SHIFT_CTRL[1:0]),
	.dBusWishbone_DAT_MISO_regNext(dBusWishbone_DAT_MISO_regNext[31:0]),
	.dataCache_1_io_mem_cmd_payload_data(dataCache_1_io_mem_cmd_payload_data[31:0]),
	.loader_counter_value(loader_counter_value[1:0]),
	.dsp_join_kb_19_0(dsp_join_kb_19[2]),
	.dsp_join_kb_19_7(dsp_join_kb_19[9]),
	.dsp_join_kb_19_8(dsp_join_kb_19[10]),
	.dsp_join_kb_19_9(dsp_join_kb_19[11]),
	.dsp_join_kb_19_10(dsp_join_kb_19[12]),
	.dsp_join_kb_19_12(dsp_join_kb_19[14]),
	.dsp_join_kb_19_16(dsp_join_kb_19[18]),
	.dsp_join_kb_19_18(dsp_join_kb_19[20]),
	.dsp_join_kb_19_23(dsp_join_kb_19[25]),
	.dsp_join_kb_19_29(dsp_join_kb_19[31]),
	.decode_to_execute_PC_0_0_mod(decode_to_execute_PC_0_0_mod[9:0]),
	.dsp_join_kb_12(dsp_join_kb_12[9:0]),
	.decode_to_execute_BRANCH_CTRL_mod_Q_0(decode_to_execute_BRANCH_CTRL_mod_Q[0]),
	.N_3535(N_3535),
	.N_3557(N_3557),
	.N_3546(N_3546),
	.N_3579(N_3579),
	.N_3568(N_3568),
	.N_3601(N_3601),
	.N_3590(N_3590),
	.N_3623(N_3623),
	.N_3612(N_3612),
	.N_3645(N_3645),
	.N_3634(N_3634),
	.N_3667(N_3667),
	.N_3656(N_3656),
	.N_3689(N_3689),
	.N_3678(N_3678),
	.N_3711(N_3711),
	.N_3700(N_3700),
	.N_3733(N_3733),
	.N_3722(N_3722),
	.N_3755(N_3755),
	.N_3744(N_3744),
	.N_3777(N_3777),
	.N_3766(N_3766),
	.N_3799(N_3799),
	.N_3788(N_3788),
	.N_3821(N_3821),
	.N_3810(N_3810),
	.N_3843(N_3843),
	.N_3832(N_3832),
	.N_3865(N_3865),
	.N_3854(N_3854),
	.N_3876(N_3876),
	.execute_BranchPlugin_branch_src2_0_sqmuxa_1_1z(execute_BranchPlugin_branch_src2_0_sqmuxa_1),
	.decode_to_execute_PREDICTION_HAD_BRANCHED2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
	.N_7(N_7),
	.io_cpu_redo_0_sqmuxa_1_1z(io_cpu_redo_0_sqmuxa_1),
	.un2_execute_FullBarrelShifterPlugin_reversed_1z(un2_execute_FullBarrelShifterPlugin_reversed),
	.decode_to_execute_IS_CSR(decode_to_execute_IS_CSR),
	.execute_BranchPlugin_branchAdder(execute_BranchPlugin_branchAdder),
	._zz_when_CsrPlugin_l952_2_1z(_zz_when_CsrPlugin_l952_2),
	.CsrPlugin_mip_MEIP(CsrPlugin_mip_MEIP),
	.CsrPlugin_mie_MEIE(CsrPlugin_mie_MEIE),
	.when_DataCache_l980_1z(when_DataCache_l980),
	.decode_to_execute_SRC2_CTRL_1_rep1(decode_to_execute_SRC2_CTRL_1_rep1),
	.execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
	.execute_CsrPlugin_csr_3008(execute_CsrPlugin_csr_3008),
	.execute_CsrPlugin_csr_835(execute_CsrPlugin_csr_835),
	.dataCache_1_io_cpu_writeBack_unalignedAccess(dataCache_1_io_cpu_writeBack_unalignedAccess),
	.N_6_mux(N_6_mux),
	.N_728(N_728),
	.N_722(N_722),
	.N_727(N_727),
	.N_719(N_719),
	.N_718(N_718),
	.N_717(N_717),
	.decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
	.execute_CsrPlugin_csr_833(execute_CsrPlugin_csr_833),
	.when_MulDivIterativePlugin_l128(when_MulDivIterativePlugin_l128),
	._zz_decode_RS2_1_1_sqmuxa(_zz_decode_RS2_1_1_sqmuxa),
	.N_1131(N_1131),
	.dsp_join_kb_9_5_rep1(dsp_join_kb_9_5_rep1),
	.N_1146(N_1146),
	.decode_to_execute_SRC_USE_SUB_LESS(decode_to_execute_SRC_USE_SUB_LESS),
	.N_4148(N_4148),
	.dataCache_1_io_cpu_redo(dataCache_1_io_cpu_redo),
	.N_185(N_185),
	.IBusCachedPlugin_decodeExceptionPort_valid(IBusCachedPlugin_decodeExceptionPort_valid),
	._zz_decode_RS2_1_0_sqmuxa(_zz_decode_RS2_1_0_sqmuxa),
	._zz_decode_RS2_1_2_sqmuxa(_zz_decode_RS2_1_2_sqmuxa),
	.when_DBusCachedPlugin_l458_537(when_DBusCachedPlugin_l458_537),
	.BranchPlugin_branchExceptionPort_valid(BranchPlugin_branchExceptionPort_valid),
	.dataCache_1_io_mem_cmd_s2mPipe_valid_1z(dataCache_1_io_mem_cmd_s2mPipe_valid),
	._zz_decode_RS2_sn_N_5(_zz_decode_RS2_sn_N_5),
	.N_28(N_28),
	.N_26(N_26),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2_1z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1_1346_i_m2),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2_1z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_0_1389_i_m2),
	.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2_1z(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_iv_1432_i_m2),
	.DBusCachedPlugin_exceptionBus_valid_5(DBusCachedPlugin_exceptionBus_valid_5),
	.N_88_0(N_88_0),
	.dataCache_1_io_mem_cmd_valid(dataCache_1_io_mem_cmd_valid),
	.execute_BranchPlugin_eq_0_I_92_1z(execute_BranchPlugin_eq_0_I_92),
	.loader_valid_regNext_1z(loader_valid_regNext),
	.memory_arbitration_isStuck_i(memory_arbitration_isStuck_i),
	.stageB_flusher_waitDone_1z(stageB_flusher_waitDone),
	.un1_sys_rst(un1_sys_rst),
	.stageB_mmuRsp_isIoAccess_1z(stageB_mmuRsp_isIoAccess),
	.stageB_mmuRsp_isIoAccess_rep1_1z(stageB_mmuRsp_isIoAccess_rep1),
	.memory_to_writeBack_MEMORY_WR(memory_to_writeBack_MEMORY_WR),
	.execute_to_memory_MEMORY_WR(execute_to_memory_MEMORY_WR),
	.when_DBusCachedPlugin_l458_i(when_DBusCachedPlugin_l458_i),
	.N_121_0(N_121_0),
	.N_63(N_63),
	.N_59(N_59),
	.N_55(N_55),
	.N_931(N_931),
	.N_761(N_761),
	.N_760(N_760),
	._zz_decode_RS2_sn_N_4(_zz_decode_RS2_sn_N_4),
	.when_CsrPlugin_l1180_1z(when_CsrPlugin_l1180),
	.memory_DivPlugin_rs1_0_sqmuxa(memory_DivPlugin_rs1_0_sqmuxa),
	.when_DBusCachedPlugin_l458(when_DBusCachedPlugin_l458),
	.decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
	.dataCache_1_io_cpu_writeBack_isValid(dataCache_1_io_cpu_writeBack_isValid),
	.N_3480(N_3480),
	.execute_arbitration_isValid(execute_arbitration_isValid),
	.dataCache_1_io_mem_cmd_rValid(dataCache_1_io_mem_cmd_rValid),
	.stageB_unaligned_1z(stageB_unaligned),
	.dataCache_1_io_cpu_writeBack_accessError(dataCache_1_io_cpu_writeBack_accessError),
	.decode_to_execute_IS_DIV(decode_to_execute_IS_DIV),
	.decode_to_execute_IS_RS1_SIGNED(decode_to_execute_IS_RS1_SIGNED),
	.execute_to_memory_IS_DIV(execute_to_memory_IS_DIV),
	.memory_DivPlugin_div_done(memory_DivPlugin_div_done),
	.memory_arbitration_isValid(memory_arbitration_isValid),
	._zz_memory_DivPlugin_rs1_1z(_zz_memory_DivPlugin_rs1),
	.dsp_split_kb_11(dsp_split_kb_11),
	._zz_decode_RS2_2_sn_N_4(_zz_decode_RS2_2_sn_N_4),
	.memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
	.writeBack_arbitration_isValid(writeBack_arbitration_isValid),
	._zz_decode_RS2_2_sn_N_2(_zz_decode_RS2_2_sn_N_2),
	._zz_dBus_rsp_valid(_zz_dBus_rsp_valid),
	.dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
	.decode_to_execute_INSTRUCTION_12_rep1(decode_to_execute_INSTRUCTION_12_rep1),
	.decode_to_execute_INSTRUCTION_13_rep1(decode_to_execute_INSTRUCTION_13_rep1),
	.dsp_split_kb_28(dsp_split_kb_28)
);
  VLO GND_0_cZ (
	.Z(GND_0)
);
// @48:512
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* VexRiscv */

module lattice_crosslink_nx_evn (
  gsrn,
  serial_rx,
  serial_tx,
  user_led0,
  user_led1,
  user_led2,
  user_led3,
  user_led4,
  user_led5,
  user_led6,
  user_led7,
  user_led8,
  user_led9,
  user_led10,
  user_led11,
  user_led12,
  user_led13
)
;
input gsrn ;
input serial_rx ;
output serial_tx ;
output user_led0 ;
output user_led1 ;
output user_led2 ;
output user_led3 ;
output user_led4 ;
output user_led5 ;
output user_led6 ;
output user_led7 ;
output user_led8 ;
output user_led9 ;
output user_led10 ;
output user_led11 ;
output user_led12 ;
output user_led13 ;
wire gsrn ;
wire serial_rx ;
wire serial_tx ;
wire user_led0 ;
wire user_led1 ;
wire user_led2 ;
wire user_led3 ;
wire user_led4 ;
wire user_led5 ;
wire user_led6 ;
wire user_led7 ;
wire user_led8 ;
wire user_led9 ;
wire user_led10 ;
wire user_led11 ;
wire user_led12 ;
wire user_led13 ;
wire [1:0] SP512K_ERRDECA;
wire [1:0] SP512K_ERRDECB;
wire [1:0] SP512K_1_ERRDECA;
wire [1:0] SP512K_1_ERRDECB;
wire [7:0] LMMIRDATA;
wire [31:0] builder_array_muxed1;
wire [0:0] sys_clk;
wire [31:0] main_dataout0;
wire [31:0] main_dataout1;
wire [3:1] main_basesoc_tx_count;
wire [3:1] main_basesoc_rx_count;
wire [21:1] main_count;
wire [19:1] dsp_join_kb_25;
wire [13:0] main_chaser;
wire [5:0] mem_adr0;
wire [1:0] main_basesoc_uart_pending_r;
wire [1:0] main_basesoc_uart_enable_storage;
wire [13:0] main_storage;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
wire [13:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
wire [31:0] rom_dat0;
wire [2:0] builder_slave_sel_r;
wire [1:0] main_basesoc_reset_storage;
wire [7:0] main_basesoc_rx_data;
wire [7:0] main_basesoc_tx_data_rs232phytx_next_value2;
wire [7:0] storage_dat1;
wire [7:0] main_basesoc_tx_data;
wire [30:0] dsp_join_kb_0;
wire [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
wire [7:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
wire [7:0] main_basesoc_rx_source_payload_data;
wire [7:0] storage_1;
wire [3:0] main_basesoc_uart_rx_fifo_consume;
wire [3:0] main_basesoc_uart_rx_fifo_produce;
wire [7:0] storage_1_dat1;
wire [31:0] dsp_join_kb_26;
wire [31:0] dsp_join_kb_27;
wire [3:0] main_basesoc_uart_tx_fifo_consume;
wire [31:0] main_basesoc_timer_reload_storage;
wire [5:0] builder_basesoc_adr;
wire [0:0] N_443;
wire [31:0] main_basesoc_scratch_storage;
wire [7:0] storage;
wire [3:0] main_basesoc_uart_tx_fifo_produce;
wire [31:0] main_basesoc_timer_value_status;
wire [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r_11;
wire [1:0] builder_csr_bankarray_interface3_bank_bus_dat_r_11;
wire [1:1] builder_slave_sel_r_r_0_a2;
wire [15:12] builder_count_r;
wire [20:2] main_count_r_0_a2;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r_6;
wire [13:0] builder_array_muxed0;
wire [3:1] main_basesoc_rx_count_rs232phyrx_next_value0;
wire [0:0] builder_slave_sel_2;
wire [3:1] main_basesoc_tx_count_rs232phytx_next_value0;
wire [30:0] dsp_join_kb;
wire [31:0] un1_main_basesoc_bus_errors_1_0;
wire [31:1] \VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 ;
wire [31:1] \VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 ;
wire [4:1] un1_main_basesoc_uart_rx_fifo_level0_0;
wire [4:1] un1_main_basesoc_uart_rx_fifo_level0;
wire [4:1] un1_main_basesoc_uart_tx_fifo_level0_0;
wire [4:0] un1_main_basesoc_uart_tx_fifo_level0;
wire [1:0] main_count_RNO;
wire [15:0] main_crg_por_count_RNO;
wire [0:0] main_basesoc_timer_value_0_mod_RNO;
wire [4:2] builder_count_mod_RNO;
wire [5:0] builder_count_0_mod_RNO;
wire [0:0] main_basesoc_tx_phase_mod_RNO;
wire [0:0] main_basesoc_rx_phase_mod_RNO;
wire [0:0] main_basesoc_timer_load_storage_0_mod_RNO;
wire [0:0] main_basesoc_bus_errors_0_mod_RNO;
wire [0:0] main_basesoc_uart_rx_fifo_level0_0_mod_RNO;
wire [0:0] main_basesoc_uart_tx_fifo_level0_0_mod_RNO;
wire [15:0] main_crg_por_count;
wire [0:0] N_792;
wire [19:6] builder_count_1_2;
wire [31:0] un1_main_basesoc_bus_errors_1;
wire [2:2] main_basesoc_uart_rx_fifo_consume_RNO;
wire [2:2] main_basesoc_uart_tx_fifo_consume_RNO;
wire [2:2] main_basesoc_uart_rx_fifo_produce_RNO;
wire [3:3] main_basesoc_uart_tx_fifo_produce_RNO;
wire [3:0] builder_array_muxed2_i;
wire [0:0] un1_main_basesoc_serial_tx_rs232phytx_next_value112_i;
wire [17:2] rom_dat0_2_0_0_DO;
wire [17:2] rom_dat0_2_0_1_DO;
wire [17:2] rom_dat0_2_0_2_DO;
wire [17:2] rom_dat0_2_0_3_DO;
wire [17:2] rom_dat0_2_0_4_DO;
wire [17:2] rom_dat0_2_0_5_DO;
wire [17:2] rom_dat0_2_0_6_DO;
wire [17:2] rom_dat0_2_0_7_DO;
wire [17:2] rom_dat0_2_0_8_DO;
wire [17:2] rom_dat0_2_0_9_DO;
wire [17:2] rom_dat0_2_0_10_DO;
wire [17:2] rom_dat0_2_0_11_DO;
wire [17:2] rom_dat0_2_0_12_DO;
wire [17:2] rom_dat0_2_0_13_DO;
wire [17:2] rom_dat0_2_0_14_DO;
wire [17:2] rom_dat0_2_0_15_DO;
wire [7:1] builder_csr_bankarray_dat_r;
wire [0:0] main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3;
wire [19:6] builder_count_QN;
wire [5:0] builder_count_0_mod_QN;
wire [4:2] builder_count_mod_QN;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r_QN;
wire [13:0] builder_csr_bankarray_interface1_bank_bus_dat_r_QN;
wire [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r_QN;
wire [7:0] builder_csr_bankarray_interface3_bank_bus_dat_r_QN;
wire [2:0] builder_slave_sel_r_QN;
wire [0:0] main_basesoc_bus_errors_0_mod_QN;
wire [31:1] main_basesoc_bus_errors_mod_QN;
wire [1:0] main_basesoc_reset_storage_QN;
wire [3:0] main_basesoc_rx_count_QN;
wire [7:0] main_basesoc_rx_data_QN;
wire [31:31] main_basesoc_rx_phase_QN;
wire [30:0] main_basesoc_rx_phase_mod_QN;
wire [31:0] main_basesoc_scratch_storage_QN;
wire [30:0] main_basesoc_timer_load_storage_0_mod_QN;
wire [31:1] main_basesoc_timer_load_storage_mod_QN;
wire [31:0] main_basesoc_timer_reload_storage_QN;
wire [31:0] main_basesoc_timer_value_0_mod_QN;
wire [31:0] main_basesoc_timer_value_status_QN;
wire [3:0] main_basesoc_tx_count_QN;
wire [7:0] main_basesoc_tx_data_QN;
wire [31:1] main_basesoc_tx_phase_QN;
wire [0:0] main_basesoc_tx_phase_mod_QN;
wire [1:0] main_basesoc_uart_enable_storage_QN;
wire [1:0] main_basesoc_uart_pending_r_QN;
wire [3:0] main_basesoc_uart_rx_fifo_consume_QN;
wire [4:0] main_basesoc_uart_rx_fifo_level0_0_mod_QN;
wire [3:1] main_basesoc_uart_rx_fifo_level0_mod_QN;
wire [3:0] main_basesoc_uart_rx_fifo_produce_QN;
wire [3:0] main_basesoc_uart_tx_fifo_consume_QN;
wire [4:0] main_basesoc_uart_tx_fifo_level0_0_mod_QN;
wire [3:1] main_basesoc_uart_tx_fifo_level0_mod_QN;
wire [3:0] main_basesoc_uart_tx_fifo_produce_QN;
wire [13:0] main_chaser_QN;
wire [21:0] main_count_QN;
wire [15:0] main_crg_por_count_QN;
wire [13:0] main_storage_QN;
wire [5:0] mem_adr0_QN;
wire [7:0] storage_1_dat1_QN;
wire [7:0] storage_dat1_QN;
wire [19:19] dsp_join_kb_25_i;
wire [13:13] main_chaser_i;
wire [21:21] main_count_i;
wire VCC ;
wire LFCLKOUT ;
wire HFCLKCFG ;
wire HFSDCOUT ;
wire INTFBKOP ;
wire INTFBKOS ;
wire INTFBKOS2 ;
wire INTFBKOS3 ;
wire INTFBKOS4 ;
wire INTFBKOS5 ;
wire LMMIRDATAVALID ;
wire LMMIREADY ;
wire CLKOS ;
wire CLKOS2 ;
wire CLKOS3 ;
wire CLKOS4 ;
wire INTLOCK ;
wire LEGRDYN ;
wire PFDDN ;
wire PFDUP ;
wire REFMUXCK ;
wire REGQA ;
wire REGQB ;
wire REGQB1 ;
wire CLKOUTDL ;
wire un2_main_crg_por_done_1 ;
wire main_wren0 ;
wire main_wren1 ;
wire main_crg_clkout ;
wire builder_basesoc_clkfb ;
wire main_crg_locked ;
wire builder_rst10 ;
wire por_rst ;
wire builder_rst11 ;
wire sys_rst ;
wire main_basesoc_uart_tx_fifo_readable ;
wire main_basesoc_tx_tick ;
wire main_basesoc_timer_en_storage ;
wire builder_basesoc_rs232phytx_state ;
wire builder_basesoc_rs232phyrx_state ;
wire builder_regs1 ;
wire main_basesoc_uart_rx_fifo_readable ;
wire builder_basesoc_state ;
wire builder_grant ;
wire main_basesoc_ram_bus_ack ;
wire main_basesoc_uart_tx_trigger_d ;
wire main_basesoc_uart_rx_trigger_d ;
wire main_basesoc_timer_zero_trigger_d ;
wire main_bus_ack ;
wire builder_regs0 ;
wire main_basesoc_tx_data_rs232phytx_next_value_ce2_1 ;
wire main_basesoc_uart_pending_re ;
wire main_basesoc_uart_tx_pending ;
wire main_basesoc_uart_rx_pending ;
wire main_basesoc_timer_pending_re ;
wire main_basesoc_timer_pending_r ;
wire main_basesoc_timer_zero_pending ;
wire main_basesoc_timer_enable_storage ;
wire main_mode ;
wire main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa ;
wire main_basesoc_rx_tick ;
wire main_basesoc_rx_rx_d ;
wire main_basesoc_rx_count_rs232phyrx_next_value_ce0 ;
wire main_basesoc_reset_re ;
wire CO0 ;
wire CO0_0 ;
wire builder_csr_bankarray_sel_r ;
wire main_done ;
wire main_basesoc_uart_rx_fifo_syncfifo_re ;
wire serial_tx_4 ;
wire main_basesoc_bus_errors_0_sqmuxa ;
wire main_basesoc_uart_tx_fifo_syncfifo_re ;
wire main_basesoc_uart_rx_fifo_wrport_we ;
wire builder_basesoc_next_state_1_sqmuxa_1 ;
wire builder_csr_bankarray_csrbank0_reset0_re ;
wire builder_csr_bankarray_csrbank0_scratch0_re ;
wire builder_csr_bankarray_csrbank1_out0_re ;
wire builder_csr_bankarray_csrbank2_reload0_re ;
wire builder_csr_bankarray_csrbank2_en0_re ;
wire builder_csr_bankarray_csrbank2_update_value0_re ;
wire builder_csr_bankarray_csrbank2_ev_pending_re ;
wire builder_csr_bankarray_csrbank2_ev_enable0_re ;
wire builder_csr_bankarray_csrbank3_ev_pending_re ;
wire builder_csr_bankarray_csrbank3_ev_enable0_re ;
wire main_basesoc_timer_update_value_storage ;
wire main_basesoc_reset_storage_0_sqmuxa ;
wire main_storage_0_sqmuxa ;
wire main_basesoc_timer_update_value_storage_0_sqmuxa ;
wire main_basesoc_timer_pending_r_0_sqmuxa ;
wire main_basesoc_uart_pending_r_0_sqmuxa ;
wire main_basesoc_uart_tx_fifo_wrport_we ;
wire main_basesoc_timer_update_value_re ;
wire main_re ;
wire GND_0 ;
wire FD1P3BX_3_QN ;
wire FD1P3BX_2_QN ;
wire FD1P3BX_1_QN ;
wire FD1P3BX_QN ;
wire main_basesoc_ram_bus_ack_r ;
wire main_bus_ack_r_0_a2 ;
wire builder_csr_bankarray_sel_r_r_0_a2 ;
wire main_basesoc_tx_tick_0 ;
wire main_basesoc_rx_tick_0 ;
wire main_cs06 ;
wire N_103 ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa ;
wire builder_csr_bankarray_csrbank3_sel ;
wire main_basesoc_timer_zero_trigger ;
wire dsp_split_kb_0 ;
wire N_20 ;
wire N_92 ;
wire N_110 ;
wire N_136 ;
wire N_100 ;
wire N_148 ;
wire N_167 ;
wire N_175 ;
wire builder_wait ;
wire main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa ;
wire main_count_1_cry_1_0_S0 ;
wire main_count_1_cry_1_0_S1 ;
wire main_count_1_cry_3_0_S0 ;
wire main_count_1_cry_3_0_S1 ;
wire main_count_1_cry_5_0_S0 ;
wire main_count_1_cry_5_0_S1 ;
wire main_count_1_cry_7_0_S0 ;
wire main_count_1_cry_7_0_S1 ;
wire main_count_1_cry_9_0_S0 ;
wire main_count_1_cry_9_0_S1 ;
wire main_count_1_cry_11_0_S0 ;
wire main_count_1_cry_11_0_S1 ;
wire main_count_1_cry_13_0_S0 ;
wire main_count_1_cry_13_0_S1 ;
wire main_count_1_cry_15_0_S0 ;
wire main_count_1_cry_15_0_S1 ;
wire main_count_1_cry_17_0_S0 ;
wire main_count_1_cry_17_0_S1 ;
wire main_count_1_cry_19_0_S0 ;
wire main_count_1_cry_19_0_S1 ;
wire main_count_1_s_21_0_S0 ;
wire builder_count_1_cry_1_0_S0 ;
wire N_697 ;
wire N_698 ;
wire N_699 ;
wire builder_count_1_cry_5_0_S0 ;
wire builder_count_1_cry_7_0_S0 ;
wire builder_count_1_cry_7_0_S1 ;
wire builder_count_1_cry_9_0_S1 ;
wire builder_count_1_cry_11_0_S0 ;
wire builder_count_1_cry_11_0_S1 ;
wire builder_count_1_cry_13_0_S0 ;
wire builder_count_1_cry_15_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_1_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_1_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_3_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_3_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_5_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_5_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_7_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_7_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_9_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_9_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_11_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_11_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_13_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_13_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_15_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_15_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_17_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_17_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_19_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_19_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_21_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_21_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_23_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_23_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_25_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_25_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_27_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_27_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_29_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_29_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_31_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_31 ;
wire N_403 ;
wire N_404 ;
wire N_405 ;
wire N_406 ;
wire N_407 ;
wire N_408 ;
wire N_409 ;
wire N_410 ;
wire N_411 ;
wire N_412 ;
wire N_413 ;
wire N_414 ;
wire N_415 ;
wire N_416 ;
wire N_417 ;
wire un5_main_basesoc_rx_phase_cry_15_0_S1 ;
wire N_419 ;
wire N_420 ;
wire un5_main_basesoc_rx_phase_cry_19_0_S0 ;
wire un5_main_basesoc_rx_phase_cry_19_0_S1 ;
wire N_423 ;
wire N_424 ;
wire N_425 ;
wire un5_main_basesoc_rx_phase_cry_23_0_S1 ;
wire N_427 ;
wire N_428 ;
wire N_429 ;
wire N_430 ;
wire un5_main_basesoc_rx_phase_cry_29_0_S0 ;
wire un5_main_basesoc_rx_phase_cry_29_0_S1 ;
wire un5_main_basesoc_rx_phase_cry_31_0_S0 ;
wire un5_main_basesoc_rx_phase_cry_31 ;
wire un1_main_crg_por_count_cry_1_0_S0 ;
wire un1_main_crg_por_count_cry_1_0_S1 ;
wire un1_main_crg_por_count_cry_3_0_S0 ;
wire un1_main_crg_por_count_cry_3_0_S1 ;
wire un1_main_crg_por_count_cry_5_0_S0 ;
wire un1_main_crg_por_count_cry_5_0_S1 ;
wire un1_main_crg_por_count_cry_7_0_S0 ;
wire un1_main_crg_por_count_cry_7_0_S1 ;
wire un1_main_crg_por_count_cry_9_0_S0 ;
wire un1_main_crg_por_count_cry_9_0_S1 ;
wire un1_main_crg_por_count_cry_11_0_S0 ;
wire un1_main_crg_por_count_cry_11_0_S1 ;
wire un1_main_crg_por_count_cry_13_0_S0 ;
wire un1_main_crg_por_count_cry_13_0_S1 ;
wire un1_main_crg_por_count_s_15_0_S0 ;
wire dsp_split_kb_1 ;
wire N_12821 ;
wire N_12822 ;
wire N_12823 ;
wire N_12824 ;
wire N_12825 ;
wire N_12826 ;
wire N_12827 ;
wire N_12828 ;
wire N_12829 ;
wire N_12830 ;
wire N_12831 ;
wire N_12832 ;
wire N_12833 ;
wire N_12834 ;
wire N_12835 ;
wire N_12836 ;
wire N_12837 ;
wire N_12838 ;
wire N_12839 ;
wire N_12840 ;
wire N_12841 ;
wire N_12842 ;
wire N_12843 ;
wire N_12844 ;
wire N_12845 ;
wire N_12846 ;
wire N_12847 ;
wire N_12848 ;
wire N_12849 ;
wire N_12850 ;
wire N_12851 ;
wire N_12852 ;
wire N_12853 ;
wire N_12854 ;
wire N_12855 ;
wire N_12856 ;
wire N_12857 ;
wire N_12858 ;
wire N_12859 ;
wire N_12860 ;
wire N_12861 ;
wire N_12862 ;
wire N_12863 ;
wire N_12864 ;
wire N_12865 ;
wire N_12866 ;
wire N_12867 ;
wire N_12868 ;
wire N_12869 ;
wire N_12870 ;
wire N_12871 ;
wire N_12872 ;
wire N_12873 ;
wire N_12874 ;
wire N_12875 ;
wire N_12876 ;
wire N_12877 ;
wire N_12878 ;
wire N_12879 ;
wire N_12880 ;
wire N_12881 ;
wire N_12882 ;
wire N_12883 ;
wire N_12884 ;
wire N_12885 ;
wire N_12886 ;
wire N_12887 ;
wire N_12888 ;
wire N_12889 ;
wire N_12890 ;
wire N_12891 ;
wire N_12892 ;
wire N_12893 ;
wire N_12894 ;
wire N_12895 ;
wire N_12896 ;
wire N_12897 ;
wire N_12898 ;
wire N_12899 ;
wire N_12900 ;
wire N_12901 ;
wire N_12902 ;
wire N_12903 ;
wire N_12904 ;
wire N_12905 ;
wire N_12906 ;
wire N_12907 ;
wire N_12908 ;
wire N_12909 ;
wire N_12910 ;
wire N_12911 ;
wire N_12912 ;
wire N_12913 ;
wire N_12914 ;
wire N_12915 ;
wire N_12916 ;
wire N_12917 ;
wire N_12918 ;
wire N_12919 ;
wire N_12920 ;
wire N_12921 ;
wire N_12922 ;
wire N_12923 ;
wire N_12924 ;
wire N_12925 ;
wire N_12926 ;
wire N_12927 ;
wire N_12928 ;
wire N_12929 ;
wire N_12930 ;
wire N_12931 ;
wire N_12932 ;
wire N_12933 ;
wire N_12934 ;
wire N_12935 ;
wire N_12936 ;
wire N_12937 ;
wire N_12938 ;
wire N_12939 ;
wire N_12940 ;
wire N_12941 ;
wire N_12942 ;
wire N_12943 ;
wire N_12944 ;
wire N_12945 ;
wire N_12946 ;
wire main_count_1 ;
wire un1_main_basesoc_uart_tx_fifo_level0_scalar ;
wire un1_main_basesoc_uart_rx_fifo_level0_scalar ;
wire \VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0  ;
wire builder_count_1 ;
wire un1_main_basesoc_uart_rx_fifo_level0_cry_0 ;
wire un1_main_basesoc_uart_rx_fifo_level0_cry_2 ;
wire un1_main_basesoc_uart_tx_fifo_level0_cry_0 ;
wire un1_main_basesoc_uart_tx_fifo_level0_cry_2 ;
wire un1_main_basesoc_bus_errors_1_cry_0 ;
wire un1_main_basesoc_bus_errors_1_cry_2 ;
wire un1_main_basesoc_bus_errors_1_cry_4 ;
wire un1_main_basesoc_bus_errors_1_cry_6 ;
wire un1_main_basesoc_bus_errors_1_cry_8 ;
wire un1_main_basesoc_bus_errors_1_cry_10 ;
wire un1_main_basesoc_bus_errors_1_cry_12 ;
wire un1_main_basesoc_bus_errors_1_cry_14 ;
wire un1_main_basesoc_bus_errors_1_cry_16 ;
wire un1_main_basesoc_bus_errors_1_cry_18 ;
wire un1_main_basesoc_bus_errors_1_cry_20 ;
wire un1_main_basesoc_bus_errors_1_cry_22 ;
wire un1_main_basesoc_bus_errors_1_cry_24 ;
wire un1_main_basesoc_bus_errors_1_cry_26 ;
wire un1_main_basesoc_bus_errors_1_cry_28 ;
wire un1_main_basesoc_bus_errors_1_cry_30 ;
wire un1_main_crg_por_count_cry_0 ;
wire un1_main_crg_por_count_cry_2 ;
wire un1_main_crg_por_count_cry_4 ;
wire un1_main_crg_por_count_cry_6 ;
wire un1_main_crg_por_count_cry_8 ;
wire un1_main_crg_por_count_cry_10 ;
wire un1_main_crg_por_count_cry_12 ;
wire un1_main_crg_por_count_cry_14 ;
wire un5_main_basesoc_rx_phase_cry_0 ;
wire un5_main_basesoc_rx_phase_cry_2 ;
wire un5_main_basesoc_rx_phase_cry_4 ;
wire un5_main_basesoc_rx_phase_cry_6 ;
wire un5_main_basesoc_rx_phase_cry_8 ;
wire un5_main_basesoc_rx_phase_cry_10 ;
wire un5_main_basesoc_rx_phase_cry_12 ;
wire un5_main_basesoc_rx_phase_cry_14 ;
wire un5_main_basesoc_rx_phase_cry_16 ;
wire un5_main_basesoc_rx_phase_cry_18 ;
wire un5_main_basesoc_rx_phase_cry_20 ;
wire un5_main_basesoc_rx_phase_cry_22 ;
wire un5_main_basesoc_rx_phase_cry_24 ;
wire un5_main_basesoc_rx_phase_cry_26 ;
wire un5_main_basesoc_rx_phase_cry_28 ;
wire un5_main_basesoc_rx_phase_cry_30 ;
wire un5_main_basesoc_tx_phase_cry_0 ;
wire un5_main_basesoc_tx_phase_cry_2 ;
wire un5_main_basesoc_tx_phase_cry_4 ;
wire un5_main_basesoc_tx_phase_cry_6 ;
wire un5_main_basesoc_tx_phase_cry_8 ;
wire un5_main_basesoc_tx_phase_cry_10 ;
wire un5_main_basesoc_tx_phase_cry_12 ;
wire un5_main_basesoc_tx_phase_cry_14 ;
wire un5_main_basesoc_tx_phase_cry_16 ;
wire un5_main_basesoc_tx_phase_cry_18 ;
wire un5_main_basesoc_tx_phase_cry_20 ;
wire un5_main_basesoc_tx_phase_cry_22 ;
wire un5_main_basesoc_tx_phase_cry_24 ;
wire un5_main_basesoc_tx_phase_cry_26 ;
wire un5_main_basesoc_tx_phase_cry_28 ;
wire un5_main_basesoc_tx_phase_cry_30 ;
wire builder_count_1_cry_0 ;
wire builder_count_1_cry_2 ;
wire builder_count_1_cry_4 ;
wire builder_count_1_cry_6 ;
wire builder_count_1_cry_8 ;
wire builder_count_1_cry_10 ;
wire builder_count_1_cry_12 ;
wire builder_count_1_cry_14 ;
wire builder_count_1_cry_16 ;
wire builder_count_1_cry_18 ;
wire main_count_1_cry_0 ;
wire main_count_1_cry_2 ;
wire main_count_1_cry_4 ;
wire main_count_1_cry_6 ;
wire main_count_1_cry_8 ;
wire main_count_1_cry_10 ;
wire main_count_1_cry_12 ;
wire main_count_1_cry_14 ;
wire main_count_1_cry_16 ;
wire main_count_1_cry_18 ;
wire main_count_1_cry_20 ;
wire un1_main_basesoc_uart_rx_fifo_consume_axbxc0 ;
wire un1_main_basesoc_uart_rx_fifo_consume_axbxc1 ;
wire un1_main_basesoc_uart_rx_fifo_consume_axbxc3 ;
wire un1_main_basesoc_uart_rx_fifo_consume_c2 ;
wire un1_main_basesoc_uart_tx_fifo_consume_axbxc0 ;
wire un1_main_basesoc_uart_tx_fifo_consume_axbxc1 ;
wire un1_main_basesoc_uart_tx_fifo_consume_axbxc3 ;
wire un1_main_basesoc_uart_tx_fifo_consume_c2 ;
wire un1_main_basesoc_uart_rx_fifo_produce_axbxc0 ;
wire un1_main_basesoc_uart_rx_fifo_produce_axbxc1 ;
wire un1_main_basesoc_uart_rx_fifo_produce_axbxc3 ;
wire un1_main_basesoc_uart_rx_fifo_produce_c2 ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc0 ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc1 ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc2 ;
wire \VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r8_0  ;
wire \VexRiscv.IBusCachedPlugin_cache.builder_slave_sel_r_r_0_a2_0_out  ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc3_N_13_mux ;
wire builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8 ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3 ;
wire un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i ;
wire N_137_i ;
wire N_1219_i ;
wire N_120_i ;
wire N_121_i ;
wire N_1218_i ;
wire N_123_i ;
wire N_124_i ;
wire N_1210_i ;
wire N_152_i ;
wire builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i ;
wire main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i ;
wire builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i ;
wire N_1209_i ;
wire m3 ;
wire m6 ;
wire m8 ;
wire m10 ;
wire m11 ;
wire \builder_csr_bankarray_dat_r_7_1_.N_13_i  ;
wire m18 ;
wire m30 ;
wire \builder_csr_bankarray_dat_r_7_1_.i2_mux_0  ;
wire m40 ;
wire m45 ;
wire m51 ;
wire m52 ;
wire m57 ;
wire m64 ;
wire m68 ;
wire m70 ;
wire m71 ;
wire m73 ;
wire m74 ;
wire m84 ;
wire m86 ;
wire \builder_csr_bankarray_dat_r_7_1_.i3_mux_3  ;
wire \builder_csr_bankarray_dat_r_7_1_.i4_mux  ;
wire main_crg_por_done_1 ;
wire main_crg_por_done_5 ;
wire main_crg_por_done_9 ;
wire main_crg_por_done_11 ;
wire main_crg_por_done_12 ;
wire main_crg_por_done_13 ;
wire main_done_7 ;
wire main_done_11 ;
wire main_done_12 ;
wire main_done_13 ;
wire main_done_15 ;
wire main_done_16 ;
wire main_done_18 ;
wire \VexRiscv.main_m1_e_0_1  ;
wire \VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0  ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0 ;
wire un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2 ;
wire un1_main_basesoc_uart_tx_fifo_produce_ac0_0 ;
wire main_count_1_cry_0_0_S1 ;
wire builder_count_1_cry_0_0_S1 ;
wire un5_main_basesoc_tx_phase_cry_0_0_S1 ;
wire un5_main_basesoc_rx_phase_cry_0_0_S1 ;
wire un1_main_crg_por_count_cry_0_0_S1 ;
wire un1_main_basesoc_uart_rx_fifo_level0_cry_0_0_S1 ;
wire main_count_1_cry_0_0_S0 ;
wire main_count_1_s_21_0_S1 ;
wire main_count_1_s_21_0_COUT ;
wire builder_count_1_cry_0_0_S0 ;
wire builder_count_1_s_19_0_S1 ;
wire builder_count_1_s_19_0_COUT ;
wire un5_main_basesoc_tx_phase_cry_0_0_S0 ;
wire un5_main_basesoc_tx_phase_cry_31_0_COUT ;
wire un5_main_basesoc_rx_phase_cry_0_0_S0 ;
wire un5_main_basesoc_rx_phase_cry_31_0_COUT ;
wire un1_main_crg_por_count_cry_0_0_S0 ;
wire un1_main_crg_por_count_s_15_0_S1 ;
wire un1_main_crg_por_count_s_15_0_COUT ;
wire un1_main_basesoc_bus_errors_1_cry_0_0_S0 ;
wire un1_main_basesoc_bus_errors_1_s_31_0_S1 ;
wire un1_main_basesoc_bus_errors_1_s_31_0_COUT ;
wire un1_main_basesoc_uart_tx_fifo_level0_cry_0_0_S0 ;
wire un1_main_basesoc_uart_tx_fifo_level0_cry_0_0_S1 ;
wire un1_main_basesoc_uart_tx_fifo_level0_cry_3_0_COUT ;
wire un1_main_basesoc_uart_rx_fifo_level0_cry_0_0_S0 ;
wire un1_main_basesoc_uart_rx_fifo_level0_cry_3_0_COUT ;
wire \builder_csr_bankarray_dat_r_7_1_.m35_am_1  ;
wire \VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso  ;
wire builder_grant_fast ;
wire N_1210_i_fast ;
wire builder_grant_rep1 ;
wire N_1210_i_rep1 ;
wire builder_grant_rep2 ;
wire N_1210_i_rep2 ;
wire \main_basesoc_rx_count_0_.fb  ;
wire \main_basesoc_tx_count_0_.fb  ;
wire gsrn_c ;
wire serial_rx_c ;
wire serial_tx_c ;
wire user_led0_c ;
wire user_led1_c ;
wire user_led2_c ;
wire user_led3_c ;
wire user_led4_c ;
wire user_led5_c ;
wire user_led6_c ;
wire user_led7_c ;
wire user_led8_c ;
wire user_led9_c ;
wire user_led10_c ;
wire user_led11_c ;
wire user_led12_c ;
wire user_led13_c ;
wire builder_basesoc_rs232phyrx_state_QN ;
wire builder_basesoc_rs232phytx_state_QN ;
wire builder_basesoc_state_QN ;
wire builder_csr_bankarray_sel_r_QN ;
wire builder_grant_QN ;
wire builder_grant_fast_QN ;
wire builder_grant_rep1_QN ;
wire builder_grant_rep2_QN ;
wire builder_regs1_QN ;
wire main_basesoc_ram_bus_ack_QN ;
wire main_basesoc_reset_re_QN ;
wire main_basesoc_rx_rx_d_QN ;
wire main_basesoc_rx_tick_QN ;
wire main_basesoc_timer_en_storage_QN ;
wire main_basesoc_timer_enable_storage_QN ;
wire main_basesoc_timer_pending_r_QN ;
wire main_basesoc_timer_pending_re_QN ;
wire main_basesoc_timer_update_value_re_QN ;
wire main_basesoc_timer_update_value_storage_QN ;
wire main_basesoc_timer_zero_pending_QN ;
wire main_basesoc_timer_zero_trigger_d_QN ;
wire main_basesoc_tx_tick_QN ;
wire main_basesoc_uart_pending_re_QN ;
wire main_basesoc_uart_rx_fifo_readable_QN ;
wire main_basesoc_uart_rx_pending_QN ;
wire main_basesoc_uart_rx_trigger_d_QN ;
wire main_basesoc_uart_tx_fifo_readable_QN ;
wire main_basesoc_uart_tx_pending_QN ;
wire main_basesoc_uart_tx_trigger_d_QN ;
wire main_bus_ack_QN ;
wire main_mode_QN ;
wire main_re_QN ;
wire N_17837_0 ;
wire N_17835_0 ;
wire N_17833_0 ;
wire N_17831_0 ;
wire N_17829_0 ;
wire N_17827_0 ;
wire N_17825_0 ;
wire N_17823_0 ;
wire N_17821_0 ;
wire N_17819_0 ;
wire N_17817_0 ;
wire N_17815_0 ;
wire \main_mode.fb_0  ;
wire gsrn_c_i ;
wire builder_basesoc_rs232phyrx_state_i ;
wire builder_basesoc_rs232phytx_state_i ;
wire N_22656 ;
wire N_22657 ;
wire N_22658 ;
wire N_22659 ;
wire NC0 ;
// @48:512
  VHI VCC_cZ (
	.Z(VCC)
);
  VLO GND_0_cZ (
	.Z(GND_0)
);
// @47:6286
  GSR GSR_INST (
	.GSR_N(VCC),
	.CLK(NC0)
);
defparam GSR_INST.SYNCMODE="ASYNC";
// @47:6286
  INV builder_basesoc_rs232phytx_state_RNIU8C3 (
	.A(builder_basesoc_rs232phytx_state),
	.Z(builder_basesoc_rs232phytx_state_i)
);
// @47:6286
  INV builder_basesoc_rs232phyrx_state_RNISQ1C (
	.A(builder_basesoc_rs232phyrx_state),
	.Z(builder_basesoc_rs232phyrx_state_i)
);
// @47:6286
  INV main_count_1_s_21_0_RNO (
	.A(main_count[21]),
	.Z(main_count_i[21])
);
// @47:6286
  INV \main_chaser_RNO[0]  (
	.A(main_chaser[13]),
	.Z(main_chaser_i[13])
);
// @47:6286
  INV builder_count_1_s_19_0_RNO (
	.A(dsp_join_kb_25[19]),
	.Z(dsp_join_kb_25_i[19])
);
// @47:6286
  INV gsrn_pad_RNIED4D (
	.A(gsrn_c),
	.Z(gsrn_c_i)
);
// @47:6286
  LUT4 \builder_count_0_mod_RNO_cZ[5]  (
	.A(builder_count_1_cry_5_0_S0),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_count_0_mod_RNO[5])
);
defparam \builder_count_0_mod_RNO_cZ[5] .INIT="0x0808";
// @47:6286
  LUT4 \builder_count_0_mod_RNO_cZ[3]  (
	.A(N_698),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_count_0_mod_RNO[3])
);
defparam \builder_count_0_mod_RNO_cZ[3] .INIT="0x0808";
// @47:6286
  LUT4 \builder_count_0_mod_RNO_cZ[1]  (
	.A(builder_count_1_cry_1_0_S0),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_count_0_mod_RNO[1])
);
defparam \builder_count_0_mod_RNO_cZ[1] .INIT="0x0808";
// @47:6286
  LUT4 \builder_count_0_mod_RNO_cZ[0]  (
	.A(builder_count_1),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_count_0_mod_RNO[0])
);
defparam \builder_count_0_mod_RNO_cZ[0] .INIT="0x0404";
// @47:6286
  LUT4 \builder_count_mod_RNO_cZ[4]  (
	.A(N_699),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_count_mod_RNO[4])
);
defparam \builder_count_mod_RNO_cZ[4] .INIT="0x0808";
// @47:6286
  LUT4 \builder_count_mod_RNO_cZ[2]  (
	.A(N_697),
	.B(builder_wait),
	.C(sys_rst),
	.D(GND_0),
	.Z(builder_count_mod_RNO[2])
);
defparam \builder_count_mod_RNO_cZ[2] .INIT="0x0808";
// @47:6286
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m86  (
	.A(mem_adr0[3]),
	.B(mem_adr0[2]),
	.C(mem_adr0[1]),
	.D(mem_adr0[0]),
	.Z(m86)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m86 .INIT="0x5753";
// @47:6286
  LUT4 \main_basesoc_uart_rx_fifo_consume_RNO_cZ[2]  (
	.A(main_basesoc_uart_rx_fifo_consume[2]),
	.B(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C(main_basesoc_uart_rx_fifo_consume[1]),
	.D(main_basesoc_uart_rx_fifo_consume[0]),
	.Z(main_basesoc_uart_rx_fifo_consume_RNO[2])
);
defparam \main_basesoc_uart_rx_fifo_consume_RNO_cZ[2] .INIT="0x6AAA";
// @47:6286
  LUT4 \main_basesoc_uart_rx_fifo_produce_RNO_cZ[2]  (
	.A(main_basesoc_uart_rx_fifo_produce[2]),
	.B(main_basesoc_uart_rx_fifo_wrport_we),
	.C(main_basesoc_uart_rx_fifo_produce[1]),
	.D(main_basesoc_uart_rx_fifo_produce[0]),
	.Z(main_basesoc_uart_rx_fifo_produce_RNO[2])
);
defparam \main_basesoc_uart_rx_fifo_produce_RNO_cZ[2] .INIT="0x6AAA";
// @47:6286
  LUT4 \main_basesoc_uart_tx_fifo_consume_RNO_cZ[2]  (
	.A(main_basesoc_uart_tx_fifo_consume[2]),
	.B(main_basesoc_uart_tx_fifo_syncfifo_re),
	.C(main_basesoc_uart_tx_fifo_consume[1]),
	.D(main_basesoc_uart_tx_fifo_consume[0]),
	.Z(main_basesoc_uart_tx_fifo_consume_RNO[2])
);
defparam \main_basesoc_uart_tx_fifo_consume_RNO_cZ[2] .INIT="0x6AAA";
// @47:6286
  LUT4 \main_basesoc_rx_count_0_.fb_cZ  (
	.A(CO0),
	.B(main_basesoc_rx_tick),
	.C(builder_basesoc_rs232phyrx_state),
	.D(GND_0),
	.Z(\main_basesoc_rx_count_0_.fb )
);
defparam \main_basesoc_rx_count_0_.fb_cZ .INIT="0x6565";
// @47:6286
  LUT4 \main_basesoc_tx_count_0_.fb_cZ  (
	.A(CO0_0),
	.B(main_basesoc_tx_tick),
	.C(builder_basesoc_rs232phytx_state),
	.D(GND_0),
	.Z(\main_basesoc_tx_count_0_.fb )
);
defparam \main_basesoc_tx_count_0_.fb_cZ .INIT="0x6565";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m84  (
	.A0(mem_adr0[0]),
	.B0(mem_adr0[1]),
	.C0(mem_adr0[2]),
	.D0(mem_adr0[3]),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m84)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m84 .INIT0="0x1220";
defparam \builder_csr_bankarray_dat_r_7_1_.m84 .INIT1="0x0240";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m51  (
	.A0(m6),
	.B0(\builder_csr_bankarray_dat_r_7_1_.N_13_i ),
	.C0(mem_adr0[1]),
	.D0(mem_adr0[3]),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m51)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m51 .INIT0="0x50c3";
defparam \builder_csr_bankarray_dat_r_7_1_.m51 .INIT1="0x21fc";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m70  (
	.A0(mem_adr0[0]),
	.B0(mem_adr0[1]),
	.C0(mem_adr0[2]),
	.D0(mem_adr0[3]),
	.A1(m6),
	.B1(m68),
	.C1(mem_adr0[1]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m70)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m70 .INIT0="0x86fe";
defparam \builder_csr_bankarray_dat_r_7_1_.m70 .INIT1="0xa0cc";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m64  (
	.A0(m6),
	.B0(mem_adr0[0]),
	.C0(mem_adr0[1]),
	.D0(mem_adr0[3]),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m64)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m64 .INIT0="0x5fc5";
defparam \builder_csr_bankarray_dat_r_7_1_.m64 .INIT1="0xb6fc";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m57  (
	.A0(m52),
	.B0(mem_adr0[1]),
	.C0(mem_adr0[3]),
	.D0(GND_0),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m57)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m57 .INIT0="0x4a4a";
defparam \builder_csr_bankarray_dat_r_7_1_.m57 .INIT1="0x0904";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m45  (
	.A0(\builder_csr_bankarray_dat_r_7_1_.N_13_i ),
	.B0(\builder_csr_bankarray_dat_r_7_1_.i3_mux_3 ),
	.C0(mem_adr0[1]),
	.D0(mem_adr0[3]),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m45)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m45 .INIT0="0xa353";
defparam \builder_csr_bankarray_dat_r_7_1_.m45 .INIT1="0x0696";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m40  (
	.A0(mem_adr0[0]),
	.B0(mem_adr0[1]),
	.C0(mem_adr0[2]),
	.D0(mem_adr0[3]),
	.A1(m8),
	.B1(\builder_csr_bankarray_dat_r_7_1_.N_13_i ),
	.C1(mem_adr0[1]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m40)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m40 .INIT0="0x8c8d";
defparam \builder_csr_bankarray_dat_r_7_1_.m40 .INIT1="0x3c55";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m18  (
	.A0(mem_adr0[3]),
	.B0(m11),
	.C0(mem_adr0[2]),
	.D0(mem_adr0[0]),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m18)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m18 .INIT0="0x3111";
defparam \builder_csr_bankarray_dat_r_7_1_.m18 .INIT1="0x06d6";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m10  (
	.A0(m3),
	.B0(mem_adr0[0]),
	.C0(mem_adr0[2]),
	.D0(mem_adr0[3]),
	.A1(mem_adr0[0]),
	.B1(mem_adr0[1]),
	.C1(mem_adr0[2]),
	.D1(mem_adr0[3]),
	.SEL(mem_adr0[4]),
	.Z(m10)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m10 .INIT0="0xc355";
defparam \builder_csr_bankarray_dat_r_7_1_.m10 .INIT1="0xd46b";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m80  (
	.A0(m73),
	.B0(m74),
	.C0(mem_adr0[4]),
	.D0(GND_0),
	.A1(\builder_csr_bankarray_dat_r_7_1_.i4_mux ),
	.B1(mem_adr0[3]),
	.C1(mem_adr0[4]),
	.D1(GND_0),
	.SEL(mem_adr0[5]),
	.Z(builder_csr_bankarray_dat_r[6])
);
defparam \builder_csr_bankarray_dat_r_7_1_.m80 .INIT0="0x3535";
defparam \builder_csr_bankarray_dat_r_7_1_.m80 .INIT1="0xbebe";
// @47:6286
  WIDEFN9 \builder_csr_bankarray_dat_r_7_1_.m35  (
	.A0(\builder_csr_bankarray_dat_r_7_1_.m35_am_1 ),
	.B0(mem_adr0[1]),
	.C0(mem_adr0[3]),
	.D0(mem_adr0[4]),
	.A1(m30),
	.B1(\builder_csr_bankarray_dat_r_7_1_.i2_mux_0 ),
	.C1(mem_adr0[4]),
	.D1(GND_0),
	.SEL(mem_adr0[5]),
	.Z(builder_csr_bankarray_dat_r[2])
);
defparam \builder_csr_bankarray_dat_r_7_1_.m35 .INIT0="0x87d4";
defparam \builder_csr_bankarray_dat_r_7_1_.m35 .INIT1="0xcaca";
  LUT4 \main_mode.fb  (
	.A(main_mode),
	.B(main_re),
	.C(GND_0),
	.D(GND_0),
	.Z(\main_mode.fb_0 )
);
defparam \main_mode.fb .INIT="0xEEEE";
  LUT4 \main_basesoc_tx_phase_RNO[15]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_15_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17815_0)
);
defparam \main_basesoc_tx_phase_RNO[15] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[18]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_17_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17817_0)
);
defparam \main_basesoc_tx_phase_RNO[18] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[21]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_21_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17819_0)
);
defparam \main_basesoc_tx_phase_RNO[21] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[22]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_21_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17821_0)
);
defparam \main_basesoc_tx_phase_RNO[22] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[2]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_1_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17823_0)
);
defparam \main_basesoc_tx_phase_RNO[2] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[3]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_3_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17825_0)
);
defparam \main_basesoc_tx_phase_RNO[3] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[6]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_5_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17827_0)
);
defparam \main_basesoc_tx_phase_RNO[6] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[7]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_7_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17829_0)
);
defparam \main_basesoc_tx_phase_RNO[7] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[8]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_7_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17831_0)
);
defparam \main_basesoc_tx_phase_RNO[8] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[11]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_11_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17833_0)
);
defparam \main_basesoc_tx_phase_RNO[11] .INIT="0xDDDD";
  LUT4 \main_basesoc_tx_phase_RNO[13]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(un5_main_basesoc_tx_phase_cry_13_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17835_0)
);
defparam \main_basesoc_tx_phase_RNO[13] .INIT="0xDDDD";
  LUT4 \main_basesoc_rx_phase_RNO[31]  (
	.A(builder_basesoc_rs232phyrx_state),
	.B(un5_main_basesoc_rx_phase_cry_31_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(N_17837_0)
);
defparam \main_basesoc_rx_phase_RNO[31] .INIT="0xDDDD";
  IFD1P3IX builder_regs0_0io (
	.D(serial_rx_c),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_regs0)
);
// @48:1176
  OFD1P3JX serial_tx_0io (
	.D(serial_tx_4),
	.SP(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(serial_tx_c)
);
// @48:1578
  FD1P3IX \storage_dat1_reg[0]  (
	.D(storage[0]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[0])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[1]  (
	.D(storage[1]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[1])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[2]  (
	.D(storage[2]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[2])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[3]  (
	.D(storage[3]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[3])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[4]  (
	.D(storage[4]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[4])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[5]  (
	.D(storage[5]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[5])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[6]  (
	.D(storage[6]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[6])
);
// @48:1578
  FD1P3IX \storage_dat1_reg[7]  (
	.D(storage[7]),
	.SP(main_basesoc_uart_tx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_dat1[7])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[0]  (
	.D(storage_1[0]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[0])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[1]  (
	.D(storage_1[1]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[1])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[2]  (
	.D(storage_1[2]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[2])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[3]  (
	.D(storage_1[3]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[3])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[4]  (
	.D(storage_1[4]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[4])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[5]  (
	.D(storage_1[5]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[5])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[6]  (
	.D(storage_1[6]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[6])
);
// @48:1599
  FD1P3IX \storage_1_dat1_reg[7]  (
	.D(storage_1[7]),
	.SP(main_basesoc_uart_rx_fifo_syncfifo_re),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(storage_1_dat1[7])
);
// @48:1559
  FD1P3IX \mem_adr0_reg[0]  (
	.D(builder_basesoc_adr[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_state),
	.Q(mem_adr0[0])
);
// @48:1559
  FD1P3IX \mem_adr0_reg[1]  (
	.D(builder_basesoc_adr[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_state),
	.Q(mem_adr0[1])
);
// @48:1559
  FD1P3IX \mem_adr0_reg[2]  (
	.D(builder_basesoc_adr[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_state),
	.Q(mem_adr0[2])
);
// @48:1559
  FD1P3IX \mem_adr0_reg[3]  (
	.D(builder_basesoc_adr[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_state),
	.Q(mem_adr0[3])
);
// @48:1559
  FD1P3IX \mem_adr0_reg[4]  (
	.D(builder_basesoc_adr[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_state),
	.Q(mem_adr0[4])
);
// @48:1559
  FD1P3IX \mem_adr0_reg[5]  (
	.D(builder_basesoc_adr[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_state),
	.Q(mem_adr0[5])
);
  FD1P3IX \main_storage_reg[0]  (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[0])
);
  FD1P3IX \main_storage_reg[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[1])
);
  FD1P3IX \main_storage_reg[2]  (
	.D(dsp_join_kb_0[2]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[2])
);
  FD1P3IX \main_storage_reg[3]  (
	.D(dsp_join_kb_0[3]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[3])
);
  FD1P3IX \main_storage_reg[4]  (
	.D(dsp_join_kb_0[4]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[4])
);
  FD1P3IX \main_storage_reg[5]  (
	.D(dsp_join_kb_0[5]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[5])
);
  FD1P3IX \main_storage_reg[6]  (
	.D(dsp_join_kb_0[6]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[6])
);
  FD1P3IX \main_storage_reg[7]  (
	.D(dsp_join_kb_0[7]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[7])
);
  FD1P3IX \main_storage_reg[8]  (
	.D(dsp_join_kb_0[8]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[8])
);
  FD1P3IX \main_storage_reg[9]  (
	.D(dsp_join_kb_0[9]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[9])
);
  FD1P3IX \main_storage_reg[10]  (
	.D(dsp_join_kb_0[10]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[10])
);
  FD1P3IX \main_storage_reg[11]  (
	.D(dsp_join_kb_0[11]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[11])
);
  FD1P3IX \main_storage_reg[12]  (
	.D(dsp_join_kb_0[12]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[12])
);
  FD1P3IX \main_storage_reg[13]  (
	.D(dsp_join_kb_0[13]),
	.SP(builder_csr_bankarray_csrbank1_out0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_storage[13])
);
  FD1P3IX main_re_reg (
	.D(main_storage_0_sqmuxa),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_re)
);
  FD1P3IX main_mode_reg (
	.D(\main_mode.fb_0 ),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_mode)
);
  FD1P3JX \main_crg_por_count_reg[0]  (
	.D(main_crg_por_count_RNO[0]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[0])
);
  FD1P3JX \main_crg_por_count_reg[1]  (
	.D(main_crg_por_count_RNO[1]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[1])
);
  FD1P3JX \main_crg_por_count_reg[2]  (
	.D(main_crg_por_count_RNO[2]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[2])
);
  FD1P3JX \main_crg_por_count_reg[3]  (
	.D(main_crg_por_count_RNO[3]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[3])
);
  FD1P3JX \main_crg_por_count_reg[4]  (
	.D(main_crg_por_count_RNO[4]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[4])
);
  FD1P3JX \main_crg_por_count_reg[5]  (
	.D(main_crg_por_count_RNO[5]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[5])
);
  FD1P3JX \main_crg_por_count_reg[6]  (
	.D(main_crg_por_count_RNO[6]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[6])
);
  FD1P3JX \main_crg_por_count_reg[7]  (
	.D(main_crg_por_count_RNO[7]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[7])
);
  FD1P3JX \main_crg_por_count_reg[8]  (
	.D(main_crg_por_count_RNO[8]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[8])
);
  FD1P3JX \main_crg_por_count_reg[9]  (
	.D(main_crg_por_count_RNO[9]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[9])
);
  FD1P3JX \main_crg_por_count_reg[10]  (
	.D(main_crg_por_count_RNO[10]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[10])
);
  FD1P3JX \main_crg_por_count_reg[11]  (
	.D(main_crg_por_count_RNO[11]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[11])
);
  FD1P3JX \main_crg_por_count_reg[12]  (
	.D(main_crg_por_count_RNO[12]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[12])
);
  FD1P3JX \main_crg_por_count_reg[13]  (
	.D(main_crg_por_count_RNO[13]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[13])
);
  FD1P3JX \main_crg_por_count_reg[14]  (
	.D(main_crg_por_count_RNO[14]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[14])
);
  FD1P3JX \main_crg_por_count_reg[15]  (
	.D(main_crg_por_count_RNO[15]),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(GND_0),
	.Q(main_crg_por_count[15])
);
  FD1P3JX \main_count[0]  (
	.D(main_count_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(main_count_1)
);
  FD1P3JX \main_count_reg[1]  (
	.D(main_count_RNO[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(main_count[1])
);
  FD1P3IX \main_count_reg[2]  (
	.D(main_count_r_0_a2[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[2])
);
  FD1P3JX \main_count_reg[3]  (
	.D(main_count_1_cry_3_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[3])
);
  FD1P3IX \main_count_reg[4]  (
	.D(main_count_r_0_a2[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[4])
);
  FD1P3JX \main_count_reg[5]  (
	.D(main_count_1_cry_5_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[5])
);
  FD1P3IX \main_count_reg[6]  (
	.D(main_count_r_0_a2[6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[6])
);
  FD1P3IX \main_count_reg[7]  (
	.D(main_count_r_0_a2[7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[7])
);
  FD1P3JX \main_count_reg[8]  (
	.D(main_count_1_cry_7_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[8])
);
  FD1P3JX \main_count_reg[9]  (
	.D(main_count_1_cry_9_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[9])
);
  FD1P3JX \main_count_reg[10]  (
	.D(main_count_1_cry_9_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[10])
);
  FD1P3JX \main_count_reg[11]  (
	.D(main_count_1_cry_11_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[11])
);
  FD1P3JX \main_count_reg[12]  (
	.D(main_count_1_cry_11_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[12])
);
  FD1P3IX \main_count_reg[13]  (
	.D(main_count_r_0_a2[13]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[13])
);
  FD1P3JX \main_count_reg[14]  (
	.D(main_count_1_cry_13_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[14])
);
  FD1P3JX \main_count_reg[15]  (
	.D(main_count_1_cry_15_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[15])
);
  FD1P3IX \main_count_reg[16]  (
	.D(main_count_r_0_a2[16]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[16])
);
  FD1P3IX \main_count_reg[17]  (
	.D(main_count_r_0_a2[17]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[17])
);
  FD1P3IX \main_count_reg[18]  (
	.D(main_count_r_0_a2[18]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[18])
);
  FD1P3JX \main_count_reg[19]  (
	.D(main_count_1_cry_19_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[19])
);
  FD1P3IX \main_count_reg[20]  (
	.D(main_count_r_0_a2[20]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_count[20])
);
  FD1P3JX \main_count_reg[21]  (
	.D(main_count_1_s_21_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_count[21])
);
  FD1P3IX \main_chaser_reg[0]  (
	.D(main_chaser_i[13]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[0])
);
  FD1P3IX \main_chaser_reg[1]  (
	.D(main_chaser[0]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[1])
);
  FD1P3IX \main_chaser_reg[2]  (
	.D(main_chaser[1]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[2])
);
  FD1P3IX \main_chaser_reg[3]  (
	.D(main_chaser[2]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[3])
);
  FD1P3IX \main_chaser_reg[4]  (
	.D(main_chaser[3]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[4])
);
  FD1P3IX \main_chaser_reg[5]  (
	.D(main_chaser[4]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[5])
);
  FD1P3IX \main_chaser_reg[6]  (
	.D(main_chaser[5]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[6])
);
  FD1P3IX \main_chaser_reg[7]  (
	.D(main_chaser[6]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[7])
);
  FD1P3IX \main_chaser_reg[8]  (
	.D(main_chaser[7]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[8])
);
  FD1P3IX \main_chaser_reg[9]  (
	.D(main_chaser[8]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[9])
);
  FD1P3IX \main_chaser_reg[10]  (
	.D(main_chaser[9]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[10])
);
  FD1P3IX \main_chaser_reg[11]  (
	.D(main_chaser[10]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[11])
);
  FD1P3IX \main_chaser_reg[12]  (
	.D(main_chaser[11]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[12])
);
  FD1P3IX \main_chaser_reg[13]  (
	.D(main_chaser[12]),
	.SP(main_done),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_chaser[13])
);
  FD1P3IX main_bus_ack_reg (
	.D(main_bus_ack_r_0_a2),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_bus_ack)
);
  FD1P3IX main_basesoc_uart_tx_trigger_d_reg (
	.D(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_trigger_d)
);
  FD1P3IX main_basesoc_uart_tx_pending_reg (
	.D(N_100),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_pending)
);
  FD1P3IX main_basesoc_uart_tx_fifo_readable_reg (
	.D(N_148),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_readable)
);
  FD1P3IX \main_basesoc_uart_tx_fifo_produce_reg[0]  (
	.D(un1_main_basesoc_uart_tx_fifo_produce_axbxc0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_produce[0])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_produce_reg[1]  (
	.D(un1_main_basesoc_uart_tx_fifo_produce_axbxc1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_produce[1])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_produce_reg[2]  (
	.D(un1_main_basesoc_uart_tx_fifo_produce_axbxc2),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_produce[2])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_produce_reg[3]  (
	.D(main_basesoc_uart_tx_fifo_produce_RNO[3]),
	.SP(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_N_13_mux),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_produce[3])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_level0_mod[1]  (
	.D(un1_main_basesoc_uart_tx_fifo_level0[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_tx_fifo_level0_0[1])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_level0_mod[3]  (
	.D(un1_main_basesoc_uart_tx_fifo_level0[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_tx_fifo_level0_0[3])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_level0_0_mod[0]  (
	.D(main_basesoc_uart_tx_fifo_level0_0_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(un1_main_basesoc_uart_tx_fifo_level0_scalar)
);
  FD1P3IX \main_basesoc_uart_tx_fifo_level0_0_mod[2]  (
	.D(un1_main_basesoc_uart_tx_fifo_level0[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_tx_fifo_level0_0[2])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_level0_0_mod[4]  (
	.D(un1_main_basesoc_uart_tx_fifo_level0[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_tx_fifo_level0_0[4])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_consume_reg[0]  (
	.D(un1_main_basesoc_uart_tx_fifo_consume_axbxc0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_consume[0])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_consume_reg[1]  (
	.D(un1_main_basesoc_uart_tx_fifo_consume_axbxc1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_consume[1])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_consume_reg[2]  (
	.D(main_basesoc_uart_tx_fifo_consume_RNO[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_consume[2])
);
  FD1P3IX \main_basesoc_uart_tx_fifo_consume_reg[3]  (
	.D(un1_main_basesoc_uart_tx_fifo_consume_axbxc3),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_tx_fifo_consume[3])
);
  FD1P3IX main_basesoc_uart_rx_trigger_d_reg (
	.D(main_basesoc_uart_rx_fifo_readable),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_trigger_d)
);
  FD1P3IX main_basesoc_uart_rx_pending_reg (
	.D(N_20),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_pending)
);
  FD1P3IX main_basesoc_uart_rx_fifo_readable_reg (
	.D(N_92),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_readable)
);
  FD1P3IX \main_basesoc_uart_rx_fifo_produce_reg[0]  (
	.D(un1_main_basesoc_uart_rx_fifo_produce_axbxc0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_produce[0])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_produce_reg[1]  (
	.D(un1_main_basesoc_uart_rx_fifo_produce_axbxc1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_produce[1])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_produce_reg[2]  (
	.D(main_basesoc_uart_rx_fifo_produce_RNO[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_produce[2])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_produce_reg[3]  (
	.D(un1_main_basesoc_uart_rx_fifo_produce_axbxc3),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_produce[3])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_level0_mod[1]  (
	.D(un1_main_basesoc_uart_rx_fifo_level0[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_rx_fifo_level0_0[1])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_level0_mod[3]  (
	.D(un1_main_basesoc_uart_rx_fifo_level0[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_rx_fifo_level0_0[3])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_level0_0_mod[0]  (
	.D(main_basesoc_uart_rx_fifo_level0_0_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(un1_main_basesoc_uart_rx_fifo_level0_scalar)
);
  FD1P3IX \main_basesoc_uart_rx_fifo_level0_0_mod[2]  (
	.D(un1_main_basesoc_uart_rx_fifo_level0[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_rx_fifo_level0_0[2])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_level0_0_mod[4]  (
	.D(un1_main_basesoc_uart_rx_fifo_level0[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_uart_rx_fifo_level0_0[4])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_consume_reg[0]  (
	.D(un1_main_basesoc_uart_rx_fifo_consume_axbxc0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_consume[0])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_consume_reg[1]  (
	.D(un1_main_basesoc_uart_rx_fifo_consume_axbxc1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_consume[1])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_consume_reg[2]  (
	.D(main_basesoc_uart_rx_fifo_consume_RNO[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_consume[2])
);
  FD1P3IX \main_basesoc_uart_rx_fifo_consume_reg[3]  (
	.D(un1_main_basesoc_uart_rx_fifo_consume_axbxc3),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_rx_fifo_consume[3])
);
  FD1P3IX main_basesoc_uart_pending_re_reg (
	.D(main_basesoc_uart_pending_r_0_sqmuxa),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_uart_pending_re)
);
  FD1P3IX \main_basesoc_uart_pending_r_reg[0]  (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank3_ev_pending_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_pending_r[0])
);
  FD1P3IX \main_basesoc_uart_pending_r_reg[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(builder_csr_bankarray_csrbank3_ev_pending_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_pending_r[1])
);
  FD1P3IX \main_basesoc_uart_enable_storage_reg[0]  (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank3_ev_enable0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_enable_storage[0])
);
  FD1P3IX \main_basesoc_uart_enable_storage_reg[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(builder_csr_bankarray_csrbank3_ev_enable0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_uart_enable_storage[1])
);
  FD1P3IX main_basesoc_tx_tick_reg (
	.D(main_basesoc_tx_tick_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_tx_tick)
);
  FD1P3IX \main_basesoc_tx_phase_mod[0]  (
	.D(main_basesoc_tx_phase_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[0])
);
  FD1P3IX \main_basesoc_tx_phase[1]  (
	.D(un5_main_basesoc_tx_phase_cry_1_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[1])
);
  FD1P3IX \main_basesoc_tx_phase[2]  (
	.D(N_17823_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[2])
);
  FD1P3IX \main_basesoc_tx_phase[3]  (
	.D(N_17825_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[3])
);
  FD1P3IX \main_basesoc_tx_phase[4]  (
	.D(un5_main_basesoc_tx_phase_cry_3_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[4])
);
  FD1P3IX \main_basesoc_tx_phase[5]  (
	.D(un5_main_basesoc_tx_phase_cry_5_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[5])
);
  FD1P3IX \main_basesoc_tx_phase[6]  (
	.D(N_17827_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[6])
);
  FD1P3IX \main_basesoc_tx_phase[7]  (
	.D(N_17829_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[7])
);
  FD1P3IX \main_basesoc_tx_phase[8]  (
	.D(N_17831_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[8])
);
  FD1P3IX \main_basesoc_tx_phase[9]  (
	.D(un5_main_basesoc_tx_phase_cry_9_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[9])
);
  FD1P3IX \main_basesoc_tx_phase[10]  (
	.D(un5_main_basesoc_tx_phase_cry_9_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[10])
);
  FD1P3IX \main_basesoc_tx_phase[11]  (
	.D(N_17833_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[11])
);
  FD1P3IX \main_basesoc_tx_phase[12]  (
	.D(un5_main_basesoc_tx_phase_cry_11_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[12])
);
  FD1P3IX \main_basesoc_tx_phase[13]  (
	.D(N_17835_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[13])
);
  FD1P3IX \main_basesoc_tx_phase[14]  (
	.D(un5_main_basesoc_tx_phase_cry_13_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[14])
);
  FD1P3IX \main_basesoc_tx_phase[15]  (
	.D(N_17815_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[15])
);
  FD1P3IX \main_basesoc_tx_phase[16]  (
	.D(un5_main_basesoc_tx_phase_cry_15_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[16])
);
  FD1P3IX \main_basesoc_tx_phase[17]  (
	.D(un5_main_basesoc_tx_phase_cry_17_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[17])
);
  FD1P3IX \main_basesoc_tx_phase[18]  (
	.D(N_17817_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[18])
);
  FD1P3IX \main_basesoc_tx_phase[19]  (
	.D(un5_main_basesoc_tx_phase_cry_19_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[19])
);
  FD1P3IX \main_basesoc_tx_phase[20]  (
	.D(un5_main_basesoc_tx_phase_cry_19_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[20])
);
  FD1P3IX \main_basesoc_tx_phase[21]  (
	.D(N_17819_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[21])
);
  FD1P3IX \main_basesoc_tx_phase[22]  (
	.D(N_17821_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_26[22])
);
  FD1P3IX \main_basesoc_tx_phase[23]  (
	.D(un5_main_basesoc_tx_phase_cry_23_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[23])
);
  FD1P3IX \main_basesoc_tx_phase[24]  (
	.D(un5_main_basesoc_tx_phase_cry_23_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[24])
);
  FD1P3IX \main_basesoc_tx_phase[25]  (
	.D(un5_main_basesoc_tx_phase_cry_25_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[25])
);
  FD1P3IX \main_basesoc_tx_phase[26]  (
	.D(un5_main_basesoc_tx_phase_cry_25_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[26])
);
  FD1P3IX \main_basesoc_tx_phase[27]  (
	.D(un5_main_basesoc_tx_phase_cry_27_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[27])
);
  FD1P3IX \main_basesoc_tx_phase[28]  (
	.D(un5_main_basesoc_tx_phase_cry_27_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[28])
);
  FD1P3IX \main_basesoc_tx_phase[29]  (
	.D(un5_main_basesoc_tx_phase_cry_29_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[29])
);
  FD1P3IX \main_basesoc_tx_phase[30]  (
	.D(un5_main_basesoc_tx_phase_cry_29_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[30])
);
  FD1P3IX \main_basesoc_tx_phase[31]  (
	.D(un5_main_basesoc_tx_phase_cry_31_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(dsp_join_kb_26[31])
);
  FD1P3IX \main_basesoc_tx_data_reg[0]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[0]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[0])
);
  FD1P3IX \main_basesoc_tx_data_reg[1]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[1]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[1])
);
  FD1P3IX \main_basesoc_tx_data_reg[2]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[2]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[2])
);
  FD1P3IX \main_basesoc_tx_data_reg[3]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[3]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[3])
);
  FD1P3IX \main_basesoc_tx_data_reg[4]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[4]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[4])
);
  FD1P3IX \main_basesoc_tx_data_reg[5]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[5]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[5])
);
  FD1P3IX \main_basesoc_tx_data_reg[6]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[6]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[6])
);
  FD1P3IX \main_basesoc_tx_data_reg[7]  (
	.D(main_basesoc_tx_data_rs232phytx_next_value2[7]),
	.SP(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_tx_data[7])
);
  FD1P3IX \main_basesoc_tx_count[0]  (
	.D(\main_basesoc_tx_count_0_.fb ),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(CO0_0)
);
  FD1P3IX \main_basesoc_tx_count_reg[1]  (
	.D(main_basesoc_tx_count_rs232phytx_next_value0[1]),
	.SP(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(main_basesoc_tx_count[1])
);
  FD1P3IX \main_basesoc_tx_count_reg[2]  (
	.D(main_basesoc_tx_count_rs232phytx_next_value0[2]),
	.SP(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(main_basesoc_tx_count[2])
);
  FD1P3IX \main_basesoc_tx_count_reg[3]  (
	.D(main_basesoc_tx_count_rs232phytx_next_value0[3]),
	.SP(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phytx_state_i),
	.Q(main_basesoc_tx_count[3])
);
  FD1P3IX main_basesoc_timer_zero_trigger_d_reg (
	.D(main_basesoc_timer_zero_trigger),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_zero_trigger_d)
);
  FD1P3IX main_basesoc_timer_zero_pending_reg (
	.D(N_136),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_zero_pending)
);
  FD1P3IX \main_basesoc_timer_value_status_reg[0]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0 ),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[0])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[1]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [1]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[1])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[2]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [2]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[2])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[3]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [3]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[3])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[4]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [4]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[4])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[5]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [5]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[5])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[6]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [6]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[6])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[7]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [7]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[7])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[8]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [8]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[8])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[9]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [9]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[9])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[10]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [10]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[10])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[11]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [11]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[11])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[12]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [12]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[12])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[13]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [13]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[13])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[14]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [14]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[14])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[15]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [15]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[15])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[16]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [16]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[16])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[17]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [17]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[17])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[18]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [18]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[18])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[19]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [19]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[19])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[20]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [20]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[20])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[21]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [21]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[21])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[22]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [22]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[22])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[23]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [23]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[23])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[24]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [24]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[24])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[25]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [25]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[25])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[26]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [26]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[26])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[27]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [27]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[27])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[28]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [28]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[28])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[29]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [29]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[29])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[30]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [30]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[30])
);
  FD1P3IX \main_basesoc_timer_value_status_reg[31]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [31]),
	.SP(main_basesoc_timer_update_value_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_value_status[31])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[0]  (
	.D(main_basesoc_timer_value_0_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0 )
);
  FD1P3IX \main_basesoc_timer_value_0_mod[1]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [1])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[2]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [2])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[3]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [3])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[4]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [4])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[5]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [5])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[6]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [6])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[7]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [7])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[8]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [8]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [8])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[9]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [9]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [9])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[10]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [10]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [10])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[11]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [11]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [11])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[12]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [12]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [12])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[13]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [13]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [13])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[14]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [14]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [14])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[15]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [15]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [15])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[16]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [16]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [16])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[17]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [17]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [17])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[18]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [18]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [18])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[19]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [19]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [19])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[20]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [20]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [20])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[21]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [21]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [21])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[22]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [22]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [22])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[23]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [23]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [23])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[24]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [24]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [24])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[25]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [25]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [25])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[26]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [26]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [26])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[27]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [27]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [27])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[28]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [28]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [28])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[29]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [29]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [29])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[30]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [30]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [30])
);
  FD1P3IX \main_basesoc_timer_value_0_mod[31]  (
	.D(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [31]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [31])
);
  FD1P3IX main_basesoc_timer_update_value_storage_reg (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank2_update_value0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_update_value_storage)
);
  FD1P3IX main_basesoc_timer_update_value_re_reg (
	.D(main_basesoc_timer_update_value_storage_0_sqmuxa),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_timer_update_value_re)
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[0]  (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[0])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[1])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[2]  (
	.D(dsp_join_kb_0[2]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[2])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[3]  (
	.D(dsp_join_kb_0[3]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[3])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[4]  (
	.D(dsp_join_kb_0[4]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[4])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[5]  (
	.D(dsp_join_kb_0[5]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[5])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[6]  (
	.D(dsp_join_kb_0[6]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[6])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[7]  (
	.D(dsp_join_kb_0[7]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[7])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[8]  (
	.D(dsp_join_kb_0[8]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[8])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[9]  (
	.D(dsp_join_kb_0[9]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[9])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[10]  (
	.D(dsp_join_kb_0[10]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[10])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[11]  (
	.D(dsp_join_kb_0[11]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[11])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[12]  (
	.D(dsp_join_kb_0[12]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[12])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[13]  (
	.D(dsp_join_kb_0[13]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[13])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[14]  (
	.D(dsp_join_kb_0[14]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[14])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[15]  (
	.D(dsp_join_kb_0[15]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[15])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[16]  (
	.D(dsp_join_kb_0[16]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[16])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[17]  (
	.D(dsp_join_kb_0[17]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[17])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[18]  (
	.D(dsp_join_kb_0[18]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[18])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[19]  (
	.D(dsp_join_kb_0[19]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[19])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[20]  (
	.D(dsp_join_kb_0[20]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[20])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[21]  (
	.D(dsp_join_kb_0[21]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[21])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[22]  (
	.D(dsp_join_kb_0[22]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[22])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[23]  (
	.D(dsp_join_kb_0[23]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[23])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[24]  (
	.D(dsp_join_kb_0[24]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[24])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[25]  (
	.D(dsp_join_kb_0[25]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[25])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[26]  (
	.D(dsp_split_kb_0),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[26])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[27]  (
	.D(dsp_join_kb_0[26]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[27])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[28]  (
	.D(dsp_join_kb_0[27]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[28])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[29]  (
	.D(dsp_join_kb_0[28]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[29])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[30]  (
	.D(dsp_join_kb_0[29]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[30])
);
  FD1P3IX \main_basesoc_timer_reload_storage_reg[31]  (
	.D(dsp_join_kb_0[30]),
	.SP(builder_csr_bankarray_csrbank2_reload0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_reload_storage[31])
);
  FD1P3IX main_basesoc_timer_pending_re_reg (
	.D(main_basesoc_timer_pending_r_0_sqmuxa),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_timer_pending_re)
);
  FD1P3IX main_basesoc_timer_pending_r_reg (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank2_ev_pending_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_pending_r)
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[1])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[3]  (
	.D(dsp_join_kb_0[3]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[3])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[5]  (
	.D(dsp_join_kb_0[5]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[5])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[7]  (
	.D(dsp_join_kb_0[7]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[7])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[9]  (
	.D(dsp_join_kb_0[9]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[9])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[11]  (
	.D(dsp_join_kb_0[11]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[11])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[13]  (
	.D(dsp_join_kb_0[13]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[13])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[15]  (
	.D(dsp_join_kb_0[15]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[15])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[17]  (
	.D(dsp_join_kb_0[17]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[17])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[19]  (
	.D(dsp_join_kb_0[19]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[19])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[21]  (
	.D(dsp_join_kb_0[21]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[21])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[23]  (
	.D(dsp_join_kb_0[23]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[23])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[25]  (
	.D(dsp_join_kb_0[25]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[25])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[27]  (
	.D(dsp_join_kb_0[26]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[26])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[29]  (
	.D(dsp_join_kb_0[28]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[28])
);
  FD1P3IX \main_basesoc_timer_load_storage_mod[31]  (
	.D(dsp_join_kb_0[30]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[30])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[0]  (
	.D(main_basesoc_timer_load_storage_0_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb[0])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[2]  (
	.D(dsp_join_kb_0[2]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[2])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[4]  (
	.D(dsp_join_kb_0[4]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[4])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[6]  (
	.D(dsp_join_kb_0[6]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[6])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[8]  (
	.D(dsp_join_kb_0[8]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[8])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[10]  (
	.D(dsp_join_kb_0[10]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[10])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[12]  (
	.D(dsp_join_kb_0[12]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[12])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[14]  (
	.D(dsp_join_kb_0[14]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[14])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[16]  (
	.D(dsp_join_kb_0[16]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[16])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[18]  (
	.D(dsp_join_kb_0[18]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[18])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[20]  (
	.D(dsp_join_kb_0[20]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[20])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[22]  (
	.D(dsp_join_kb_0[22]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[22])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[24]  (
	.D(dsp_join_kb_0[24]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[24])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[26]  (
	.D(dsp_split_kb_0),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_split_kb_1)
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[28]  (
	.D(dsp_join_kb_0[27]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[27])
);
  FD1P3IX \main_basesoc_timer_load_storage_0_mod[30]  (
	.D(dsp_join_kb_0[29]),
	.SP(N_443[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(dsp_join_kb[29])
);
  FD1P3IX main_basesoc_timer_enable_storage_reg (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank2_ev_enable0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_enable_storage)
);
  FD1P3IX main_basesoc_timer_en_storage_reg (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank2_en0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_timer_en_storage)
);
  FD1P3IX \main_basesoc_scratch_storage_reg[0]  (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[0])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[1])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[2]  (
	.D(dsp_join_kb_0[2]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[2])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[3]  (
	.D(dsp_join_kb_0[3]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[3])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[4]  (
	.D(dsp_join_kb_0[4]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[4])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[5]  (
	.D(dsp_join_kb_0[5]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[5])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[6]  (
	.D(dsp_join_kb_0[6]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[6])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[7]  (
	.D(dsp_join_kb_0[7]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[7])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[8]  (
	.D(dsp_join_kb_0[8]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[8])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[9]  (
	.D(dsp_join_kb_0[9]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[9])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[10]  (
	.D(dsp_join_kb_0[10]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[10])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[11]  (
	.D(dsp_join_kb_0[11]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[11])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[12]  (
	.D(dsp_join_kb_0[12]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[12])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[13]  (
	.D(dsp_join_kb_0[13]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[13])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[14]  (
	.D(dsp_join_kb_0[14]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[14])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[15]  (
	.D(dsp_join_kb_0[15]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[15])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[16]  (
	.D(dsp_join_kb_0[16]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[16])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[17]  (
	.D(dsp_join_kb_0[17]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[17])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[18]  (
	.D(dsp_join_kb_0[18]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[18])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[19]  (
	.D(dsp_join_kb_0[19]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[19])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[20]  (
	.D(dsp_join_kb_0[20]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[20])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[21]  (
	.D(dsp_join_kb_0[21]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[21])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[22]  (
	.D(dsp_join_kb_0[22]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[22])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[23]  (
	.D(dsp_join_kb_0[23]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[23])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[24]  (
	.D(dsp_join_kb_0[24]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[24])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[25]  (
	.D(dsp_join_kb_0[25]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[25])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[26]  (
	.D(dsp_split_kb_0),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[26])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[27]  (
	.D(dsp_join_kb_0[26]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[27])
);
  FD1P3JX \main_basesoc_scratch_storage_reg[28]  (
	.D(dsp_join_kb_0[27]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.PD(sys_rst),
	.Q(main_basesoc_scratch_storage[28])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[29]  (
	.D(dsp_join_kb_0[28]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[29])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[30]  (
	.D(dsp_join_kb_0[29]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[30])
);
  FD1P3IX \main_basesoc_scratch_storage_reg[31]  (
	.D(dsp_join_kb_0[30]),
	.SP(builder_csr_bankarray_csrbank0_scratch0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_scratch_storage[31])
);
  FD1P3IX main_basesoc_rx_tick_reg (
	.D(main_basesoc_rx_tick_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_rx_tick)
);
  FD1P3IX main_basesoc_rx_rx_d_reg (
	.D(builder_regs1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_rx_rx_d)
);
  FD1P3IX \main_basesoc_rx_phase_mod[0]  (
	.D(main_basesoc_rx_phase_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_27[0])
);
  FD1P3IX \main_basesoc_rx_phase_mod[1]  (
	.D(N_403),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[1])
);
  FD1P3IX \main_basesoc_rx_phase_mod[2]  (
	.D(N_404),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[2])
);
  FD1P3IX \main_basesoc_rx_phase_mod[3]  (
	.D(N_405),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[3])
);
  FD1P3IX \main_basesoc_rx_phase_mod[4]  (
	.D(N_406),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[4])
);
  FD1P3IX \main_basesoc_rx_phase_mod[5]  (
	.D(N_407),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[5])
);
  FD1P3IX \main_basesoc_rx_phase_mod[6]  (
	.D(N_408),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[6])
);
  FD1P3IX \main_basesoc_rx_phase_mod[7]  (
	.D(N_409),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[7])
);
  FD1P3IX \main_basesoc_rx_phase_mod[8]  (
	.D(N_410),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[8])
);
  FD1P3IX \main_basesoc_rx_phase_mod[9]  (
	.D(N_411),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[9])
);
  FD1P3IX \main_basesoc_rx_phase_mod[10]  (
	.D(N_412),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[10])
);
  FD1P3IX \main_basesoc_rx_phase_mod[11]  (
	.D(N_413),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[11])
);
  FD1P3IX \main_basesoc_rx_phase_mod[12]  (
	.D(N_414),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[12])
);
  FD1P3IX \main_basesoc_rx_phase_mod[13]  (
	.D(N_415),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[13])
);
  FD1P3IX \main_basesoc_rx_phase_mod[14]  (
	.D(N_416),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[14])
);
  FD1P3IX \main_basesoc_rx_phase_mod[15]  (
	.D(N_417),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[15])
);
  FD1P3IX \main_basesoc_rx_phase_mod[16]  (
	.D(un5_main_basesoc_rx_phase_cry_15_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[16])
);
  FD1P3IX \main_basesoc_rx_phase_mod[17]  (
	.D(N_419),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[17])
);
  FD1P3IX \main_basesoc_rx_phase_mod[18]  (
	.D(N_420),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[18])
);
  FD1P3IX \main_basesoc_rx_phase_mod[19]  (
	.D(un5_main_basesoc_rx_phase_cry_19_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[19])
);
  FD1P3IX \main_basesoc_rx_phase_mod[20]  (
	.D(un5_main_basesoc_rx_phase_cry_19_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[20])
);
  FD1P3IX \main_basesoc_rx_phase_mod[21]  (
	.D(N_423),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[21])
);
  FD1P3IX \main_basesoc_rx_phase_mod[22]  (
	.D(N_424),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[22])
);
  FD1P3IX \main_basesoc_rx_phase_mod[23]  (
	.D(N_425),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[23])
);
  FD1P3IX \main_basesoc_rx_phase_mod[24]  (
	.D(un5_main_basesoc_rx_phase_cry_23_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[24])
);
  FD1P3IX \main_basesoc_rx_phase_mod[25]  (
	.D(N_427),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[25])
);
  FD1P3IX \main_basesoc_rx_phase_mod[26]  (
	.D(N_428),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[26])
);
  FD1P3IX \main_basesoc_rx_phase_mod[27]  (
	.D(N_429),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[27])
);
  FD1P3IX \main_basesoc_rx_phase_mod[28]  (
	.D(N_430),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[28])
);
  FD1P3IX \main_basesoc_rx_phase_mod[29]  (
	.D(un5_main_basesoc_rx_phase_cry_29_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[29])
);
  FD1P3IX \main_basesoc_rx_phase_mod[30]  (
	.D(un5_main_basesoc_rx_phase_cry_29_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(dsp_join_kb_27[30])
);
  FD1P3IX \main_basesoc_rx_phase[31]  (
	.D(N_17837_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_27[31])
);
  FD1P3IX \main_basesoc_rx_data_reg[0]  (
	.D(main_basesoc_rx_data[1]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[0])
);
  FD1P3IX \main_basesoc_rx_data_reg[1]  (
	.D(main_basesoc_rx_data[2]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[1])
);
  FD1P3IX \main_basesoc_rx_data_reg[2]  (
	.D(main_basesoc_rx_data[3]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[2])
);
  FD1P3IX \main_basesoc_rx_data_reg[3]  (
	.D(main_basesoc_rx_data[4]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[3])
);
  FD1P3IX \main_basesoc_rx_data_reg[4]  (
	.D(main_basesoc_rx_data[5]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[4])
);
  FD1P3IX \main_basesoc_rx_data_reg[5]  (
	.D(main_basesoc_rx_data[6]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[5])
);
  FD1P3IX \main_basesoc_rx_data_reg[6]  (
	.D(main_basesoc_rx_data[7]),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[6])
);
  FD1P3IX \main_basesoc_rx_data_reg[7]  (
	.D(builder_regs1),
	.SP(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_rx_data[7])
);
  FD1P3IX \main_basesoc_rx_count[0]  (
	.D(\main_basesoc_rx_count_0_.fb ),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(CO0)
);
  FD1P3IX \main_basesoc_rx_count_reg[1]  (
	.D(main_basesoc_rx_count_rs232phyrx_next_value0[1]),
	.SP(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(main_basesoc_rx_count[1])
);
  FD1P3IX \main_basesoc_rx_count_reg[2]  (
	.D(main_basesoc_rx_count_rs232phyrx_next_value0[2]),
	.SP(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(main_basesoc_rx_count[2])
);
  FD1P3IX \main_basesoc_rx_count_reg[3]  (
	.D(main_basesoc_rx_count_rs232phyrx_next_value0[3]),
	.SP(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
	.CK(sys_clk[0]),
	.CD(builder_basesoc_rs232phyrx_state_i),
	.Q(main_basesoc_rx_count[3])
);
  FD1P3IX \main_basesoc_reset_storage_reg[0]  (
	.D(dsp_join_kb_0[0]),
	.SP(builder_csr_bankarray_csrbank0_reset0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_reset_storage[0])
);
  FD1P3IX \main_basesoc_reset_storage_reg[1]  (
	.D(dsp_join_kb_0[1]),
	.SP(builder_csr_bankarray_csrbank0_reset0_re),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_reset_storage[1])
);
  FD1P3IX main_basesoc_reset_re_reg (
	.D(main_basesoc_reset_storage_0_sqmuxa),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(main_basesoc_reset_re)
);
  FD1P3IX main_basesoc_ram_bus_ack_reg (
	.D(main_basesoc_ram_bus_ack_r),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(main_basesoc_ram_bus_ack)
);
  FD1P3IX \main_basesoc_bus_errors_mod[1]  (
	.D(un1_main_basesoc_bus_errors_1[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[1])
);
  FD1P3IX \main_basesoc_bus_errors_mod[2]  (
	.D(un1_main_basesoc_bus_errors_1[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[2])
);
  FD1P3IX \main_basesoc_bus_errors_mod[3]  (
	.D(un1_main_basesoc_bus_errors_1[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[3])
);
  FD1P3IX \main_basesoc_bus_errors_mod[4]  (
	.D(un1_main_basesoc_bus_errors_1[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[4])
);
  FD1P3IX \main_basesoc_bus_errors_mod[5]  (
	.D(un1_main_basesoc_bus_errors_1[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[5])
);
  FD1P3IX \main_basesoc_bus_errors_mod[6]  (
	.D(un1_main_basesoc_bus_errors_1[6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[6])
);
  FD1P3IX \main_basesoc_bus_errors_mod[7]  (
	.D(un1_main_basesoc_bus_errors_1[7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[7])
);
  FD1P3IX \main_basesoc_bus_errors_mod[8]  (
	.D(un1_main_basesoc_bus_errors_1[8]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[8])
);
  FD1P3IX \main_basesoc_bus_errors_mod[9]  (
	.D(un1_main_basesoc_bus_errors_1[9]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[9])
);
  FD1P3IX \main_basesoc_bus_errors_mod[10]  (
	.D(un1_main_basesoc_bus_errors_1[10]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[10])
);
  FD1P3IX \main_basesoc_bus_errors_mod[11]  (
	.D(un1_main_basesoc_bus_errors_1[11]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[11])
);
  FD1P3IX \main_basesoc_bus_errors_mod[12]  (
	.D(un1_main_basesoc_bus_errors_1[12]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[12])
);
  FD1P3IX \main_basesoc_bus_errors_mod[13]  (
	.D(un1_main_basesoc_bus_errors_1[13]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[13])
);
  FD1P3IX \main_basesoc_bus_errors_mod[14]  (
	.D(un1_main_basesoc_bus_errors_1[14]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[14])
);
  FD1P3IX \main_basesoc_bus_errors_mod[15]  (
	.D(un1_main_basesoc_bus_errors_1[15]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[15])
);
  FD1P3IX \main_basesoc_bus_errors_mod[16]  (
	.D(un1_main_basesoc_bus_errors_1[16]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[16])
);
  FD1P3IX \main_basesoc_bus_errors_mod[17]  (
	.D(un1_main_basesoc_bus_errors_1[17]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[17])
);
  FD1P3IX \main_basesoc_bus_errors_mod[18]  (
	.D(un1_main_basesoc_bus_errors_1[18]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[18])
);
  FD1P3IX \main_basesoc_bus_errors_mod[19]  (
	.D(un1_main_basesoc_bus_errors_1[19]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[19])
);
  FD1P3IX \main_basesoc_bus_errors_mod[20]  (
	.D(un1_main_basesoc_bus_errors_1[20]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[20])
);
  FD1P3IX \main_basesoc_bus_errors_mod[21]  (
	.D(un1_main_basesoc_bus_errors_1[21]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[21])
);
  FD1P3IX \main_basesoc_bus_errors_mod[22]  (
	.D(un1_main_basesoc_bus_errors_1[22]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[22])
);
  FD1P3IX \main_basesoc_bus_errors_mod[23]  (
	.D(un1_main_basesoc_bus_errors_1[23]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[23])
);
  FD1P3IX \main_basesoc_bus_errors_mod[24]  (
	.D(un1_main_basesoc_bus_errors_1[24]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[24])
);
  FD1P3IX \main_basesoc_bus_errors_mod[25]  (
	.D(un1_main_basesoc_bus_errors_1[25]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[25])
);
  FD1P3IX \main_basesoc_bus_errors_mod[26]  (
	.D(un1_main_basesoc_bus_errors_1[26]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[26])
);
  FD1P3IX \main_basesoc_bus_errors_mod[27]  (
	.D(un1_main_basesoc_bus_errors_1[27]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[27])
);
  FD1P3IX \main_basesoc_bus_errors_mod[28]  (
	.D(un1_main_basesoc_bus_errors_1[28]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[28])
);
  FD1P3IX \main_basesoc_bus_errors_mod[29]  (
	.D(un1_main_basesoc_bus_errors_1[29]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[29])
);
  FD1P3IX \main_basesoc_bus_errors_mod[30]  (
	.D(un1_main_basesoc_bus_errors_1[30]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[30])
);
  FD1P3IX \main_basesoc_bus_errors_mod[31]  (
	.D(un1_main_basesoc_bus_errors_1[31]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(un1_main_basesoc_bus_errors_1_0[31])
);
  FD1P3IX \main_basesoc_bus_errors_0_mod[0]  (
	.D(main_basesoc_bus_errors_0_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(un1_main_basesoc_bus_errors_1_0[0])
);
  FD1P3IX \builder_slave_sel_r_reg[0]  (
	.D(builder_slave_sel_2[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(builder_slave_sel_r[0])
);
  FD1P3IX \builder_slave_sel_r_reg[1]  (
	.D(builder_slave_sel_r_r_0_a2[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_slave_sel_r[1])
);
  FD1P3IX \builder_slave_sel_r_reg[2]  (
	.D(N_175),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(builder_slave_sel_r[2])
);
  FD1P3IX builder_regs1_reg (
	.D(builder_regs0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_regs1)
);
  FD1P3IX builder_grant_rep2_reg (
	.D(N_1210_i_rep2),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_grant_rep2)
);
  FD1P3IX builder_grant_rep1_reg (
	.D(N_1210_i_rep1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_grant_rep1)
);
  FD1P3IX builder_grant_fast_reg (
	.D(N_1210_i_fast),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_grant_fast)
);
  FD1P3IX builder_grant_reg (
	.D(N_1210_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_grant)
);
  FD1P3IX builder_csr_bankarray_sel_r_reg (
	.D(builder_csr_bankarray_sel_r_r_0_a2),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(builder_csr_bankarray_sel_r)
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[0]  (
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r_11[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[1]  (
	.D(builder_csr_bankarray_interface3_bank_bus_dat_r_11[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[1])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[2]  (
	.D(storage_1_dat1[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[2])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[3]  (
	.D(storage_1_dat1[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[3])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[4]  (
	.D(storage_1_dat1[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[4])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[5]  (
	.D(storage_1_dat1[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[5])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[6]  (
	.D(storage_1_dat1[6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[6])
);
  FD1P3IX \builder_csr_bankarray_interface3_bank_bus_dat_r_reg[7]  (
	.D(storage_1_dat1[7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface3_bank_bus_dat_r[7])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[0]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[1]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[2]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[2])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[3]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[3])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[4]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[4])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[5]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[5])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[6]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[6])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[7]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[7])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[8]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[8]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[8])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[9]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[9]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[9])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[10]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[10]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[10])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[11]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[11]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[11])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[12]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[12]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[12])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[13]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[13]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[13])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[14]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[14]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[14])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[15]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[15]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[15])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[16]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[16]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[16])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[17]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[17]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[17])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[18]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[18]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[18])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[19]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[19]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[19])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[20]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[20]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[20])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[21]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[21]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[21])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[22]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[22]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[22])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[23]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[23]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[23])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[24]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[24]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[24])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[25]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[25]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[25])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[26]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[26]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[26])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[27]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[27]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[27])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[28]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[28]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[28])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[29]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[29]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[29])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[30]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[30]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[30])
);
  FD1P3IX \builder_csr_bankarray_interface2_bank_bus_dat_r_reg[31]  (
	.D(builder_csr_bankarray_interface2_bank_bus_dat_r_11[31]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface2_bank_bus_dat_r[31])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[0]  (
	.D(main_storage[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[1]  (
	.D(main_storage[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[2]  (
	.D(main_storage[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[2])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[3]  (
	.D(main_storage[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[3])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[4]  (
	.D(main_storage[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[4])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[5]  (
	.D(main_storage[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[5])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[6]  (
	.D(main_storage[6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[6])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[7]  (
	.D(main_storage[7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[7])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[8]  (
	.D(main_storage[8]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[8])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[9]  (
	.D(main_storage[9]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[9])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[10]  (
	.D(main_storage[10]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[10])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[11]  (
	.D(main_storage[11]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[11])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[12]  (
	.D(main_storage[12]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[12])
);
  FD1P3IX \builder_csr_bankarray_interface1_bank_bus_dat_r_reg[13]  (
	.D(main_storage[13]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.Q(builder_csr_bankarray_interface1_bank_bus_dat_r[13])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[0]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[2]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[3]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[4]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[5]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[5])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[6]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[6]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[6])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[7]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[7]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[7])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[8]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[8]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[8])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[9]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[9]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[9])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[10]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[10]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[10])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[11]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[11]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[11])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[12]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[12]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[12])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[13]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[13]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[13])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[14]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[14]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[14])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[15]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[15]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[15])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[16]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[16]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[16])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[17]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[17]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[17])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[18]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[18]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[18])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[19]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[19]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[19])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[20]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[20]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[20])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[21]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[21]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[21])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[22]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[22]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[22])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[23]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[23])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[24]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[24]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[24])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[25]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[25]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[25])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[26]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[26]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[26])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[27]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[27]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[27])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[28]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[28]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[28])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[29]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[29]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[29])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[30]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[30]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[30])
);
  FD1P3IX \builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]  (
	.D(builder_csr_bankarray_interface0_bank_bus_dat_r_6[31]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.Q(builder_csr_bankarray_interface0_bank_bus_dat_r[31])
);
  FD1P3IX \builder_count_mod[2]  (
	.D(builder_count_mod_RNO[2]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[2])
);
  FD1P3IX \builder_count_mod[4]  (
	.D(builder_count_mod_RNO[4]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[4])
);
  FD1P3IX \builder_count_0_mod[0]  (
	.D(builder_count_0_mod_RNO[0]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_count_1)
);
  FD1P3IX \builder_count_0_mod[1]  (
	.D(builder_count_0_mod_RNO[1]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[1])
);
  FD1P3IX \builder_count_0_mod[3]  (
	.D(builder_count_0_mod_RNO[3]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[3])
);
  FD1P3IX \builder_count_0_mod[5]  (
	.D(builder_count_0_mod_RNO[5]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[5])
);
  FD1P3JX \builder_count[6]  (
	.D(N_137_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[6])
);
  FD1P3IX \builder_count[7]  (
	.D(builder_count_1_cry_7_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(N_152_i),
	.Q(dsp_join_kb_25[7])
);
  FD1P3IX \builder_count[8]  (
	.D(builder_count_1_cry_7_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(N_152_i),
	.Q(dsp_join_kb_25[8])
);
  FD1P3JX \builder_count[9]  (
	.D(N_1219_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[9])
);
  FD1P3IX \builder_count[10]  (
	.D(builder_count_1_cry_9_0_S1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(N_152_i),
	.Q(dsp_join_kb_25[10])
);
  FD1P3IX \builder_count[11]  (
	.D(builder_count_1_cry_11_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(N_152_i),
	.Q(dsp_join_kb_25[11])
);
  FD1P3IX \builder_count[12]  (
	.D(builder_count_r[12]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[12])
);
  FD1P3IX \builder_count[13]  (
	.D(builder_count_1_cry_13_0_S0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(N_152_i),
	.Q(dsp_join_kb_25[13])
);
  FD1P3JX \builder_count[14]  (
	.D(N_120_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[14])
);
  FD1P3IX \builder_count[15]  (
	.D(builder_count_r[15]),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(dsp_join_kb_25[15])
);
  FD1P3JX \builder_count[16]  (
	.D(N_121_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[16])
);
  FD1P3JX \builder_count[17]  (
	.D(N_1218_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[17])
);
  FD1P3JX \builder_count[18]  (
	.D(N_123_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[18])
);
  FD1P3JX \builder_count[19]  (
	.D(N_124_i),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(GND_0),
	.Q(dsp_join_kb_25[19])
);
  FD1P3IX builder_basesoc_state_reg (
	.D(builder_basesoc_next_state_1_sqmuxa_1),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(GND_0),
	.Q(builder_basesoc_state)
);
  FD1P3IX builder_basesoc_rs232phytx_state_reg (
	.D(main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa),
	.SP(un1_main_basesoc_serial_tx_rs232phytx_next_value112_i[0]),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(builder_basesoc_rs232phytx_state)
);
  FD1P3IX builder_basesoc_rs232phyrx_state_reg (
	.D(N_110),
	.SP(VCC),
	.CK(sys_clk[0]),
	.CD(sys_rst),
	.Q(builder_basesoc_rs232phyrx_state)
);
// @48:37
  OB user_led13_pad (
	.I(user_led13_c),
	.O(user_led13)
);
// @48:36
  OB user_led12_pad (
	.I(user_led12_c),
	.O(user_led12)
);
// @48:35
  OB user_led11_pad (
	.I(user_led11_c),
	.O(user_led11)
);
// @48:34
  OB user_led10_pad (
	.I(user_led10_c),
	.O(user_led10)
);
// @48:33
  OB user_led9_pad (
	.I(user_led9_c),
	.O(user_led9)
);
// @48:32
  OB user_led8_pad (
	.I(user_led8_c),
	.O(user_led8)
);
// @48:31
  OB user_led7_pad (
	.I(user_led7_c),
	.O(user_led7)
);
// @48:30
  OB user_led6_pad (
	.I(user_led6_c),
	.O(user_led6)
);
// @48:29
  OB user_led5_pad (
	.I(user_led5_c),
	.O(user_led5)
);
// @48:28
  OB user_led4_pad (
	.I(user_led4_c),
	.O(user_led4)
);
// @48:27
  OB user_led3_pad (
	.I(user_led3_c),
	.O(user_led3)
);
// @48:26
  OB user_led2_pad (
	.I(user_led2_c),
	.O(user_led2)
);
// @48:25
  OB user_led1_pad (
	.I(user_led1_c),
	.O(user_led1)
);
// @48:24
  OB user_led0_pad (
	.I(user_led0_c),
	.O(user_led0)
);
// @48:23
  OB serial_tx_pad (
	.I(serial_tx_c),
	.O(serial_tx)
);
// @48:22
  IB serial_rx_pad (
	.I(serial_rx),
	.O(serial_rx_c)
);
// @48:21
  IB gsrn_pad (
	.I(gsrn),
	.O(gsrn_c)
);
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_axbxc2_cZ (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa),
	.B(main_basesoc_uart_tx_fifo_produce[1]),
	.C(main_basesoc_uart_tx_fifo_produce[2]),
	.D(un1_main_basesoc_uart_tx_fifo_produce_ac0_0),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc2)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_axbxc2_cZ.INIT="0x78F0";
  LUT4 \main_basesoc_uart_tx_fifo_level0_0_mod_RNO_cZ[0]  (
	.A(sys_rst),
	.B(un1_main_basesoc_uart_tx_fifo_level0[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_uart_tx_fifo_level0_0_mod_RNO[0])
);
defparam \main_basesoc_uart_tx_fifo_level0_0_mod_RNO_cZ[0] .INIT="0x4444";
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_axbxc1_cZ (
	.A(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa),
	.B(main_basesoc_uart_tx_fifo_produce[1]),
	.C(un1_main_basesoc_uart_tx_fifo_produce_ac0_0),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc1)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_axbxc1_cZ.INIT="0x6C6C";
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e (
	.A(\VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r8_0 ),
	.B(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2),
	.C(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_N_13_mux)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e.INIT="0x8080";
// @48:1237
  LUT4 un1_main_basesoc_uart_tx_fifo_consume_axbxc3_cZ (
	.A(main_basesoc_uart_tx_fifo_consume[2]),
	.B(main_basesoc_uart_tx_fifo_consume[3]),
	.C(un1_main_basesoc_uart_tx_fifo_consume_c2),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_consume_axbxc3)
);
defparam un1_main_basesoc_uart_tx_fifo_consume_axbxc3_cZ.INIT="0x6C6C";
  LUT4 \main_basesoc_timer_value_0_mod_RNO_cZ[0]  (
	.A(N_792[0]),
	.B(sys_rst),
	.C(dsp_join_kb[0]),
	.D(main_basesoc_timer_en_storage),
	.Z(main_basesoc_timer_value_0_mod_RNO[0])
);
defparam \main_basesoc_timer_value_0_mod_RNO_cZ[0] .INIT="0x2230";
  LUT4 \main_basesoc_uart_rx_fifo_level0_0_mod_RNO_cZ[0]  (
	.A(sys_rst),
	.B(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C(main_basesoc_uart_rx_fifo_wrport_we),
	.D(un1_main_basesoc_uart_rx_fifo_level0_scalar),
	.Z(main_basesoc_uart_rx_fifo_level0_0_mod_RNO[0])
);
defparam \main_basesoc_uart_rx_fifo_level0_0_mod_RNO_cZ[0] .INIT="0x4114";
// @48:1256
  LUT4 un1_main_basesoc_uart_rx_fifo_produce_axbxc3_cZ (
	.A(main_basesoc_uart_rx_fifo_produce[2]),
	.B(main_basesoc_uart_rx_fifo_produce[3]),
	.C(un1_main_basesoc_uart_rx_fifo_produce_c2),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_produce_axbxc3)
);
defparam un1_main_basesoc_uart_rx_fifo_produce_axbxc3_cZ.INIT="0x6C6C";
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2_cZ (
	.A(N_175),
	.B(\VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 ),
	.C(main_basesoc_uart_tx_fifo_produce[0]),
	.D(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_2_cZ.INIT="0xD000";
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_ac0_0_cZ (
	.A(N_167),
	.B(\VexRiscv.IBusCachedPlugin_cache.builder_slave_sel_r_r_0_a2_0_out ),
	.C(\VexRiscv.main_m1_e_0_1 ),
	.D(main_basesoc_uart_tx_fifo_produce[0]),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_ac0_0)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_ac0_0_cZ.INIT="0x8000";
// @48:1259
  LUT4 un1_main_basesoc_uart_rx_fifo_consume_axbxc3_cZ (
	.A(main_basesoc_uart_rx_fifo_consume[2]),
	.B(main_basesoc_uart_rx_fifo_consume[3]),
	.C(un1_main_basesoc_uart_rx_fifo_consume_c2),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_consume_axbxc3)
);
defparam un1_main_basesoc_uart_rx_fifo_consume_axbxc3_cZ.INIT="0x6C6C";
// @48:1237
  LUT4 un1_main_basesoc_uart_tx_fifo_consume_axbxc1_cZ (
	.A(main_basesoc_uart_tx_fifo_consume[0]),
	.B(main_basesoc_uart_tx_fifo_consume[1]),
	.C(main_basesoc_uart_tx_fifo_syncfifo_re),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_consume_axbxc1)
);
defparam un1_main_basesoc_uart_tx_fifo_consume_axbxc1_cZ.INIT="0x6C6C";
// @48:1237
  LUT4 un1_main_basesoc_uart_tx_fifo_consume_ac0_1 (
	.A(main_basesoc_uart_tx_fifo_consume[0]),
	.B(main_basesoc_uart_tx_fifo_consume[1]),
	.C(main_basesoc_uart_tx_fifo_syncfifo_re),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_consume_c2)
);
defparam un1_main_basesoc_uart_tx_fifo_consume_ac0_1.INIT="0x8080";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[2]  (
	.A(sys_rst),
	.B(main_count_1_cry_1_0_S1),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[2])
);
defparam \main_count_r_0_a2_cZ[2] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[4]  (
	.A(sys_rst),
	.B(main_count_1_cry_3_0_S1),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[4])
);
defparam \main_count_r_0_a2_cZ[4] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[13]  (
	.A(sys_rst),
	.B(main_count_1_cry_13_0_S0),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[13])
);
defparam \main_count_r_0_a2_cZ[13] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[20]  (
	.A(sys_rst),
	.B(main_count_1_cry_19_0_S1),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[20])
);
defparam \main_count_r_0_a2_cZ[20] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[6]  (
	.A(sys_rst),
	.B(main_count_1_cry_5_0_S1),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[6])
);
defparam \main_count_r_0_a2_cZ[6] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[7]  (
	.A(sys_rst),
	.B(main_count_1_cry_7_0_S0),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[7])
);
defparam \main_count_r_0_a2_cZ[7] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[16]  (
	.A(sys_rst),
	.B(main_count_1_cry_15_0_S1),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[16])
);
defparam \main_count_r_0_a2_cZ[16] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[17]  (
	.A(sys_rst),
	.B(main_count_1_cry_17_0_S0),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[17])
);
defparam \main_count_r_0_a2_cZ[17] .INIT="0x0404";
// @48:1176
  LUT4 \main_count_r_0_a2_cZ[18]  (
	.A(sys_rst),
	.B(main_count_1_cry_17_0_S1),
	.C(main_done),
	.D(GND_0),
	.Z(main_count_r_0_a2[18])
);
defparam \main_count_r_0_a2_cZ[18] .INIT="0x0404";
// @48:1237
  LUT4 un1_main_basesoc_uart_tx_fifo_consume_axbxc0_cZ (
	.A(main_basesoc_uart_tx_fifo_consume[0]),
	.B(main_basesoc_uart_tx_fifo_syncfifo_re),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_consume_axbxc0)
);
defparam un1_main_basesoc_uart_tx_fifo_consume_axbxc0_cZ.INIT="0x6666";
// @48:1256
  LUT4 un1_main_basesoc_uart_rx_fifo_produce_axbxc1_cZ (
	.A(main_basesoc_uart_rx_fifo_produce[0]),
	.B(main_basesoc_uart_rx_fifo_produce[1]),
	.C(main_basesoc_uart_rx_fifo_wrport_we),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_produce_axbxc1)
);
defparam un1_main_basesoc_uart_rx_fifo_produce_axbxc1_cZ.INIT="0x6C6C";
// @48:1256
  LUT4 un1_main_basesoc_uart_rx_fifo_produce_ac0_1 (
	.A(main_basesoc_uart_rx_fifo_produce[0]),
	.B(main_basesoc_uart_rx_fifo_produce[1]),
	.C(main_basesoc_uart_rx_fifo_wrport_we),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_produce_c2)
);
defparam un1_main_basesoc_uart_rx_fifo_produce_ac0_1.INIT="0x8080";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m88  (
	.A(m84),
	.B(m86),
	.C(mem_adr0[4]),
	.D(mem_adr0[5]),
	.Z(builder_csr_bankarray_dat_r[7])
);
defparam \builder_csr_bankarray_dat_r_7_1_.m88 .INIT="0x0C55";
  LUT4 \main_crg_por_count_RNO_cZ[0]  (
	.A(por_rst),
	.B(main_crg_por_count[0]),
	.C(main_crg_por_done_12),
	.D(main_crg_por_done_13),
	.Z(main_crg_por_count_RNO[0])
);
defparam \main_crg_por_count_RNO_cZ[0] .INIT="0xEBBB";
// @48:1259
  LUT4 un1_main_basesoc_uart_rx_fifo_consume_axbxc1_cZ (
	.A(main_basesoc_uart_rx_fifo_consume[0]),
	.B(main_basesoc_uart_rx_fifo_consume[1]),
	.C(main_basesoc_uart_rx_fifo_syncfifo_re),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_consume_axbxc1)
);
defparam un1_main_basesoc_uart_rx_fifo_consume_axbxc1_cZ.INIT="0x6C6C";
// @48:1259
  LUT4 un1_main_basesoc_uart_rx_fifo_consume_ac0_1 (
	.A(main_basesoc_uart_rx_fifo_consume[0]),
	.B(main_basesoc_uart_rx_fifo_consume[1]),
	.C(main_basesoc_uart_rx_fifo_syncfifo_re),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_consume_c2)
);
defparam un1_main_basesoc_uart_rx_fifo_consume_ac0_1.INIT="0x8080";
// @48:1256
  LUT4 un1_main_basesoc_uart_rx_fifo_produce_axbxc0_cZ (
	.A(main_basesoc_uart_rx_fifo_produce[0]),
	.B(main_basesoc_uart_rx_fifo_wrport_we),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_produce_axbxc0)
);
defparam un1_main_basesoc_uart_rx_fifo_produce_axbxc0_cZ.INIT="0x6666";
// @48:1741
  LUT4 un2_main_crg_por_done_1_cZ (
	.A(main_crg_locked),
	.B(main_crg_por_done_12),
	.C(main_crg_por_done_13),
	.D(GND_0),
	.Z(un2_main_crg_por_done_1)
);
defparam un2_main_crg_por_done_1_cZ.INIT="0x7F7F";
// @48:1259
  LUT4 un1_main_basesoc_uart_rx_fifo_consume_axbxc0_cZ (
	.A(main_basesoc_uart_rx_fifo_consume[0]),
	.B(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_rx_fifo_consume_axbxc0)
);
defparam un1_main_basesoc_uart_rx_fifo_consume_axbxc0_cZ.INIT="0x6666";
// @48:724
  LUT4 main_done_cZ (
	.A(main_done_12),
	.B(main_done_13),
	.C(main_done_16),
	.D(main_done_18),
	.Z(main_done)
);
defparam main_done_cZ.INIT="0x8000";
  LUT4 \main_basesoc_timer_load_storage_0_mod_RNO_cZ[0]  (
	.A(N_443[0]),
	.B(sys_rst),
	.C(dsp_join_kb[0]),
	.D(dsp_join_kb_0[0]),
	.Z(main_basesoc_timer_load_storage_0_mod_RNO[0])
);
defparam \main_basesoc_timer_load_storage_0_mod_RNO_cZ[0] .INIT="0x3210";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m73  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(mem_adr0[3]),
	.Z(m73)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m73 .INIT="0x2151";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m33  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(mem_adr0[3]),
	.Z(\builder_csr_bankarray_dat_r_7_1_.i2_mux_0 )
);
defparam \builder_csr_bankarray_dat_r_7_1_.m33 .INIT="0x3D1A";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m30  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(mem_adr0[3]),
	.Z(m30)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m30 .INIT="0x696C";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m74  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(mem_adr0[3]),
	.Z(m74)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m74 .INIT="0x0580";
// @48:493
  LUT4 main_crg_por_done_12_cZ (
	.A(main_crg_por_count[0]),
	.B(main_crg_por_count[15]),
	.C(main_crg_por_done_1),
	.D(main_crg_por_done_9),
	.Z(main_crg_por_done_12)
);
defparam main_crg_por_done_12_cZ.INIT="0x1000";
// @48:493
  LUT4 main_crg_por_done_13_cZ (
	.A(main_crg_por_count[13]),
	.B(main_crg_por_count[14]),
	.C(main_crg_por_done_5),
	.D(main_crg_por_done_11),
	.Z(main_crg_por_done_13)
);
defparam main_crg_por_done_13_cZ.INIT="0x1000";
// @48:724
  LUT4 main_done_16_cZ (
	.A(main_count[14]),
	.B(main_count[15]),
	.C(main_done_11),
	.D(GND_0),
	.Z(main_done_16)
);
defparam main_done_16_cZ.INIT="0x1010";
// @48:724
  LUT4 main_done_18_cZ (
	.A(main_count[3]),
	.B(main_count[4]),
	.C(main_done_7),
	.D(main_done_15),
	.Z(main_done_18)
);
defparam main_done_18_cZ.INIT="0x1000";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m3  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(GND_0),
	.Z(m3)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m3 .INIT="0x3535";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m8  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(GND_0),
	.Z(m8)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m8 .INIT="0x2B2B";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m52  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(GND_0),
	.Z(m52)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m52 .INIT="0x4E4E";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m68  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(GND_0),
	.Z(m68)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m68 .INIT="0x2424";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m41  (
	.A(mem_adr0[0]),
	.B(mem_adr0[2]),
	.C(mem_adr0[3]),
	.D(GND_0),
	.Z(\builder_csr_bankarray_dat_r_7_1_.i3_mux_3 )
);
defparam \builder_csr_bankarray_dat_r_7_1_.m41 .INIT="0xDEDE";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m11  (
	.A(mem_adr0[0]),
	.B(mem_adr0[1]),
	.C(mem_adr0[2]),
	.D(GND_0),
	.Z(m11)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m11 .INIT="0x3939";
// @48:493
  LUT4 main_crg_por_done_9_cZ (
	.A(main_crg_por_count[1]),
	.B(main_crg_por_count[2]),
	.C(main_crg_por_count[3]),
	.D(main_crg_por_count[4]),
	.Z(main_crg_por_done_9)
);
defparam main_crg_por_done_9_cZ.INIT="0x0001";
// @48:493
  LUT4 main_crg_por_done_11_cZ (
	.A(main_crg_por_count[7]),
	.B(main_crg_por_count[8]),
	.C(main_crg_por_count[9]),
	.D(main_crg_por_count[10]),
	.Z(main_crg_por_done_11)
);
defparam main_crg_por_done_11_cZ.INIT="0x0001";
// @48:724
  LUT4 main_done_11_cZ (
	.A(main_count[13]),
	.B(main_count[20]),
	.C(main_count[21]),
	.D(main_count_1),
	.Z(main_done_11)
);
defparam main_done_11_cZ.INIT="0x0001";
// @48:724
  LUT4 main_done_12_cZ (
	.A(main_count[9]),
	.B(main_count[10]),
	.C(main_count[11]),
	.D(main_count[12]),
	.Z(main_done_12)
);
defparam main_done_12_cZ.INIT="0x0001";
// @48:724
  LUT4 main_done_13_cZ (
	.A(main_count[5]),
	.B(main_count[6]),
	.C(main_count[7]),
	.D(main_count[8]),
	.Z(main_done_13)
);
defparam main_done_13_cZ.INIT="0x0001";
// @48:724
  LUT4 main_done_15_cZ (
	.A(main_count[16]),
	.B(main_count[17]),
	.C(main_count[18]),
	.D(main_count[19]),
	.Z(main_done_15)
);
defparam main_done_15_cZ.INIT="0x0001";
  LUT4 \main_basesoc_rx_phase_mod_RNO_cZ[0]  (
	.A(builder_basesoc_rs232phyrx_state),
	.B(dsp_join_kb_27[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_rx_phase_mod_RNO[0])
);
defparam \main_basesoc_rx_phase_mod_RNO_cZ[0] .INIT="0x2222";
  LUT4 \main_basesoc_bus_errors_0_mod_RNO_cZ[0]  (
	.A(sys_rst),
	.B(un1_main_basesoc_bus_errors_1[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_bus_errors_0_mod_RNO[0])
);
defparam \main_basesoc_bus_errors_0_mod_RNO_cZ[0] .INIT="0x4444";
  LUT4 \main_count_RNO_cZ[0]  (
	.A(sys_rst),
	.B(main_count_1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_count_RNO[0])
);
defparam \main_count_RNO_cZ[0] .INIT="0xBBBB";
  LUT4 \main_count_RNO_cZ[1]  (
	.A(sys_rst),
	.B(main_count_1_cry_1_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_count_RNO[1])
);
defparam \main_count_RNO_cZ[1] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[1]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_1_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[1])
);
defparam \main_crg_por_count_RNO_cZ[1] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[2]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_1_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[2])
);
defparam \main_crg_por_count_RNO_cZ[2] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[3]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_3_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[3])
);
defparam \main_crg_por_count_RNO_cZ[3] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[4]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_3_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[4])
);
defparam \main_crg_por_count_RNO_cZ[4] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[5]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_5_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[5])
);
defparam \main_crg_por_count_RNO_cZ[5] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[6]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_5_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[6])
);
defparam \main_crg_por_count_RNO_cZ[6] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[7]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_7_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[7])
);
defparam \main_crg_por_count_RNO_cZ[7] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[8]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_7_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[8])
);
defparam \main_crg_por_count_RNO_cZ[8] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[9]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_9_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[9])
);
defparam \main_crg_por_count_RNO_cZ[9] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[10]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_9_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[10])
);
defparam \main_crg_por_count_RNO_cZ[10] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[11]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_11_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[11])
);
defparam \main_crg_por_count_RNO_cZ[11] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[12]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_11_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[12])
);
defparam \main_crg_por_count_RNO_cZ[12] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[13]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_13_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[13])
);
defparam \main_crg_por_count_RNO_cZ[13] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[14]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_cry_13_0_S1),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[14])
);
defparam \main_crg_por_count_RNO_cZ[14] .INIT="0xEEEE";
  LUT4 \main_crg_por_count_RNO_cZ[15]  (
	.A(por_rst),
	.B(un1_main_crg_por_count_s_15_0_S0),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_count_RNO[15])
);
defparam \main_crg_por_count_RNO_cZ[15] .INIT="0xEEEE";
  LUT4 \main_basesoc_tx_phase_mod_RNO_cZ[0]  (
	.A(builder_basesoc_rs232phytx_state),
	.B(dsp_join_kb_26[0]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_tx_phase_mod_RNO[0])
);
defparam \main_basesoc_tx_phase_mod_RNO_cZ[0] .INIT="0x7777";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m6  (
	.A(mem_adr0[0]),
	.B(mem_adr0[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(m6)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m6 .INIT="0x4444";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m12  (
	.A(mem_adr0[0]),
	.B(mem_adr0[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(\builder_csr_bankarray_dat_r_7_1_.N_13_i )
);
defparam \builder_csr_bankarray_dat_r_7_1_.m12 .INIT="0x8888";
// @48:493
  LUT4 main_crg_por_done_1_cZ (
	.A(main_crg_por_count[5]),
	.B(main_crg_por_count[6]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_done_1)
);
defparam main_crg_por_done_1_cZ.INIT="0x1111";
// @48:493
  LUT4 main_crg_por_done_5_cZ (
	.A(main_crg_por_count[11]),
	.B(main_crg_por_count[12]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_crg_por_done_5)
);
defparam main_crg_por_done_5_cZ.INIT="0x1111";
// @48:724
  LUT4 main_done_7_cZ (
	.A(main_count[1]),
	.B(main_count[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(main_done_7)
);
defparam main_done_7_cZ.INIT="0x1111";
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0_cZ (
	.A(main_basesoc_uart_tx_fifo_produce[1]),
	.B(main_basesoc_uart_tx_fifo_produce[2]),
	.C(GND_0),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_0_cZ.INIT="0x8888";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m19  (
	.A(m10),
	.B(m18),
	.C(mem_adr0[5]),
	.D(GND_0),
	.Z(builder_csr_bankarray_dat_r[1])
);
defparam \builder_csr_bankarray_dat_r_7_1_.m19 .INIT="0xCACA";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m46  (
	.A(m40),
	.B(m45),
	.C(mem_adr0[5]),
	.D(GND_0),
	.Z(builder_csr_bankarray_dat_r[3])
);
defparam \builder_csr_bankarray_dat_r_7_1_.m46 .INIT="0xCACA";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m58  (
	.A(m51),
	.B(m57),
	.C(mem_adr0[5]),
	.D(GND_0),
	.Z(builder_csr_bankarray_dat_r[4])
);
defparam \builder_csr_bankarray_dat_r_7_1_.m58 .INIT="0xCACA";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m71  (
	.A(m64),
	.B(m70),
	.C(mem_adr0[5]),
	.D(GND_0),
	.Z(m71)
);
defparam \builder_csr_bankarray_dat_r_7_1_.m71 .INIT="0xCACA";
// @48:1234
  LUT4 un1_main_basesoc_uart_tx_fifo_produce_axbxc0_cZ (
	.A(\VexRiscv.main_m1_e_0_1 ),
	.B(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa),
	.C(main_basesoc_uart_tx_fifo_produce[0]),
	.D(GND_0),
	.Z(un1_main_basesoc_uart_tx_fifo_produce_axbxc0)
);
defparam un1_main_basesoc_uart_tx_fifo_produce_axbxc0_cZ.INIT="0x7878";
// @48:1234
  LUT4 \main_basesoc_uart_tx_fifo_produce_RNO_cZ[3]  (
	.A(\VexRiscv.main_m1_e_0_1 ),
	.B(builder_csr_bankarray_csrbank3_sel),
	.C(main_basesoc_uart_tx_fifo_produce[3]),
	.D(GND_0),
	.Z(main_basesoc_uart_tx_fifo_produce_RNO[3])
);
defparam \main_basesoc_uart_tx_fifo_produce_RNO_cZ[3] .INIT="0x7878";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m35_am_1_cZ  (
	.A(mem_adr0[0]),
	.B(mem_adr0[2]),
	.C(mem_adr0[3]),
	.D(mem_adr0[4]),
	.Z(\builder_csr_bankarray_dat_r_7_1_.m35_am_1 )
);
defparam \builder_csr_bankarray_dat_r_7_1_.m35_am_1_cZ .INIT="0x2763";
  LUT4 \main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_cZ[0]  (
	.A(main_basesoc_uart_tx_fifo_syncfifo_re),
	.B(un1_main_basesoc_uart_tx_fifo_level0_scalar),
	.C(GND_0),
	.D(GND_0),
	.Z(main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3[0])
);
defparam \main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_cZ[0] .INIT="0x6666";
// @48:1562
  LUT4 \builder_csr_bankarray_dat_r_7_1_.m77  (
	.A(mem_adr0[4]),
	.B(mem_adr0[2]),
	.C(mem_adr0[1]),
	.D(mem_adr0[0]),
	.Z(\builder_csr_bankarray_dat_r_7_1_.i4_mux )
);
defparam \builder_csr_bankarray_dat_r_7_1_.m77 .INIT="0x7B7F";
// @48:1461
  CCU2 un1_main_basesoc_uart_rx_fifo_level0_cry_3_0 (
	.A0(un1_main_basesoc_uart_rx_fifo_level0_0[3]),
	.B0(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C0(main_basesoc_uart_rx_fifo_wrport_we),
	.D0(VCC),
	.A1(un1_main_basesoc_uart_rx_fifo_level0_0[4]),
	.B1(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C1(main_basesoc_uart_rx_fifo_wrport_we),
	.D1(VCC),
	.CIN(un1_main_basesoc_uart_rx_fifo_level0_cry_2),
	.COUT(un1_main_basesoc_uart_rx_fifo_level0_cry_3_0_COUT),
	.S0(un1_main_basesoc_uart_rx_fifo_level0[3]),
	.S1(un1_main_basesoc_uart_rx_fifo_level0[4])
);
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_3_0.INIT0="A6AA";
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_3_0.INIT1="A6AA";
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_3_0.INJECT="NO";
// @48:1461
  CCU2 un1_main_basesoc_uart_rx_fifo_level0_cry_1_0 (
	.A0(un1_main_basesoc_uart_rx_fifo_level0_0[1]),
	.B0(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C0(main_basesoc_uart_rx_fifo_wrport_we),
	.D0(VCC),
	.A1(un1_main_basesoc_uart_rx_fifo_level0_0[2]),
	.B1(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C1(main_basesoc_uart_rx_fifo_wrport_we),
	.D1(VCC),
	.CIN(un1_main_basesoc_uart_rx_fifo_level0_cry_0),
	.COUT(un1_main_basesoc_uart_rx_fifo_level0_cry_2),
	.S0(un1_main_basesoc_uart_rx_fifo_level0[1]),
	.S1(un1_main_basesoc_uart_rx_fifo_level0[2])
);
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_1_0.INIT0="A6AA";
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_1_0.INIT1="A6AA";
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_1_0.INJECT="NO";
  CCU2 un1_main_basesoc_uart_rx_fifo_level0_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_uart_rx_fifo_level0_scalar),
	.B1(main_basesoc_uart_rx_fifo_syncfifo_re),
	.C1(main_basesoc_uart_rx_fifo_wrport_we),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un1_main_basesoc_uart_rx_fifo_level0_cry_0),
	.S0(un1_main_basesoc_uart_rx_fifo_level0_cry_0_0_S0),
	.S1(un1_main_basesoc_uart_rx_fifo_level0_cry_0_0_S1)
);
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_0_0.INIT0="5033";
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_0_0.INIT1="96AA";
defparam un1_main_basesoc_uart_rx_fifo_level0_cry_0_0.INJECT="NO";
// @48:1461
  CCU2 un1_main_basesoc_uart_tx_fifo_level0_cry_3_0 (
	.A0(un1_main_basesoc_uart_tx_fifo_level0_0[3]),
	.B0(main_basesoc_uart_tx_fifo_syncfifo_re),
	.C0(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8),
	.D0(VCC),
	.A1(un1_main_basesoc_uart_tx_fifo_level0_0[4]),
	.B1(main_basesoc_uart_tx_fifo_syncfifo_re),
	.C1(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8),
	.D1(VCC),
	.CIN(un1_main_basesoc_uart_tx_fifo_level0_cry_2),
	.COUT(un1_main_basesoc_uart_tx_fifo_level0_cry_3_0_COUT),
	.S0(un1_main_basesoc_uart_tx_fifo_level0[3]),
	.S1(un1_main_basesoc_uart_tx_fifo_level0[4])
);
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_3_0.INIT0="A6AA";
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_3_0.INIT1="A6AA";
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_3_0.INJECT="NO";
// @48:1461
  CCU2 un1_main_basesoc_uart_tx_fifo_level0_cry_1_0 (
	.A0(un1_main_basesoc_uart_tx_fifo_level0_0[1]),
	.B0(main_basesoc_uart_tx_fifo_syncfifo_re),
	.C0(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8),
	.D0(VCC),
	.A1(un1_main_basesoc_uart_tx_fifo_level0_0[2]),
	.B1(main_basesoc_uart_tx_fifo_syncfifo_re),
	.C1(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8),
	.D1(VCC),
	.CIN(un1_main_basesoc_uart_tx_fifo_level0_cry_0),
	.COUT(un1_main_basesoc_uart_tx_fifo_level0_cry_2),
	.S0(un1_main_basesoc_uart_tx_fifo_level0[1]),
	.S1(un1_main_basesoc_uart_tx_fifo_level0[2])
);
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_1_0.INIT0="A6AA";
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_1_0.INIT1="A6AA";
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_1_0.INJECT="NO";
  CCU2 un1_main_basesoc_uart_tx_fifo_level0_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_uart_tx_fifo_level0[0]),
	.B1(un1_main_basesoc_uart_tx_fifo_level0_scalar),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un1_main_basesoc_uart_tx_fifo_level0_cry_0),
	.S0(un1_main_basesoc_uart_tx_fifo_level0_cry_0_0_S0),
	.S1(un1_main_basesoc_uart_tx_fifo_level0_cry_0_0_S1)
);
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_0_0.INIT0="5033";
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_0_0.INIT1="A0CC";
defparam un1_main_basesoc_uart_tx_fifo_level0_cry_0_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_s_31_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[31]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_30),
	.COUT(un1_main_basesoc_bus_errors_1_s_31_0_COUT),
	.S0(un1_main_basesoc_bus_errors_1[31]),
	.S1(un1_main_basesoc_bus_errors_1_s_31_0_S1)
);
defparam un1_main_basesoc_bus_errors_1_s_31_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_s_31_0.INIT1="5033";
defparam un1_main_basesoc_bus_errors_1_s_31_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_29_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[29]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[30]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_28),
	.COUT(un1_main_basesoc_bus_errors_1_cry_30),
	.S0(un1_main_basesoc_bus_errors_1[29]),
	.S1(un1_main_basesoc_bus_errors_1[30])
);
defparam un1_main_basesoc_bus_errors_1_cry_29_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_29_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_29_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_27_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[27]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[28]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_26),
	.COUT(un1_main_basesoc_bus_errors_1_cry_28),
	.S0(un1_main_basesoc_bus_errors_1[27]),
	.S1(un1_main_basesoc_bus_errors_1[28])
);
defparam un1_main_basesoc_bus_errors_1_cry_27_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_27_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_27_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_25_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[25]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[26]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_24),
	.COUT(un1_main_basesoc_bus_errors_1_cry_26),
	.S0(un1_main_basesoc_bus_errors_1[25]),
	.S1(un1_main_basesoc_bus_errors_1[26])
);
defparam un1_main_basesoc_bus_errors_1_cry_25_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_25_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_25_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_23_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[23]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[24]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_22),
	.COUT(un1_main_basesoc_bus_errors_1_cry_24),
	.S0(un1_main_basesoc_bus_errors_1[23]),
	.S1(un1_main_basesoc_bus_errors_1[24])
);
defparam un1_main_basesoc_bus_errors_1_cry_23_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_23_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_23_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_21_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[21]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[22]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_20),
	.COUT(un1_main_basesoc_bus_errors_1_cry_22),
	.S0(un1_main_basesoc_bus_errors_1[21]),
	.S1(un1_main_basesoc_bus_errors_1[22])
);
defparam un1_main_basesoc_bus_errors_1_cry_21_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_21_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_21_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_19_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_18),
	.COUT(un1_main_basesoc_bus_errors_1_cry_20),
	.S0(un1_main_basesoc_bus_errors_1[19]),
	.S1(un1_main_basesoc_bus_errors_1[20])
);
defparam un1_main_basesoc_bus_errors_1_cry_19_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_19_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_19_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_17_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_16),
	.COUT(un1_main_basesoc_bus_errors_1_cry_18),
	.S0(un1_main_basesoc_bus_errors_1[17]),
	.S1(un1_main_basesoc_bus_errors_1[18])
);
defparam un1_main_basesoc_bus_errors_1_cry_17_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_17_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_17_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_15_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_14),
	.COUT(un1_main_basesoc_bus_errors_1_cry_16),
	.S0(un1_main_basesoc_bus_errors_1[15]),
	.S1(un1_main_basesoc_bus_errors_1[16])
);
defparam un1_main_basesoc_bus_errors_1_cry_15_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_15_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_15_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_13_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_12),
	.COUT(un1_main_basesoc_bus_errors_1_cry_14),
	.S0(un1_main_basesoc_bus_errors_1[13]),
	.S1(un1_main_basesoc_bus_errors_1[14])
);
defparam un1_main_basesoc_bus_errors_1_cry_13_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_13_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_13_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_11_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_10),
	.COUT(un1_main_basesoc_bus_errors_1_cry_12),
	.S0(un1_main_basesoc_bus_errors_1[11]),
	.S1(un1_main_basesoc_bus_errors_1[12])
);
defparam un1_main_basesoc_bus_errors_1_cry_11_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_11_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_11_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_9_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_8),
	.COUT(un1_main_basesoc_bus_errors_1_cry_10),
	.S0(un1_main_basesoc_bus_errors_1[9]),
	.S1(un1_main_basesoc_bus_errors_1[10])
);
defparam un1_main_basesoc_bus_errors_1_cry_9_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_9_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_9_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_7_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_6),
	.COUT(un1_main_basesoc_bus_errors_1_cry_8),
	.S0(un1_main_basesoc_bus_errors_1[7]),
	.S1(un1_main_basesoc_bus_errors_1[8])
);
defparam un1_main_basesoc_bus_errors_1_cry_7_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_7_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_7_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_5_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_4),
	.COUT(un1_main_basesoc_bus_errors_1_cry_6),
	.S0(un1_main_basesoc_bus_errors_1[5]),
	.S1(un1_main_basesoc_bus_errors_1[6])
);
defparam un1_main_basesoc_bus_errors_1_cry_5_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_5_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_5_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_3_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_2),
	.COUT(un1_main_basesoc_bus_errors_1_cry_4),
	.S0(un1_main_basesoc_bus_errors_1[3]),
	.S1(un1_main_basesoc_bus_errors_1[4])
);
defparam un1_main_basesoc_bus_errors_1_cry_3_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_3_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_3_0.INJECT="NO";
// @48:1179
  CCU2 un1_main_basesoc_bus_errors_1_cry_1_0 (
	.A0(un1_main_basesoc_bus_errors_1_0[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_basesoc_bus_errors_1_cry_0),
	.COUT(un1_main_basesoc_bus_errors_1_cry_2),
	.S0(un1_main_basesoc_bus_errors_1[1]),
	.S1(un1_main_basesoc_bus_errors_1[2])
);
defparam un1_main_basesoc_bus_errors_1_cry_1_0.INIT0="A033";
defparam un1_main_basesoc_bus_errors_1_cry_1_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_1_0.INJECT="NO";
  CCU2 un1_main_basesoc_bus_errors_1_cry_0_0 (
	.A0(VCC),
	.B0(main_basesoc_bus_errors_0_sqmuxa),
	.C0(VCC),
	.D0(VCC),
	.A1(un1_main_basesoc_bus_errors_1_0[0]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un1_main_basesoc_bus_errors_1_cry_0),
	.S0(un1_main_basesoc_bus_errors_1_cry_0_0_S0),
	.S1(un1_main_basesoc_bus_errors_1[0])
);
defparam un1_main_basesoc_bus_errors_1_cry_0_0.INIT0="50CC";
defparam un1_main_basesoc_bus_errors_1_cry_0_0.INIT1="A033";
defparam un1_main_basesoc_bus_errors_1_cry_0_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_s_15_0 (
	.A0(main_crg_por_count[15]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_14),
	.COUT(un1_main_crg_por_count_s_15_0_COUT),
	.S0(un1_main_crg_por_count_s_15_0_S0),
	.S1(un1_main_crg_por_count_s_15_0_S1)
);
defparam un1_main_crg_por_count_s_15_0.INIT0="95AA";
defparam un1_main_crg_por_count_s_15_0.INIT1="5033";
defparam un1_main_crg_por_count_s_15_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_13_0 (
	.A0(main_crg_por_count[13]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[14]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_12),
	.COUT(un1_main_crg_por_count_cry_14),
	.S0(un1_main_crg_por_count_cry_13_0_S0),
	.S1(un1_main_crg_por_count_cry_13_0_S1)
);
defparam un1_main_crg_por_count_cry_13_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_13_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_13_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_11_0 (
	.A0(main_crg_por_count[11]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[12]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_10),
	.COUT(un1_main_crg_por_count_cry_12),
	.S0(un1_main_crg_por_count_cry_11_0_S0),
	.S1(un1_main_crg_por_count_cry_11_0_S1)
);
defparam un1_main_crg_por_count_cry_11_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_11_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_11_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_9_0 (
	.A0(main_crg_por_count[9]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[10]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_8),
	.COUT(un1_main_crg_por_count_cry_10),
	.S0(un1_main_crg_por_count_cry_9_0_S0),
	.S1(un1_main_crg_por_count_cry_9_0_S1)
);
defparam un1_main_crg_por_count_cry_9_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_9_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_9_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_7_0 (
	.A0(main_crg_por_count[7]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[8]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_6),
	.COUT(un1_main_crg_por_count_cry_8),
	.S0(un1_main_crg_por_count_cry_7_0_S0),
	.S1(un1_main_crg_por_count_cry_7_0_S1)
);
defparam un1_main_crg_por_count_cry_7_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_7_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_7_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_5_0 (
	.A0(main_crg_por_count[5]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[6]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_4),
	.COUT(un1_main_crg_por_count_cry_6),
	.S0(un1_main_crg_por_count_cry_5_0_S0),
	.S1(un1_main_crg_por_count_cry_5_0_S1)
);
defparam un1_main_crg_por_count_cry_5_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_5_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_5_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_3_0 (
	.A0(main_crg_por_count[3]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[4]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_2),
	.COUT(un1_main_crg_por_count_cry_4),
	.S0(un1_main_crg_por_count_cry_3_0_S0),
	.S1(un1_main_crg_por_count_cry_3_0_S1)
);
defparam un1_main_crg_por_count_cry_3_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_3_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_3_0.INJECT="NO";
// @48:1169
  CCU2 un1_main_crg_por_count_cry_1_0 (
	.A0(main_crg_por_count[1]),
	.B0(main_crg_por_done_13),
	.C0(main_crg_por_done_12),
	.D0(VCC),
	.A1(main_crg_por_count[2]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(un1_main_crg_por_count_cry_0),
	.COUT(un1_main_crg_por_count_cry_2),
	.S0(un1_main_crg_por_count_cry_1_0_S0),
	.S1(un1_main_crg_por_count_cry_1_0_S1)
);
defparam un1_main_crg_por_count_cry_1_0.INIT0="95AA";
defparam un1_main_crg_por_count_cry_1_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_1_0.INJECT="NO";
  CCU2 un1_main_crg_por_count_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_crg_por_count[0]),
	.B1(main_crg_por_done_13),
	.C1(main_crg_por_done_12),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un1_main_crg_por_count_cry_0),
	.S0(un1_main_crg_por_count_cry_0_0_S0),
	.S1(un1_main_crg_por_count_cry_0_0_S1)
);
defparam un1_main_crg_por_count_cry_0_0.INIT0="5033";
defparam un1_main_crg_por_count_cry_0_0.INIT1="95AA";
defparam un1_main_crg_por_count_cry_0_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_31_0 (
	.A0(dsp_join_kb_27[31]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_30),
	.COUT(un5_main_basesoc_rx_phase_cry_31_0_COUT),
	.S0(un5_main_basesoc_rx_phase_cry_31_0_S0),
	.S1(un5_main_basesoc_rx_phase_cry_31)
);
defparam un5_main_basesoc_rx_phase_cry_31_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_31_0.INIT1="5033";
defparam un5_main_basesoc_rx_phase_cry_31_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_29_0 (
	.A0(dsp_join_kb_27[29]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[30]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_28),
	.COUT(un5_main_basesoc_rx_phase_cry_30),
	.S0(un5_main_basesoc_rx_phase_cry_29_0_S0),
	.S1(un5_main_basesoc_rx_phase_cry_29_0_S1)
);
defparam un5_main_basesoc_rx_phase_cry_29_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_29_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_29_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_27_0 (
	.A0(dsp_join_kb_27[27]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[28]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_26),
	.COUT(un5_main_basesoc_rx_phase_cry_28),
	.S0(N_429),
	.S1(N_430)
);
defparam un5_main_basesoc_rx_phase_cry_27_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_27_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_27_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_25_0 (
	.A0(dsp_join_kb_27[25]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[26]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_24),
	.COUT(un5_main_basesoc_rx_phase_cry_26),
	.S0(N_427),
	.S1(N_428)
);
defparam un5_main_basesoc_rx_phase_cry_25_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_25_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_25_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_23_0 (
	.A0(dsp_join_kb_27[23]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[24]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_22),
	.COUT(un5_main_basesoc_rx_phase_cry_24),
	.S0(N_425),
	.S1(un5_main_basesoc_rx_phase_cry_23_0_S1)
);
defparam un5_main_basesoc_rx_phase_cry_23_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_23_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_23_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_21_0 (
	.A0(dsp_join_kb_27[21]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[22]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_20),
	.COUT(un5_main_basesoc_rx_phase_cry_22),
	.S0(N_423),
	.S1(N_424)
);
defparam un5_main_basesoc_rx_phase_cry_21_0.INIT0="50AA";
defparam un5_main_basesoc_rx_phase_cry_21_0.INIT1="50AA";
defparam un5_main_basesoc_rx_phase_cry_21_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_19_0 (
	.A0(dsp_join_kb_27[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_18),
	.COUT(un5_main_basesoc_rx_phase_cry_20),
	.S0(un5_main_basesoc_rx_phase_cry_19_0_S0),
	.S1(un5_main_basesoc_rx_phase_cry_19_0_S1)
);
defparam un5_main_basesoc_rx_phase_cry_19_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_19_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_19_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_17_0 (
	.A0(dsp_join_kb_27[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_16),
	.COUT(un5_main_basesoc_rx_phase_cry_18),
	.S0(N_419),
	.S1(N_420)
);
defparam un5_main_basesoc_rx_phase_cry_17_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_17_0.INIT1="50AA";
defparam un5_main_basesoc_rx_phase_cry_17_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_15_0 (
	.A0(dsp_join_kb_27[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_14),
	.COUT(un5_main_basesoc_rx_phase_cry_16),
	.S0(N_417),
	.S1(un5_main_basesoc_rx_phase_cry_15_0_S1)
);
defparam un5_main_basesoc_rx_phase_cry_15_0.INIT0="50AA";
defparam un5_main_basesoc_rx_phase_cry_15_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_15_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_13_0 (
	.A0(dsp_join_kb_27[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_12),
	.COUT(un5_main_basesoc_rx_phase_cry_14),
	.S0(N_415),
	.S1(N_416)
);
defparam un5_main_basesoc_rx_phase_cry_13_0.INIT0="50AA";
defparam un5_main_basesoc_rx_phase_cry_13_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_13_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_11_0 (
	.A0(dsp_join_kb_27[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_10),
	.COUT(un5_main_basesoc_rx_phase_cry_12),
	.S0(N_413),
	.S1(N_414)
);
defparam un5_main_basesoc_rx_phase_cry_11_0.INIT0="50AA";
defparam un5_main_basesoc_rx_phase_cry_11_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_11_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_9_0 (
	.A0(dsp_join_kb_27[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_8),
	.COUT(un5_main_basesoc_rx_phase_cry_10),
	.S0(N_411),
	.S1(N_412)
);
defparam un5_main_basesoc_rx_phase_cry_9_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_9_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_9_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_7_0 (
	.A0(dsp_join_kb_27[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_6),
	.COUT(un5_main_basesoc_rx_phase_cry_8),
	.S0(N_409),
	.S1(N_410)
);
defparam un5_main_basesoc_rx_phase_cry_7_0.INIT0="50AA";
defparam un5_main_basesoc_rx_phase_cry_7_0.INIT1="50AA";
defparam un5_main_basesoc_rx_phase_cry_7_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_5_0 (
	.A0(dsp_join_kb_27[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_4),
	.COUT(un5_main_basesoc_rx_phase_cry_6),
	.S0(N_407),
	.S1(N_408)
);
defparam un5_main_basesoc_rx_phase_cry_5_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_5_0.INIT1="50AA";
defparam un5_main_basesoc_rx_phase_cry_5_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_3_0 (
	.A0(dsp_join_kb_27[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_2),
	.COUT(un5_main_basesoc_rx_phase_cry_4),
	.S0(N_405),
	.S1(N_406)
);
defparam un5_main_basesoc_rx_phase_cry_3_0.INIT0="50AA";
defparam un5_main_basesoc_rx_phase_cry_3_0.INIT1="A033";
defparam un5_main_basesoc_rx_phase_cry_3_0.INJECT="NO";
// @48:1203
  CCU2 un5_main_basesoc_rx_phase_cry_1_0 (
	.A0(dsp_join_kb_27[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_rx_phase_cry_0),
	.COUT(un5_main_basesoc_rx_phase_cry_2),
	.S0(N_403),
	.S1(N_404)
);
defparam un5_main_basesoc_rx_phase_cry_1_0.INIT0="A033";
defparam un5_main_basesoc_rx_phase_cry_1_0.INIT1="50AA";
defparam un5_main_basesoc_rx_phase_cry_1_0.INJECT="NO";
  CCU2 un5_main_basesoc_rx_phase_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_27[0]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un5_main_basesoc_rx_phase_cry_0),
	.S0(un5_main_basesoc_rx_phase_cry_0_0_S0),
	.S1(un5_main_basesoc_rx_phase_cry_0_0_S1)
);
defparam un5_main_basesoc_rx_phase_cry_0_0.INIT0="5033";
defparam un5_main_basesoc_rx_phase_cry_0_0.INIT1="50AA";
defparam un5_main_basesoc_rx_phase_cry_0_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_31_0 (
	.A0(dsp_join_kb_26[31]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_30),
	.COUT(un5_main_basesoc_tx_phase_cry_31_0_COUT),
	.S0(un5_main_basesoc_tx_phase_cry_31_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_31)
);
defparam un5_main_basesoc_tx_phase_cry_31_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_31_0.INIT1="5033";
defparam un5_main_basesoc_tx_phase_cry_31_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_29_0 (
	.A0(dsp_join_kb_26[29]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[30]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_28),
	.COUT(un5_main_basesoc_tx_phase_cry_30),
	.S0(un5_main_basesoc_tx_phase_cry_29_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_29_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_29_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_29_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_29_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_27_0 (
	.A0(dsp_join_kb_26[27]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[28]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_26),
	.COUT(un5_main_basesoc_tx_phase_cry_28),
	.S0(un5_main_basesoc_tx_phase_cry_27_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_27_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_27_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_27_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_27_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_25_0 (
	.A0(dsp_join_kb_26[25]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[26]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_24),
	.COUT(un5_main_basesoc_tx_phase_cry_26),
	.S0(un5_main_basesoc_tx_phase_cry_25_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_25_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_25_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_25_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_25_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_23_0 (
	.A0(dsp_join_kb_26[23]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[24]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_22),
	.COUT(un5_main_basesoc_tx_phase_cry_24),
	.S0(un5_main_basesoc_tx_phase_cry_23_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_23_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_23_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_23_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_23_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_21_0 (
	.A0(dsp_join_kb_26[21]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[22]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_20),
	.COUT(un5_main_basesoc_tx_phase_cry_22),
	.S0(un5_main_basesoc_tx_phase_cry_21_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_21_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_21_0.INIT0="50AA";
defparam un5_main_basesoc_tx_phase_cry_21_0.INIT1="50AA";
defparam un5_main_basesoc_tx_phase_cry_21_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_19_0 (
	.A0(dsp_join_kb_26[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_18),
	.COUT(un5_main_basesoc_tx_phase_cry_20),
	.S0(un5_main_basesoc_tx_phase_cry_19_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_19_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_19_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_19_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_19_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_17_0 (
	.A0(dsp_join_kb_26[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_16),
	.COUT(un5_main_basesoc_tx_phase_cry_18),
	.S0(un5_main_basesoc_tx_phase_cry_17_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_17_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_17_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_17_0.INIT1="50AA";
defparam un5_main_basesoc_tx_phase_cry_17_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_15_0 (
	.A0(dsp_join_kb_26[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_14),
	.COUT(un5_main_basesoc_tx_phase_cry_16),
	.S0(un5_main_basesoc_tx_phase_cry_15_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_15_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_15_0.INIT0="50AA";
defparam un5_main_basesoc_tx_phase_cry_15_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_15_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_13_0 (
	.A0(dsp_join_kb_26[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_12),
	.COUT(un5_main_basesoc_tx_phase_cry_14),
	.S0(un5_main_basesoc_tx_phase_cry_13_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_13_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_13_0.INIT0="50AA";
defparam un5_main_basesoc_tx_phase_cry_13_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_13_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_11_0 (
	.A0(dsp_join_kb_26[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_10),
	.COUT(un5_main_basesoc_tx_phase_cry_12),
	.S0(un5_main_basesoc_tx_phase_cry_11_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_11_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_11_0.INIT0="50AA";
defparam un5_main_basesoc_tx_phase_cry_11_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_11_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_9_0 (
	.A0(dsp_join_kb_26[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_8),
	.COUT(un5_main_basesoc_tx_phase_cry_10),
	.S0(un5_main_basesoc_tx_phase_cry_9_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_9_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_9_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_9_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_9_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_7_0 (
	.A0(dsp_join_kb_26[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_6),
	.COUT(un5_main_basesoc_tx_phase_cry_8),
	.S0(un5_main_basesoc_tx_phase_cry_7_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_7_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_7_0.INIT0="50AA";
defparam un5_main_basesoc_tx_phase_cry_7_0.INIT1="50AA";
defparam un5_main_basesoc_tx_phase_cry_7_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_5_0 (
	.A0(dsp_join_kb_26[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_4),
	.COUT(un5_main_basesoc_tx_phase_cry_6),
	.S0(un5_main_basesoc_tx_phase_cry_5_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_5_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_5_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_5_0.INIT1="50AA";
defparam un5_main_basesoc_tx_phase_cry_5_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_3_0 (
	.A0(dsp_join_kb_26[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_2),
	.COUT(un5_main_basesoc_tx_phase_cry_4),
	.S0(un5_main_basesoc_tx_phase_cry_3_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_3_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_3_0.INIT0="50AA";
defparam un5_main_basesoc_tx_phase_cry_3_0.INIT1="A033";
defparam un5_main_basesoc_tx_phase_cry_3_0.INJECT="NO";
// @48:1188
  CCU2 un5_main_basesoc_tx_phase_cry_1_0 (
	.A0(dsp_join_kb_26[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(un5_main_basesoc_tx_phase_cry_0),
	.COUT(un5_main_basesoc_tx_phase_cry_2),
	.S0(un5_main_basesoc_tx_phase_cry_1_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_1_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_1_0.INIT0="A033";
defparam un5_main_basesoc_tx_phase_cry_1_0.INIT1="50AA";
defparam un5_main_basesoc_tx_phase_cry_1_0.INJECT="NO";
  CCU2 un5_main_basesoc_tx_phase_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_26[0]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(un5_main_basesoc_tx_phase_cry_0),
	.S0(un5_main_basesoc_tx_phase_cry_0_0_S0),
	.S1(un5_main_basesoc_tx_phase_cry_0_0_S1)
);
defparam un5_main_basesoc_tx_phase_cry_0_0.INIT0="5033";
defparam un5_main_basesoc_tx_phase_cry_0_0.INIT1="50AA";
defparam un5_main_basesoc_tx_phase_cry_0_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_s_19_0 (
	.A0(dsp_join_kb_25_i[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_18),
	.COUT(builder_count_1_s_19_0_COUT),
	.S0(builder_count_1_2[19]),
	.S1(builder_count_1_s_19_0_S1)
);
defparam builder_count_1_s_19_0.INIT0="A033";
defparam builder_count_1_s_19_0.INIT1="5033";
defparam builder_count_1_s_19_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_17_0 (
	.A0(dsp_join_kb_25[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_16),
	.COUT(builder_count_1_cry_18),
	.S0(builder_count_1_2[17]),
	.S1(builder_count_1_2[18])
);
defparam builder_count_1_cry_17_0.INIT0="50AA";
defparam builder_count_1_cry_17_0.INIT1="50FF";
defparam builder_count_1_cry_17_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_15_0 (
	.A0(dsp_join_kb_25[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_14),
	.COUT(builder_count_1_cry_16),
	.S0(builder_count_1_cry_15_0_S0),
	.S1(builder_count_1_2[16])
);
defparam builder_count_1_cry_15_0.INIT0="50AA";
defparam builder_count_1_cry_15_0.INIT1="50AA";
defparam builder_count_1_cry_15_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_13_0 (
	.A0(dsp_join_kb_25[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_12),
	.COUT(builder_count_1_cry_14),
	.S0(builder_count_1_cry_13_0_S0),
	.S1(builder_count_1_2[14])
);
defparam builder_count_1_cry_13_0.INIT0="50AA";
defparam builder_count_1_cry_13_0.INIT1="50AA";
defparam builder_count_1_cry_13_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_11_0 (
	.A0(dsp_join_kb_25[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_10),
	.COUT(builder_count_1_cry_12),
	.S0(builder_count_1_cry_11_0_S0),
	.S1(builder_count_1_cry_11_0_S1)
);
defparam builder_count_1_cry_11_0.INIT0="50AA";
defparam builder_count_1_cry_11_0.INIT1="50AA";
defparam builder_count_1_cry_11_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_9_0 (
	.A0(dsp_join_kb_25[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_8),
	.COUT(builder_count_1_cry_10),
	.S0(builder_count_1_2[9]),
	.S1(builder_count_1_cry_9_0_S1)
);
defparam builder_count_1_cry_9_0.INIT0="50AA";
defparam builder_count_1_cry_9_0.INIT1="50AA";
defparam builder_count_1_cry_9_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_7_0 (
	.A0(dsp_join_kb_25[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_6),
	.COUT(builder_count_1_cry_8),
	.S0(builder_count_1_cry_7_0_S0),
	.S1(builder_count_1_cry_7_0_S1)
);
defparam builder_count_1_cry_7_0.INIT0="50AA";
defparam builder_count_1_cry_7_0.INIT1="50AA";
defparam builder_count_1_cry_7_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_5_0 (
	.A0(dsp_join_kb_25[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_4),
	.COUT(builder_count_1_cry_6),
	.S0(builder_count_1_cry_5_0_S0),
	.S1(builder_count_1_2[6])
);
defparam builder_count_1_cry_5_0.INIT0="50AA";
defparam builder_count_1_cry_5_0.INIT1="50AA";
defparam builder_count_1_cry_5_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_3_0 (
	.A0(dsp_join_kb_25[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_2),
	.COUT(builder_count_1_cry_4),
	.S0(N_698),
	.S1(N_699)
);
defparam builder_count_1_cry_3_0.INIT0="50AA";
defparam builder_count_1_cry_3_0.INIT1="50AA";
defparam builder_count_1_cry_3_0.INJECT="NO";
// @48:1323
  CCU2 builder_count_1_cry_1_0 (
	.A0(dsp_join_kb_25[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(dsp_join_kb_25[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(builder_count_1_cry_0),
	.COUT(builder_count_1_cry_2),
	.S0(builder_count_1_cry_1_0_S0),
	.S1(N_697)
);
defparam builder_count_1_cry_1_0.INIT0="50AA";
defparam builder_count_1_cry_1_0.INIT1="50AA";
defparam builder_count_1_cry_1_0.INJECT="NO";
  CCU2 builder_count_1_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(builder_count_1),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(builder_count_1_cry_0),
	.S0(builder_count_1_cry_0_0_S0),
	.S1(builder_count_1_cry_0_0_S1)
);
defparam builder_count_1_cry_0_0.INIT0="5033";
defparam builder_count_1_cry_0_0.INIT1="50AA";
defparam builder_count_1_cry_0_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_s_21_0 (
	.A0(main_count_i[21]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(VCC),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_20),
	.COUT(main_count_1_s_21_0_COUT),
	.S0(main_count_1_s_21_0_S0),
	.S1(main_count_1_s_21_0_S1)
);
defparam main_count_1_s_21_0.INIT0="A033";
defparam main_count_1_s_21_0.INIT1="5033";
defparam main_count_1_s_21_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_19_0 (
	.A0(main_count[19]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[20]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_18),
	.COUT(main_count_1_cry_20),
	.S0(main_count_1_cry_19_0_S0),
	.S1(main_count_1_cry_19_0_S1)
);
defparam main_count_1_cry_19_0.INIT0="50AA";
defparam main_count_1_cry_19_0.INIT1="50FF";
defparam main_count_1_cry_19_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_17_0 (
	.A0(main_count[17]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[18]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_16),
	.COUT(main_count_1_cry_18),
	.S0(main_count_1_cry_17_0_S0),
	.S1(main_count_1_cry_17_0_S1)
);
defparam main_count_1_cry_17_0.INIT0="50AA";
defparam main_count_1_cry_17_0.INIT1="50AA";
defparam main_count_1_cry_17_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_15_0 (
	.A0(main_count[15]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[16]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_14),
	.COUT(main_count_1_cry_16),
	.S0(main_count_1_cry_15_0_S0),
	.S1(main_count_1_cry_15_0_S1)
);
defparam main_count_1_cry_15_0.INIT0="50AA";
defparam main_count_1_cry_15_0.INIT1="50AA";
defparam main_count_1_cry_15_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_13_0 (
	.A0(main_count[13]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[14]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_12),
	.COUT(main_count_1_cry_14),
	.S0(main_count_1_cry_13_0_S0),
	.S1(main_count_1_cry_13_0_S1)
);
defparam main_count_1_cry_13_0.INIT0="50AA";
defparam main_count_1_cry_13_0.INIT1="50AA";
defparam main_count_1_cry_13_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_11_0 (
	.A0(main_count[11]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[12]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_10),
	.COUT(main_count_1_cry_12),
	.S0(main_count_1_cry_11_0_S0),
	.S1(main_count_1_cry_11_0_S1)
);
defparam main_count_1_cry_11_0.INIT0="50AA";
defparam main_count_1_cry_11_0.INIT1="50AA";
defparam main_count_1_cry_11_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_9_0 (
	.A0(main_count[9]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[10]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_8),
	.COUT(main_count_1_cry_10),
	.S0(main_count_1_cry_9_0_S0),
	.S1(main_count_1_cry_9_0_S1)
);
defparam main_count_1_cry_9_0.INIT0="50AA";
defparam main_count_1_cry_9_0.INIT1="50AA";
defparam main_count_1_cry_9_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_7_0 (
	.A0(main_count[7]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[8]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_6),
	.COUT(main_count_1_cry_8),
	.S0(main_count_1_cry_7_0_S0),
	.S1(main_count_1_cry_7_0_S1)
);
defparam main_count_1_cry_7_0.INIT0="50AA";
defparam main_count_1_cry_7_0.INIT1="50AA";
defparam main_count_1_cry_7_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_5_0 (
	.A0(main_count[5]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[6]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_4),
	.COUT(main_count_1_cry_6),
	.S0(main_count_1_cry_5_0_S0),
	.S1(main_count_1_cry_5_0_S1)
);
defparam main_count_1_cry_5_0.INIT0="50AA";
defparam main_count_1_cry_5_0.INIT1="50AA";
defparam main_count_1_cry_5_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_3_0 (
	.A0(main_count[3]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[4]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_2),
	.COUT(main_count_1_cry_4),
	.S0(main_count_1_cry_3_0_S0),
	.S1(main_count_1_cry_3_0_S1)
);
defparam main_count_1_cry_3_0.INIT0="50AA";
defparam main_count_1_cry_3_0.INIT1="50AA";
defparam main_count_1_cry_3_0.INJECT="NO";
// @48:1298
  CCU2 main_count_1_cry_1_0 (
	.A0(main_count[1]),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count[2]),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(main_count_1_cry_0),
	.COUT(main_count_1_cry_2),
	.S0(main_count_1_cry_1_0_S0),
	.S1(main_count_1_cry_1_0_S1)
);
defparam main_count_1_cry_1_0.INIT0="50AA";
defparam main_count_1_cry_1_0.INIT1="50AA";
defparam main_count_1_cry_1_0.INJECT="NO";
  CCU2 main_count_1_cry_0_0 (
	.A0(VCC),
	.B0(VCC),
	.C0(VCC),
	.D0(VCC),
	.A1(main_count_1),
	.B1(VCC),
	.C1(VCC),
	.D1(VCC),
	.CIN(GND_0),
	.COUT(main_count_1_cry_0),
	.S0(main_count_1_cry_0_0_S0),
	.S1(main_count_1_cry_0_0_S1)
);
defparam main_count_1_cry_0_0.INIT0="5033";
defparam main_count_1_cry_0_0.INIT1="50AA";
defparam main_count_1_cry_0_0.INJECT="NO";
// @48:1594
  DPR16X4 storage_1_ram_0 (
	.DO(storage_1[7:4]),
	.RAD(main_basesoc_uart_rx_fifo_consume[3:0]),
	.WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
	.DI(main_basesoc_rx_source_payload_data[7:4]),
	.WRE(main_basesoc_uart_rx_fifo_wrport_we),
	.WCK(sys_clk[0])
);
// @48:1594
  DPR16X4 storage_1_ram (
	.DO(storage_1[3:0]),
	.RAD(main_basesoc_uart_rx_fifo_consume[3:0]),
	.WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
	.DI(main_basesoc_rx_source_payload_data[3:0]),
	.WRE(main_basesoc_uart_rx_fifo_wrport_we),
	.WCK(sys_clk[0])
);
// @48:1573
  DPR16X4 storage_ram_0 (
	.DO(storage[7:4]),
	.RAD(main_basesoc_uart_tx_fifo_consume[3:0]),
	.WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
	.DI(dsp_join_kb_0[7:4]),
	.WRE(main_basesoc_uart_tx_fifo_wrport_we),
	.WCK(sys_clk[0])
);
// @48:1573
  DPR16X4 storage_ram (
	.DO(storage[3:0]),
	.RAD(main_basesoc_uart_tx_fifo_consume[3:0]),
	.WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
	.DI(dsp_join_kb_0[3:0]),
	.WRE(main_basesoc_uart_tx_fifo_wrport_we),
	.WCK(sys_clk[0])
);
// @48:1545
  SP16K rom_dat0_2_0_15 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_15_DO[17:2], rom_dat0[31:30]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[30,0]"  */
;
defparam rom_dat0_2_0_15.DATA_WIDTH="X2";
defparam rom_dat0_2_0_15.OUTREG="BYPASSED";
defparam rom_dat0_2_0_15.RESETMODE="SYNC";
defparam rom_dat0_2_0_15.GSR="ENABLED";
defparam rom_dat0_2_0_15.INITVAL_00="0x0000000007030000001000000000000300108C0100C00080303300000000000033FCFF3FCFF00000";
defparam rom_dat0_2_0_15.INITVAL_01="0x000000F0003C000000003FCFF0003000C000C000000000C0000CCFC03C33030C0000003000003000";
defparam rom_dat0_2_0_15.INITVAL_02="0x33C000003333CCC33000000CC03CFF0CCF03CCC03CCCC330F0300F03000000C0F000000003000CCC";
defparam rom_dat0_2_0_15.INITVAL_03="0x0E0F03B8022A800004C000000030040800C288A23044000000000C20000000021000000000C00CBF";
defparam rom_dat0_2_0_15.INITVAL_04="0x0001000000040200F05300C000000000C00000300000000000000030040C0004000000330030C0C0";
defparam rom_dat0_2_0_15.INITVAL_05="0x0000F0000C000300000C00410050041000007C03314D705C10030503001403410014000100000000";
defparam rom_dat0_2_0_15.INITVAL_06="0x0403C030233000000C000C01000008048000000100C0C00000280033000000000040002800000033";
defparam rom_dat0_2_0_15.INITVAL_07="0x010000000100010000000C400040070C40434001000000400100003040330400004001000C010001";
defparam rom_dat0_2_0_15.INITVAL_08="0x00003140300C00D00010000D0004000000500010000003500D0C0C3030000C0001000D0001000C40";
defparam rom_dat0_2_0_15.INITVAL_09="0x000000003603C032000000000014000000000C6038C0320C00140031000003400000000001400040";
defparam rom_dat0_2_0_15.INITVAL_0A="0x0000000003080033000E0000000C80000000D00000000000100000000003080303D0000000000050";
defparam rom_dat0_2_0_15.INITVAL_0B="0x300C03C003300300200820020200202080808000200033000E00010000E0004000E0001000000004";
defparam rom_dat0_2_0_15.INITVAL_0C="0x00000040000000000000030001000A03010000000000000CDF1C80200401004F017003030CC000C0";
defparam rom_dat0_2_0_15.INITVAL_0D="0x020000300000003300CC00030000C0030DC03433050000000C00000300100040000030000000F031";
defparam rom_dat0_2_0_15.INITVAL_0E="0x1103C00000000030000000000000000080320C010000C03000300030000000C20000C00040C04000";
defparam rom_dat0_2_0_15.INITVAL_0F="0x000B3300E0000C000020000003C0000300000800130CC3C00300C340000330C00000CF0000C00C00";
defparam rom_dat0_2_0_15.INITVAL_10="0x28C0C10831310831C0D008008008C0334C10309C0000007C0F048CC0180C000000003330C103D010";
defparam rom_dat0_2_0_15.INITVAL_11="0x000000CC0C300342041000C04000800100000030390800000C3000F1C040270C1000603703301000";
defparam rom_dat0_2_0_15.INITVAL_12="0x100C00FCCF33C0C0F000030030000C0000000000300030000003000000300CC4C200000000001004";
defparam rom_dat0_2_0_15.INITVAL_13="0x0C003330003000C3003F0000F000000000300C04000F003CC0000F010000300003000300C330C030";
defparam rom_dat0_2_0_15.INITVAL_14="0x00000000F3000000400100013000000000003CC300C000000C00003200000000800CFC0000000000";
defparam rom_dat0_2_0_15.INITVAL_15="0x0C00300030030700000C030000CC3300C000000C00000000003000000000000CC030000000000030";
defparam rom_dat0_2_0_15.INITVAL_16="0x034010800000035140030000000000000000F00004037000C200C0000C0000C00000C0000C00CCFC";
defparam rom_dat0_2_0_15.INITVAL_17="0x00C0308C030008C000C00000011004000C0000400003030003000003000C0000C0300000C0D0D00C";
defparam rom_dat0_2_0_15.INITVAL_18="0x00C0C37003300070000C0C00F000303002D2003C00CF00300400C7C000031F0300F4CC00C0C30C03";
defparam rom_dat0_2_0_15.INITVAL_19="0x00004000000000000400000030000010C00010003000003C0000000000000000000003000300000C";
defparam rom_dat0_2_0_15.INITVAL_1A="0x000000000001400100010000400C0400CC01C0000C4000C00004C0C000D03404400C000C00000001";
defparam rom_dat0_2_0_15.INITVAL_1B="0x00C0000C0000C0000C000C0000C000000F000001000303140C0C0000000100000020380004D00000";
defparam rom_dat0_2_0_15.INITVAL_1C="0x300001400B2C8030C80003C80040E0040072000038000004080E02A208B0380AA028C40C00000C00";
defparam rom_dat0_2_0_15.INITVAL_1D="0x3300000400000300000004030000C00000003030000C00C00030000004130041202C080002C00032";
defparam rom_dat0_2_0_15.INITVAL_1E="0x000030F028000C000000080CE0000200C000000000020308003002020C2003000000000000000C0C";
defparam rom_dat0_2_0_15.INITVAL_1F="0x0080003CC0030002382000000288C4120AA030002A0E20282C1108A280F0000E822CAE220A020008";
defparam rom_dat0_2_0_15.INITVAL_20="0x00C0000000070000F0000003013000000F3200000003838038038000008002002000000002222080";
defparam rom_dat0_2_0_15.INITVAL_21="0x1005415041110001140000055140C02CC0008800300000C0C20040302CB000000040030000013000";
defparam rom_dat0_2_0_15.INITVAL_22="0x15055050100145115055004541501404001150500545511404054540145001040140511444105055";
defparam rom_dat0_2_0_15.INITVAL_23="0x15015154150541104415150551505015054150441145000400004001045511444154510545110405";
defparam rom_dat0_2_0_15.INITVAL_24="0x15414154141541415414114141141415044154451541514415050541541515011150451504015010";
defparam rom_dat0_2_0_15.INITVAL_25="0x00450000450100501440140041545115444104010404004451004151104415445014050140415415";
defparam rom_dat0_2_0_15.INITVAL_26="0x00000000000000004411010150000014001144000040001054040451040404045044041400005000";
defparam rom_dat0_2_0_15.INITVAL_27="0x00411000000000000000000000000014000140000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_2A="0x1E0781E0781E0781E0781E0781E0781B42D0B42D0B42D0B42D0B42D0B42D0B42D0B42D0000000000";
defparam rom_dat0_2_0_15.INITVAL_2B="0x21C8721C8721C8721C8721C8721C87248D2348D2348D2348D2348D2348D2348D2348D23E0781E078";
defparam rom_dat0_2_0_15.INITVAL_2C="0x000000000000000000101105411444150041101100050100501040514455004010101011C8721C87";
defparam rom_dat0_2_0_15.INITVAL_2D="0x04CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000000000000004000";
defparam rom_dat0_2_0_15.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_15.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_14 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_14_DO[17:2], rom_dat0[29:28]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[28,0]"  */
;
defparam rom_dat0_2_0_14.DATA_WIDTH="X2";
defparam rom_dat0_2_0_14.OUTREG="BYPASSED";
defparam rom_dat0_2_0_14.RESETMODE="SYNC";
defparam rom_dat0_2_0_14.GSR="ENABLED";
defparam rom_dat0_2_0_14.INITVAL_00="0x0000000003030000000000000000000300130C0315C0004477334C0000000000B3FCFF3FCFF00000";
defparam rom_dat0_2_0_14.INITVAL_01="0x00000070002C000000002FCFE0003000C000C000000000C0010CCFC03C33030C0030083000003042";
defparam rom_dat0_2_0_14.INITVAL_02="0x33C000002333C8C33000000CC03CFB0CCD03C4C01C44C330F0100F03000000C0F00000000200088C";
defparam rom_dat0_2_0_14.INITVAL_03="0x0C0F83300800008008C00002A0B0D00000C00080300070545515C8200040000F01C8000C00C00CFD";
defparam rom_dat0_2_0_14.INITVAL_04="0x0001000000000100F0830000000000048400003000005154550400304CCD0408000000320470C4C4";
defparam rom_dat0_2_0_14.INITVAL_05="0x0000F0000C000300000C00000000040000C00003318D304C0003040300180340001000020C000000";
defparam rom_dat0_2_0_14.INITVAL_06="0x0403C000432000000C0B0C09000004044300000100C0C00000140033000000000040001400000033";
defparam rom_dat0_2_0_14.INITVAL_07="0x020000000100020000000C8010804B0D40C34003000001400300003140331400014003000C210059";
defparam rom_dat0_2_0_14.INITVAL_08="0x000032C0300C00F00000000F0000000000F00010000003F00F0C0C3030000C0001000F0002000C40";
defparam rom_dat0_2_0_14.INITVAL_09="0x0080000030034030000800000004000C00000C4030C0300C001C0033000C03C000C0000002C00000";
defparam rom_dat0_2_0_14.INITVAL_0A="0x0000000003280033000D0000000C00010000F00010000000D000400000033003C3F0001000000010";
defparam rom_dat0_2_0_14.INITVAL_0B="0x0000000000000003303C30C3030C7131C18184F3300033000E00030000E000C000E0003000000024";
defparam rom_dat0_2_0_14.INITVAL_0C="0x0000000000000000000003040000050301A000000801804CF534C0200CC000C500D0310200033000";
defparam rom_dat0_2_0_14.INITVAL_0D="0x010000300000003300C800020000800A8D4034F3050000000A0208030030004C200430000440F030";
defparam rom_dat0_2_0_14.INITVAL_0E="0x1103C00010000020404000400000000040310C091986D2700C100032000000C10030400040C00003";
defparam rom_dat0_2_0_14.INITVAL_0F="0x00071100F00004000010000013C00005000004800308C20002008203003330C003008B0000400C00";
defparam rom_dat0_2_0_14.INITVAL_10="0x1CC0C10C22100C31C0E00C00400400338C203074000000300F0840002400000000003130C303C030";
defparam rom_dat0_2_0_14.INITVAL_11="0x200010FC0C330201082000C00000400105A08879380622684E3081B0C040150C2000303703301000";
defparam rom_dat0_2_0_14.INITVAL_12="0x000E10FCCF33C0C0F000030030000C0000001000300020000003000000300C80E398892286009005";
defparam rom_dat0_2_0_14.INITVAL_13="0x0C003330003000C3003F0000F000000000300C00000F003CC0000F000000300003840224C330C030";
defparam rom_dat0_2_0_14.INITVAL_14="0x00000000F3000000000000001000080000003CC300C000000C00003100100000400CFC0000000000";
defparam rom_dat0_2_0_14.INITVAL_15="0x0D81308031030300000C030000CC3300C000000C00000000003200000020000CC030800000000030";
defparam rom_dat0_2_0_14.INITVAL_16="0x070000C00000030000030200000000000000F00020033000C200C0000C0000800000C0000C00CCFE";
defparam rom_dat0_2_0_14.INITVAL_17="0x01802084022000C00080000100401004040100010003430403000003400D0500C0306400C4C0C02C";
defparam rom_dat0_2_0_14.INITVAL_18="0x00C0C33003300030000C0C00F000303001C3000800C200300000808000030B0000E0880080430C0B";
defparam rom_dat0_2_0_14.INITVAL_19="0x01001010000000000020000031000000C00008083200003C0000000010000000000003000300000C";
defparam rom_dat0_2_0_14.INITVAL_1A="0x000000000000000000000000000C0000C800C000080000C0000080C000C03000000C000C00000000";
defparam rom_dat0_2_0_14.INITVAL_1B="0x00C0000C0000C0000C000C0000C000000F000000000303000C0C00000000000000303C0000C00000";
defparam rom_dat0_2_0_14.INITVAL_1C="0x300001400B280030800003C00000C0000030003030030000000C0000003030000000C00800000C00";
defparam rom_dat0_2_0_14.INITVAL_1D="0x3300000000000300000000030000000000003030000C00C000300000041100412024080002C00020";
defparam rom_dat0_2_0_14.INITVAL_1E="0x000030E030000C0000000C0C00000300C00000000003C00000300303C00003000000000000000C0C";
defparam rom_dat0_2_0_14.INITVAL_1F="0x0040003CC0030001200300000044800004403000000D13142C00004100F0000C000C0E0208120000";
defparam rom_dat0_2_0_14.INITVAL_20="0x07C82008002F4640F00A000B037490000F310000000343403403400000C002001000080201000000";
defparam rom_dat0_2_0_14.INITVAL_21="0x388EE2C8CB2B0FF2B8BF038AA280403CC990CC00398661C0E320C430BCF813024028530880037812";
defparam rom_dat0_2_0_14.INITVAL_22="0x270AF0B832328A32A0EE228BC2A0EC288CE2A8300B8AE2B83E2F8900E840030E328C43208820A8EE";
defparam rom_dat0_2_0_14.INITVAL_23="0x2B8EE3A82A0A83A2A43A2A0EA2A06F3D0A82A0EE2A8D33FC8F3E4FF38CBA2288C2E8A20B8BB2EC0A";
defparam rom_dat0_2_0_14.INITVAL_24="0x2AC342E8243EC342EC342AC342AC242A8C42A88B2A82D2A8E90E8B43A827290BB2A84A2A84F2B8EF";
defparam rom_dat0_2_0_14.INITVAL_25="0x3FCB03FC2C00CBB230BB2E01A2B821354681A4AA0A86A288592A83A330880A8CA0E83A0E8361EC2B";
defparam rom_dat0_2_0_14.INITVAL_26="0x0000000000000000CC322A02E33CF93ACF22A83F3F8FF308880B48F2D80A2F4800ECD834CFF39CFC";
defparam rom_dat0_2_0_14.INITVAL_27="0x0082000000000000000000000010000100001405168AA28000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_2A="0x16C1B06C1B0C4B12C4B1290E4390E43C4B12C4B1290E4390E43384E1384E16C1B06C1B0000000000";
defparam rom_dat0_2_0_14.INITVAL_2B="0x3C4B12C4B126C1B06C1B0384E1384E16C1B06C1B0384E1384E190E4390E43C4B12C4B12384E1384E";
defparam rom_dat0_2_0_14.INITVAL_2C="0x000001545515455140B2328E82B88A3F0AC2902B088B2228B313C0A2ACA700CB020808090E4390E4";
defparam rom_dat0_2_0_14.INITVAL_2D="0x04CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_2E="0x0000000000000000000000000000000000000000000000000000000000000000000C400000004000";
defparam rom_dat0_2_0_14.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_14.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_13 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_13_DO[17:2], rom_dat0[27:26]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[26,0]"  */
;
defparam rom_dat0_2_0_13.DATA_WIDTH="X2";
defparam rom_dat0_2_0_13.OUTREG="BYPASSED";
defparam rom_dat0_2_0_13.RESETMODE="SYNC";
defparam rom_dat0_2_0_13.GSR="ENABLED";
defparam rom_dat0_2_0_13.INITVAL_00="0x0000000003030100001404000000000700308C0304C000080011010000000000F3FCFF3FCFF00002";
defparam rom_dat0_2_0_13.INITVAL_01="0x000000F0010C000014402FC3F000300040100000100000C000040ED03C23120D414008100000F047";
defparam rom_dat0_2_0_13.INITVAL_02="0x33800000032F84C330000007D03CF30CCC03C0C00C44C130B030CB33004004C0900404000000000C";
defparam rom_dat0_2_0_13.INITVAL_03="0x040A9330000004800800110022E01000010000000400704000008C20008000033380000400C00CBE";
defparam rom_dat0_2_0_13.INITVAL_04="0x0403000000040200C0C031800000000141000030000040000009C9004CC00D000000002300E18CCC";
defparam rom_dat0_2_0_13.INITVAL_05="0x0000F0000C000300100C00C300E000200080140331CDA05000030A73043D03C10034000004000000";
defparam rom_dat0_2_0_13.INITVAL_06="0x0003C00000300000080D0C0C00000800C100000000C0C000003C0032000000000000003800000033";
defparam rom_dat0_2_0_13.INITVAL_07="0x010000000A00020000000FC00080070880838000000001800100003240303400034003000C010004";
defparam rom_dat0_2_0_13.INITVAL_08="0x000031803004008000200009000C00000010000000000340000C0C30300004000300080000008840";
defparam rom_dat0_2_0_13.INITVAL_09="0x004000003A02C022000800000038000000000C5004C0100C002C0020100802C000C0000000800000";
defparam rom_dat0_2_0_13.INITVAL_0A="0x0004000003200000400400030004C0000040800000000000A000800000033C024380003000000060";
defparam rom_dat0_2_0_13.INITVAL_0B="0x2848114009040821B0D7334E3134100000C08470318A910005000200005000C00080003008000018";
defparam rom_dat0_2_0_13.INITVAL_0C="0x01000080000040000015134C02104E0340A0000118008118A52440300C4204C501C010010C4114E1";
defparam rom_dat0_2_0_13.INITVAL_0D="0x0200003C0000003300D800030000C0094C8024631400000019060803401000C4514034000010F412";
defparam rom_dat0_2_0_13.INITVAL_0E="0x330FD03010140330408133800000551580620C490442C22008200033000000C20030800000C00082";
defparam rom_dat0_2_0_13.INITVAL_0F="0x000A6100F0000C000010000033C40402001008400308B2C00220C300946930400000470000C08C93";
defparam rom_dat0_2_0_13.INITVAL_10="0x24C0C20832200C33C0C00C00800800334C103098004000380F0C8CC0380C014051547030C102C020";
defparam rom_dat0_2_0_13.INITVAL_11="0x244000AC04330003000004C00000810101504838360961180D3140B3C0002E0C3000003701301000";
defparam rom_dat0_2_0_13.INITVAL_12="0x000E00B88A324040F000034470000C03C4000008300030000003000000300CC8E34844228200A004";
defparam rom_dat0_2_0_13.INITVAL_13="0x0C0033F0C03000C3003B0000F300003000310C00000F003CC0000F000000300003A0321000000030";
defparam rom_dat0_2_0_13.INITVAL_14="0x00000000A303000080330000300000000000388300C000000C00003204200000800CFC0000000000";
defparam rom_dat0_2_0_13.INITVAL_15="0x0000120815110200C048020043DC3303C000007D04005154003100000020000CC030C00545515460";
defparam rom_dat0_2_0_13.INITVAL_16="0x02008000300043000003048B411015154551F000100330008000C400DC0001812000C010C8008032";
defparam rom_dat0_2_0_13.INITVAL_17="0x004010C4020000C044800146008020040C0200010003430803000003900E0A04C0308A00C5C0C00C";
defparam rom_dat0_2_0_13.INITVAL_18="0x00C4C33003300030000C0C00F000303002C3000400C100300000818044030B0200E0880080830CC3";
defparam rom_dat0_2_0_13.INITVAL_19="0x20001010000000000010000132C00000400000002300003C00000B0000000000000003000300100C";
defparam rom_dat0_2_0_13.INITVAL_1A="0x00000300000000000000000C00000000C0000000000410400001C00000803000000C000C00000000";
defparam rom_dat0_2_0_13.INITVAL_1B="0x00C0300C0300C0300C030C0030C003000F000C00000303400C0C00000000000000303C0000C00000";
defparam rom_dat0_2_0_13.INITVAL_1C="0x3000014008284010840003840100D0100001007010030000000C00000001300000000C0800300C03";
defparam rom_dat0_2_0_13.INITVAL_1D="0x31000000000003000000000B0000C80000003C20000800800020000014120141602C180002C00012";
defparam rom_dat0_2_0_13.INITVAL_1E="0x000030F02800040000000400200001000040000005454208083002024C22030000C0000001405808";
defparam rom_dat0_2_0_13.INITVAL_1F="0x00000034C00100002C3100000308C003400008020001111004000D800030000C200C00320310000C";
defparam rom_dat0_2_0_13.INITVAL_20="0x00C92088002C0200300A010B03008100030200000001414024020001008002003000000082033040";
defparam rom_dat0_2_0_13.INITVAL_21="0x20C740500C310FF31C3F080F7300C03CC880CC00088220C0E328C000BCF900420028030881033802";
defparam rom_dat0_2_0_13.INITVAL_22="0x000400C001024301307101C44030C01C04800C1024047304271640C21030020921C4A0344090FC17";
defparam rom_dat0_2_0_13.INITVAL_23="0x3E4972741304C1104C053301F130FF0B08C3308431070008200000020067228C03ACB30441010004";
defparam rom_dat0_2_0_13.INITVAL_24="0x3041C0141C0141C0182C1341C1341C1300C3C0C534C33348C70805C1D018170D0260C4060C83E498";
defparam rom_dat0_2_0_13.INITVAL_25="0x2A052100870B4C42148C120A8014323FCCC23CC30F0C30CCF300C27110CC1DC4E00C0300C0C21434";
defparam rom_dat0_2_0_13.INITVAL_26="0x000000000000000000030303B03CF20CCF11803F3CC3F304FC268C51AC24328C6090AC10CFF0ECFC";
defparam rom_dat0_2_0_13.INITVAL_27="0x00C32000000000000000000000000000000000500000200000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_2A="0x0E06D01C923B438148C7248C72B438148C72B4381B438148C72E06D01C9231C923E06D0000000000";
defparam rom_dat0_2_0_13.INITVAL_2B="0x31C923E06D048C72B4381B438148C72B438148C7248C72B43811C923E06D0E06D01C9231C923E06D";
defparam rom_dat0_2_0_13.INITVAL_2C="0x00000000000000000010134103444D01044100100C09012042020272505D0C8C133C2C0E06D01C92";
defparam rom_dat0_2_0_13.INITVAL_2D="0x00CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000004000000000000";
defparam rom_dat0_2_0_13.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_13.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_12 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_12_DO[17:2], rom_dat0[25:24]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[24,0]"  */
;
defparam rom_dat0_2_0_12.DATA_WIDTH="X2";
defparam rom_dat0_2_0_12.OUTREG="BYPASSED";
defparam rom_dat0_2_0_12.RESETMODE="SYNC";
defparam rom_dat0_2_0_12.GSR="ENABLED";
defparam rom_dat0_2_0_12.INITVAL_00="0x0C005168AB0300101004074553E4581100000C020C80000830210000145A2BCF4154502A8AA00003";
defparam rom_dat0_2_0_12.INITVAL_01="0x054110F40B0D01029C6437CFD14C341082004444340441C010084DE13C21360151E00E140071FCE7";
defparam rom_dat0_2_0_12.INITVAL_02="0x33C140400226C5E154C121078124F30DCC43CCC43C01C370B435CD3184010185810C5C160C4048CC";
defparam rom_dat0_2_0_12.INITVAL_03="0x110300440D14028000003241D0E04804050000C400CC80DCFE3AC00000C000000300000400800CFE";
defparam rom_dat0_2_0_12.INITVAL_04="0x2003016855140E20602021C0401051188C001074144412A8FF08052060C00881100000020463C80D";
defparam rom_dat0_2_0_12.INITVAL_05="0x08000000280082000088088500E0010002401403018220F8031308321409138310380405CC00546A";
defparam rom_dat0_2_0_12.INITVAL_06="0x00028000003200115803040A002038008300540014804004002800320805140002C0302800510020";
defparam rom_dat0_2_0_12.INITVAL_07="0x00003168A10801728004258031400F09C04080030009534803000023C01018025348030008300043";
defparam rom_dat0_2_0_12.INITVAL_08="0x2800D340200800100030080F000800368A90803E100221F002044840201A24000100010001000C40";
defparam rom_dat0_2_0_12.INITVAL_09="0x0001000022028031000C020251742000400008302080022400140001000C030000800D1A8AC20096";
defparam rom_dat0_2_0_12.INITVAL_0A="0x200390008914000300000001008CC0000080E000300352A81200079000891002C3E0003008215412";
defparam rom_dat0_2_0_12.INITVAL_0B="0x208632A000300833E03D01C9333C01210243C0D0034030000100010080C0000020F000300031A884";
defparam rom_dat0_2_0_12.INITVAL_0C="0x00020280000046A2FCC003000230CA0301401CFD07CC700C8D1C441310ED308D03E0310384F3F001";
defparam rom_dat0_2_0_12.INITVAL_0D="0x324A82B000024E9004C8000001000000860010CD070B00081E0841230000008C3000300008809003";
defparam rom_dat0_2_0_12.INITVAL_0E="0x220FD03080380390C8023780200C5014806108010880C0200011001300DA2AC20030440080C00001";
defparam rom_dat0_2_0_12.INITVAL_0F="0x040A9100501800208040040292C00205007008000381B104821040500C2210C00384020300801C27";
defparam rom_dat0_2_0_12.INITVAL_10="0x2A84D30419100243C0020EC48088A73B8C3038840180023097148100780A124300147224C6008480";
defparam rom_dat0_2_0_12.INITVAL_11="0x0280427C0C3501009C2025828200AA1100E080202D0A03200E38C463C002250C700029270160B080";
defparam rom_dat0_2_0_12.INITVAL_12="0x000C80F4860380823020138812402C1244B24002200010000003801000300E0803808C0000801004";
defparam rom_dat0_2_0_12.INITVAL_13="0x0C0070C0C03040C3803F0000E300103000320800000E002C80000C00000038000300392040E0B072";
defparam rom_dat0_2_0_12.INITVAL_14="0x200151A8B6334000803000013080011589539C8200C000905E00002200433A0A8220300040008000";
defparam rom_dat0_2_0_12.INITVAL_15="0x1C0000002007802000382B0823646202000000381C88F2284002002000801008C03000354553A853";
defparam rom_dat0_2_0_12.INITVAL_16="0x0140D0C00001060000030800823C000546A2C000240372200300C000300002C34000C220C611C438";
defparam rom_dat0_2_0_12.INITVAL_17="0x00C02040201500806CD1038B4104050008C044520846327056000C53005A0A41C030080583115408";
defparam rom_dat0_2_0_12.INITVAL_18="0x1084C3200220002000080C00F00820300192081000C8030082080300C4031B4220A08C0040C154C2";
defparam rom_dat0_2_0_12.INITVAL_19="0x240A10102001444000820002300000088100480811000230C2000B0010C20A00001452040100100C";
defparam rom_dat0_2_0_12.INITVAL_1A="0x00000300500000000000000C00000100C8000002090010005400C41004013041411C001C40100000";
defparam rom_dat0_2_0_12.INITVAL_1B="0x00C0300C0300C0300C030C0030C003000C000C03020B030C0C0005000000300080602C0000C00000";
defparam rom_dat0_2_0_12.INITVAL_1C="0x308001400825C000C80003C422045220093008B81C030000002C01000008300400002C0400300C03";
defparam rom_dat0_2_0_12.INITVAL_1D="0x2100110008100000001400030000C000004038000000000000000091441302412028280002801000";
defparam rom_dat0_2_0_12.INITVAL_1E="0x010031B02C0040000820000470100300C06068BF3002C10C2C300103C83303008000073FCD330C00";
defparam rom_dat0_2_0_12.INITVAL_1F="0x1480002090010032180B00055344E00809400402100133342E0180900024000D000C013309231041";
defparam rom_dat0_2_0_12.INITVAL_20="0x00030000000401001401030401004000403008400146C3800001C002040001000000000081331015";
defparam rom_dat0_2_0_12.INITVAL_21="0x10810210CA1005514415080732C080008040000100000080000042000C2000C10014000503012481";
defparam rom_dat0_2_0_12.INITVAL_22="0x1307303031304F30F00C01C301F09C180093908026C66034001006C204B0000120C842104C90B096";
defparam rom_dat0_2_0_12.INITVAL_23="0x2C4821680F03C1000C313F0CE1F0783707C3F08401430100200082000CD41008014C62074402C007";
defparam rom_dat0_2_0_12.INITVAL_24="0x1900C1C00C0C00C1C41C1100C1101C1F00C05CC627C39244970900C01C3F03082110C7110C02C480";
defparam rom_dat0_2_0_12.INITVAL_25="0x02CC2348870846C100A6310B4150930FCC431CC1070C3044F300417000CC21C0D0FC2F07C343C026";
defparam rom_dat0_2_0_12.INITVAL_26="0x0000000000000000CC320101021453344502481514C551245422C400B4201EC4409CB4284550F454";
defparam rom_dat0_2_0_12.INITVAL_27="0x00C0100000000000000000000008AA28455140000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_2A="0x06C243C48E1C48E16C24390DB03871290DB038712C48E16C2436C243C48E13871290DB0000000000";
defparam rom_dat0_2_0_12.INITVAL_2B="0x13871290DB090DB038712C48E16C243C48E16C24390DB0387123871290DB06C243C48E13871290DB";
defparam rom_dat0_2_0_12.INITVAL_2C="0x00000000000000000000004940640139040120120805000032228251585C040432183826C243C48E";
defparam rom_dat0_2_0_12.INITVAL_2D="0x0CCF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_2E="0x0000000000000000000000000000000000000000000000000000000000000000000800000000C000";
defparam rom_dat0_2_0_12.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_12.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_11 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_11_DO[17:2], rom_dat0[23:22]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[22,0]"  */
;
defparam rom_dat0_2_0_11.DATA_WIDTH="X2";
defparam rom_dat0_2_0_11.OUTREG="BYPASSED";
defparam rom_dat0_2_0_11.RESETMODE="SYNC";
defparam rom_dat0_2_0_11.GSR="ENABLED";
defparam rom_dat0_2_0_11.INITVAL_00="0x004B12C4B3374003048C0E8A90245A10400104490CC5C2C431200012C4B12C4B43FC0F3E85400000";
defparam rom_dat0_2_0_11.INITVAL_01="0x0C004030D03C03C324C01CC4C0EC71048191A0C020CD00D873108CC37C43340B8398EF300101D0C3";
defparam rom_dat0_2_0_11.INITVAL_02="0x2D431114342F07C00C03330303483617C013D0C10E04D2303C00CFB00CC7020C400800030603100E";
defparam rom_dat0_2_0_11.INITVAL_03="0x01041000200400400C0112091000A000C803CC000088F09452084020380000000100F00A02030C8F";
defparam rom_dat0_2_0_11.INITVAL_04="0x28020260950800203070214E300C200E8AA208720B00306C1B0E05F2E08C0C80C3AC8F2283216421";
defparam rom_dat0_2_0_11.INITVAL_05="0x000030E00C00C200302D000032900C238280C020134640B8AA0104F01C260101103802030C6318C7";
defparam rom_dat0_2_0_11.INITVAL_06="0x0403C100000006C1BC8F010701AC0404002054820000C1006E00028140B12C000050020400400880";
defparam rom_dat0_2_0_11.INITVAL_07="0x0DC102C4BD000C40B0002382208C4C0BC080800E0D01B1400E0B0081C8281400B1400E0B0001203E";
defparam rom_dat0_2_0_11.INITVAL_08="0x0B0001081C0FC01000CC2C090038C40C4BD000C00C02209081090411100A344003CCD1000CC2C440";
defparam rom_dat0_2_0_11.INITVAL_09="0x0380C0208D0980500034370012F400300C0220523C00230050100C2100370900033042318E000CD2";
defparam rom_dat0_2_0_11.INITVAL_0A="0x00CC030088108301000B008CC3CC002DC2C050033C40B06C5003840300881082035003334C006C50";
defparam rom_dat0_2_0_11.INITVAL_0B="0x300003040D280503A07C03C7013C6013028100D0000A020004000C3380C00383B000033C4C0318E4";
defparam rom_dat0_2_0_11.INITVAL_0C="0x24400000C9000C6318C630003010610003C028A40D40D220E3148310C0C2000303A07C010CC3B040";
defparam rom_dat0_2_0_11.INITVAL_0D="0x04C1C2B800000280300C0C0030340802028000C80902008C0B0040000840000C10C000000CC0E016";
defparam rom_dat0_2_0_11.INITVAL_0E="0x3F8F50B8B5310FA0D8873B47000458120C020C0300C0C01C0F00C001B0312CCC303C03000AC28020";
defparam rom_dat0_2_0_11.INITVAL_0F="0x2700E300603000902CE03CC120C0AC28C0C320682B03F08C001380A37CFA18C6008088080380DC3B";
defparam rom_dat0_2_0_11.INITVAL_10="0x000FF1BC2003C8F1E8E0274F3030CD310E833023030A02BC3F3A03B0F03C300312D8F30FCEB0FC22";
defparam rom_dat0_2_0_11.INITVAL_11="0x0C0000FCAB3F8CA2B81037C0C0B0003B42C3C4300743C3343F33C041E87008CCC280A32B89F0302C";
defparam rom_dat0_2_0_11.INITVAL_12="0x200F00BCBF2F40C2B0A33B0CC3A03C03C8C3000F0880200023030002303030C080C0C83D03C220DC";
defparam rom_dat0_2_0_11.INITVAL_13="0x0C8803C0C2040BC3003F3EC4C3080B3002000808088003CCC0000003F03C300083E0B1304B120030";
defparam rom_dat0_2_0_11.INITVAL_14="0x018C636C960348008032000B704002258140840810C32010BC00028000CC0F070230700400630000";
defparam rom_dat0_2_0_11.INITVAL_15="0x0000A000800D8C0010370DCC33280A100000C0F20ECA62ECC02000303043200B0320042A8540A040";
defparam rom_dat0_2_0_11.INITVAL_16="0x03C413C8C2000323A0921003B10C06318C63C00226803000C000C210C8340C830098970CC800CC44";
defparam rom_dat0_2_0_11.INITVAL_17="0x104102001000C003B84C0CCE82283A00C00008800203C1800302080300082000A1240020CDC0A801";
defparam rom_dat0_2_0_11.INITVAL_18="0x0C0C0380003000C300033D0FF200003400E0000002CC0020C20004008808208000848003C0300CC0";
defparam rom_dat0_2_0_11.INITVAL_19="0x3F008030042C48E2B8030380F06CFC300182E00C190E80F03300030200730000021408020FC38020";
defparam rom_dat0_2_0_11.INITVAL_1A="0x30CF03D0033AC03300FF1C03E0303C13C7F340300B84004C030C43020C233F0DF0DCB03FC330F0FF";
defparam rom_dat0_2_0_11.INITVAL_1B="0x36C331EC3336C331E8333B8333B833380EE0CCC3208EC2FC6C0B0030E80F380032F08C0F88F00C03";
defparam rom_dat0_2_0_11.INITVAL_1C="0x00CB3170E82883A08800380C31EC431E8D012C7C1C0B00F8000300F2000E0C03E000380D8331EC33";
defparam rom_dat0_2_0_11.INITVAL_1D="0x000F00FC00018E03C8023C0380000A0000220C303308F0C0CC33C012E41F0A41A02C28008A0000E0";
defparam rom_dat0_2_0_11.INITVAL_1E="0x000280043C008003202004000018CF308020C4C6318EC20C04300101C401030001000A294011A000";
defparam rom_dat0_2_0_11.INITVAL_1F="0x004002848E130C10282306C1E1086F28447004000F0103300E3D81C0C0333F0CC33C002107011009";
defparam rom_dat0_2_0_11.INITVAL_20="0x20CF333C063C0030006E0F0883004000010200012D8EC1402C034000244002001008020001021055";
defparam rom_dat0_2_0_11.INITVAL_21="0x14455104451500005000044551400300CC0000CC000000A0FC3BC043CC3C08C002D80308C3333801";
defparam rom_dat0_2_0_11.INITVAL_22="0x15055054141145115045114551505404005054100540515405054540145000051044511044505455";
defparam rom_dat0_2_0_11.INITVAL_23="0x15415154150541105415150551505415055150541105010040004100445514444150510440415444";
defparam rom_dat0_2_0_11.INITVAL_24="0x05414154151541415414154141541411454154441545014445150541145115055154441544015410";
defparam rom_dat0_2_0_11.INITVAL_25="0x00010000150400511040150441540005040000400144000040000151104415445054150541105415";
defparam rom_dat0_2_0_11.INITVAL_26="0x00005154000000000001154050000510001050000144001010114050501111405040501400014000";
defparam rom_dat0_2_0_11.INITVAL_27="0x00411000000000000000000000000014000140000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_2A="0x000151FCEA2FCEA20015154400A8BF354400A8BF3FCEA20015100151FCEA2A8BF354400000000000";
defparam rom_dat0_2_0_11.INITVAL_2B="0x2A8BF35440054400A8BF3FCEA200151FCEA20015154400A8BF3A8BF35440000151FCEA2A8BF35440";
defparam rom_dat0_2_0_11.INITVAL_2C="0x0000000000000000005110044010401501414015000501045101404104150004111414100151FCEA";
defparam rom_dat0_2_0_11.INITVAL_2D="0x14CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000008000000014000";
defparam rom_dat0_2_0_11.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_11.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_10 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_10_DO[17:2], rom_dat0[21:20]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[20,0]"  */
;
defparam rom_dat0_2_0_10.DATA_WIDTH="X2";
defparam rom_dat0_2_0_10.OUTREG="BYPASSED";
defparam rom_dat0_2_0_10.RESETMODE="SYNC";
defparam rom_dat0_2_0_10.GSR="ENABLED";
defparam rom_dat0_2_0_10.INITVAL_00="0x0000000003330000345916C9338844000000040C00404300010008000000000003904E138E500000";
defparam rom_dat0_2_0_10.INITVAL_01="0x024C017083140003342910C4D100300D03304029390082F0060148C03C041084D0C060110153F425";
defparam rom_dat0_2_0_10.INITVAL_02="0x0C403070611D84C15C40004702C43C30C003C0C01C04C1703111CF300000220D114CD4144D50005C";
defparam rom_dat0_2_0_10.INITVAL_03="0x3649500C6730007210101600D05440018D029804000000384D210010000000001000440100030C4F";
defparam rom_dat0_2_0_10.INITVAL_04="0x040101043930081010411544903401074760280E00400000001709D2440C1704C308160E00436466";
defparam rom_dat0_2_0_10.INITVAL_05="0x004020E84810054020280040004004000250C00015051144010044F0081100440010010100000000";
defparam rom_dat0_2_0_10.INITVAL_06="0x00031000400000000C54084400100000010190403800400001010101000000000000010001320401";
defparam rom_dat0_2_0_10.INITVAL_07="0x0000000004000021000C110250005005000100000000010000140001085010000100001000102004";
defparam rom_dat0_2_0_10.INITVAL_08="0x10008008950D484000000D8400000000000000093001000094048690546B0108000084000000E400";
defparam rom_dat0_2_0_10.INITVAL_09="0x0006001000090010000003400000000180010002104050080400081000000100000000000000000D";
defparam rom_dat0_2_0_10.INITVAL_0A="0x00027000400082414004008000F4002000C24000000000000000027000400085434000000D000000";
defparam rom_dat0_2_0_10.INITVAL_0B="0x00000000000C0000000000000000000000000010038441000400010070400040324000100D000000";
defparam rom_dat0_2_0_10.INITVAL_0C="0x208000401C000000000003003010E0030000384E120C101050100000040000400040000100000000";
defparam rom_dat0_2_0_10.INITVAL_0D="0x0C0000300001C90158C40000023808010500140304004088471042430800004000C0710000414051";
defparam rom_dat0_2_0_10.INITVAL_0E="0x378F61B411200F9048633F43400C950C0C8008000080C01C4403C411000000CC31100F000BD0D005";
defparam rom_dat0_2_0_10.INITVAL_0F="0x03004000540000401C1030C000C404040013002C3B00F140003340037C753141C00800040020FC13";
defparam rom_dat0_2_0_10.INITVAL_10="0x0003C0045003CC10C04407433030C0310C033000000B12BC070000710038000000003103C001E004";
defparam rom_dat0_2_0_10.INITVAL_11="0x0900804C073001F2841038C0103000048103D03004C340100D310040C030000C12C490130130040C";
defparam rom_dat0_2_0_10.INITVAL_12="0x200D80745D17484374A71B0040500E05C04108450084100022020002202000404180D02803D110E0";
defparam rom_dat0_2_0_10.INITVAL_13="0x2E4181C0C40000C328373402C3000030040064480CC4400C9400044110283001C3A0F10049100070";
defparam rom_dat0_2_0_10.INITVAL_14="0x000000007407800040310007F0C0010D0632440804C030000C208500000109400330700000001000";
defparam rom_dat0_2_0_10.INITVAL_15="0x04009000D00D090000260584230411080440E0B00E892200C010007274430003030022390E724400";
defparam rom_dat0_2_0_10.INITVAL_16="0x01C0104883000322E0003001500000000000C0400802B0004100C0007431074080300D16CC00C094";
defparam rom_dat0_2_0_10.INITVAL_17="0x00401060110080421048044CC00C3F1100000420100383400203080200043000400C0020C5404000";
defparam rom_dat0_2_0_10.INITVAL_18="0x000103840025004150011F0AF340053C01F0101000C4101443020900009D060400486504406104C0";
defparam rom_dat0_2_0_10.INITVAL_19="0x0E01800000000020B8031380300044014102A000180EC074F1010002003000000150E00001438040";
defparam rom_dat0_2_0_10.INITVAL_1A="0x29C6D344013A856164390A41C3703807C73040301B80004C171045005C3339C4E34C253EC570C088";
defparam rom_dat0_2_0_10.INITVAL_1B="0x3883B2043B0803B20C3B0B00B3700B300FC0ACD030C47020FC074032000E0C000014040989C1985D";
defparam rom_dat0_2_0_10.INITVAL_1C="0x00433170C824001050000040022840228C102CBD100B10B8D90500A2500B1402A140200600B2CC0B";
defparam rom_dat0_2_0_10.INITVAL_1D="0x1548801C500000524C830D431000400601900C152185925486164800041108412024082142000414";
defparam rom_dat0_2_0_10.INITVAL_1E="0x030103105000400000780405401801004400000000010120003041010400230400200E134E604005";
defparam rom_dat0_2_0_10.INITVAL_1F="0x3900010400010E411010000001042408C42040080A4110101211834084322A0C826C010104011480";
defparam rom_dat0_2_0_10.INITVAL_20="0x004F43300300002114AC0F4020000012014000000000000800200210204401001000000001101064";
defparam rom_dat0_2_0_10.INITVAL_21="0x28CAB2A48A2A0FF3ACFF0ECBA2804600C00010B800000060C0380002083000C402C00300C3703000";
defparam rom_dat0_2_0_10.INITVAL_22="0x230AB0AC2E038A22A0BE23CAE3A0B8288CE2B4A02B8AA2B83B2A8802AC00230B3280820C88E0ACFA";
defparam rom_dat0_2_0_10.INITVAL_23="0x2ACEA3A8EA3A8EE3B83A3A0AA2A0EA2E0EB2A09B2FCA33FC6E3E4FF308BA2EC882F8A20ACAE2288A";
defparam rom_dat0_2_0_10.INITVAL_24="0x2BC383E82A3A8283EC382EC382EC283A8B82B88E2E86F2FCFA1ACB82B86A2A0EE2ACAE3AC8E2ACEE";
defparam rom_dat0_2_0_10.INITVAL_25="0x3F8A33B8B80ECEA228BE2A0AE3A8B12586C1E86B0DC6A2CC6A2AC332208819C8B0E83A0E83D2A82E";
defparam rom_dat0_2_0_10.INITVAL_26="0x0000F3FC0000000088233AC3A33CFA2FCF22B83F3D87F320CC0A0CA29C0B2A4C10289C2CCFF15CFC";
defparam rom_dat0_2_0_10.INITVAL_27="0x0283100000000000000000000010000100001005168AA28000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_2A="0x0002A2547F3547F3002A2A8800FCD51A8800FCD51547F3002A2002A2547F3FCD51A8800000000000";
defparam rom_dat0_2_0_10.INITVAL_2B="0x3FCD51A8800A8800FCD51547F3002A2547F3002A2A8800FCD51FCD51A8800002A2547F3FCD51A880";
defparam rom_dat0_2_0_10.INITVAL_2C="0x000000000000000000E3228A82A88A3A8BA2A0A9088F222CA22242E3A8AE088E333C3C3002A2547F";
defparam rom_dat0_2_0_10.INITVAL_2D="0x00CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_10.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_9 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_9_DO[17:2], rom_dat0[19:18]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[18,0]"  */
;
defparam rom_dat0_2_0_9.DATA_WIDTH="X2";
defparam rom_dat0_2_0_9.OUTREG="BYPASSED";
defparam rom_dat0_2_0_9.RESETMODE="SYNC";
defparam rom_dat0_2_0_9.GSR="ENABLED";
defparam rom_dat0_2_0_9.INITVAL_00="0x0000000004154692403300000000001045014C5504C5514411100000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_01="0x2A8192C4963189D000063A8FB12086368EE3D0080EC7C0145515C221A052010A320008364A30AC8E";
defparam rom_dat0_2_0_9.INITVAL_02="0x15CAA058A70B8DD240E935CA802CAE38CA6210A6214D936407368A92A4D13A08B198BE16CBA26491";
defparam rom_dat0_2_0_9.INITVAL_03="0x1D470198422A850008011549413404140001445D05441000000040314000000500400114040150D5";
defparam rom_dat0_2_0_9.INITVAL_04="0x0000100000044140301304C510045000C0110411140000000000453000441041115450154021C0C1";
defparam rom_dat0_2_0_9.INITVAL_05="0x0141515455150740541515010014101005005400388CB22C9A0583D1600A050B6004811004000000";
defparam rom_dat0_2_0_9.INITVAL_06="0x04415154100000000412150291544808800000010000D14001140003400001469118411544000003";
defparam rom_dat0_2_0_9.INITVAL_07="0x1001000001054000005100410040040C411344500100004450000500443404400044500001410001";
defparam rom_dat0_2_0_9.INITVAL_08="0x00090044351684D05400140D1140040000105400004440104D0D4D703455140050048D0540018C45";
defparam rom_dat0_2_0_9.INITVAL_09="0x140001440103CA3114400500000415000050401034C031185809457114400B415000800000415000";
defparam rom_dat0_2_0_9.INITVAL_0A="0x1500001410040103288D0500014C45000140D05400400000111400001410044320D0540044000011";
defparam rom_dat0_2_0_9.INITVAL_0B="0x1004014001100101101C10410104101040404041100003880D05400140D1140050D0540044000004";
defparam rom_dat0_2_0_9.INITVAL_0C="0x14495124012800000000014561088A014651400004004000C609C070005000060010110704C11040";
defparam rom_dat0_2_0_9.INITVAL_0D="0x01000054551400039855154551145017CC7130A913469108CF0589329C492108724015144051D478";
defparam rom_dat0_2_0_9.INITVAL_0E="0x1104515400054510000111000050000080010455044101345215807000000141114856110A514454";
defparam rom_dat0_2_0_9.INITVAL_0F="0x00091140F6018540543511440150000144004815110443E019154151105319C65020450445504451";
defparam rom_dat0_2_0_9.INITVAL_10="0x2440400CB011443080C40C409108401104004085100551540D0084C1085400080000071040035004";
defparam rom_dat0_2_0_9.INITVAL_11="0x144540C80C1003510045048820009105415154141C095114111540D0400421440154503201110400";
defparam rom_dat0_2_0_9.INITVAL_12="0x0C4102CC771DC940D4501C85D1001105414118141545505005144100544401C4D344541541504454";
defparam rom_dat0_2_0_9.INITVAL_13="0x1100035450040000540C14411154001540415C45154D415455140D415454140040404710C1304059";
defparam rom_dat0_2_0_9.INITVAL_14="0x08000000EA194D6228582A411114540000000C511504400401114001000000005000C51402005415";
defparam rom_dat0_2_0_9.INITVAL_15="0x2D45B154B51B4351946E1B4E718C77148A5150190000000000398AE16424014CC030550000000000";
defparam rom_dat0_2_0_9.INITVAL_16="0x174510E011354541045515462000C000000018670AC2E188F73D04D18C8418C4D3444504461178AD";
defparam rom_dat0_2_0_9.INITVAL_17="0x15C170F48B0544C210C50880A25CF735462164BD15454144551D0F5150551D455154550548D1D455";
defparam rom_dat0_2_0_9.INITVAL_18="0x004001545115445154450444411414114721B0B6264DB0BC1411476210D73F4D82D4FF15C7C35C55";
defparam rom_dat0_2_0_9.INITVAL_19="0x1101424402000121640A0A495114A411C2A11091388A615C95144412405515455000000043010400";
defparam rom_dat0_2_0_9.INITVAL_1A="0x15455154511505514455054541541415CE91E050144241C8A518CA91645519455158661585906095";
defparam rom_dat0_2_0_9.INITVAL_1B="0x1445511455144551145515455154551505515455114451A4110D45515441140400300C0541511455";
defparam rom_dat0_2_0_9.INITVAL_1C="0x01455154542C4031C41510C45054D1054531141434441050511D0551044434455014140D05511455";
defparam rom_dat0_2_0_9.INITVAL_1D="0x3745515058000151545511494000C50144000435154D51D45535440014130141502C141402000031";
defparam rom_dat0_2_0_9.INITVAL_1E="0x05441038BD39859154D92E8EF164530AC003000000034364283007034C522200515450000000000D";
defparam rom_dat0_2_0_9.INITVAL_1F="0x0041500C95174593B4310000034CD2258D500806150331343D0A46D140251541611053134D234014";
defparam rom_dat0_2_0_9.INITVAL_20="0x10C5515415140110345519454100411543310020000343543623492158D1074871844114437134C0";
defparam rom_dat0_2_0_9.INITVAL_21="0x3C87D0006D378FF050FF09404240D50044405045044110D051154241641504450054010445511445";
defparam rom_dat0_2_0_9.INITVAL_22="0x110910141801C4104071024551405406C03010203C40F3E88E0144825020000E00C42234CC708013";
defparam rom_dat0_2_0_9.INITVAL_23="0x1380F0D404010FD34C040404A1404013011040BF0CCB020000000200CC4C0048C110510000431C08";
defparam rom_dat0_2_0_9.INITVAL_24="0x0100C0100D0482C0100C0900C1901C134CC0C404310DF330373BC0C10CF103075170F4070C013800";
defparam rom_dat0_2_0_9.INITVAL_25="0x04021100120304B0ACC02C0C31BC0A3FCC22C0F003CE0000C00000C33000000C0010040100304C33";
defparam rom_dat0_2_0_9.INITVAL_26="0x0000F3FC000000004821170072BCFD33CF3050BF3ECBF3280007C021C0051700C084D00ACFF22CFC";
defparam rom_dat0_2_0_9.INITVAL_27="0x02C10000000000000000000000000000000004500000A00000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_2A="0x1E047248ED048ED0E04721CB81B412348ED0E04721CB81B4123B41231CB81E047248ED0000000000";
defparam rom_dat0_2_0_9.INITVAL_2B="0x348ED0E0472E047248ED0B41231CB81E047248ED0B41231CB811CB81B412348ED0E0472B41231CB8";
defparam rom_dat0_2_0_9.INITVAL_2C="0x00000000000000000879310C4130040481C140150CC43304710143410C07004811141411CB81B412";
defparam rom_dat0_2_0_9.INITVAL_2D="0x20CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000008000000020000";
defparam rom_dat0_2_0_9.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_9.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_8 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_8_DO[17:2], rom_dat0[17:16]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[16,0]"  */
;
defparam rom_dat0_2_0_8.DATA_WIDTH="X2";
defparam rom_dat0_2_0_8.OUTREG="BYPASSED";
defparam rom_dat0_2_0_8.RESETMODE="SYNC";
defparam rom_dat0_2_0_8.GSR="ENABLED";
defparam rom_dat0_2_0_8.INITVAL_00="0x054551545C2FC810E03300455154540146014C5504C9618411118151545515451154551545500000";
defparam rom_dat0_2_0_8.INITVAL_01="0x000230CC383301B0000C300E33CC082C4992FCC0098AB32C3039C00200E002002000003CC0E00808";
defparam rom_dat0_2_0_8.INITVAL_02="0x2AC000B00F330FA130812F8833CC082380803C08038F33CCFE3F008004B320C33330001C83008813";
defparam rom_dat0_2_0_8.INITVAL_03="0x0C47034411154100080303C5413004300003CCFB04CC1014551544301400000300405615054150EE";
defparam rom_dat0_2_0_8.INITVAL_04="0x1000215455144750701300CE701CB110C0311C671D4451545500CF710040004070FCD537C530D0D0";
defparam rom_dat0_2_0_8.INITVAL_05="0x014253646B3B0F40F41F3A051110111140105411388CF23C46008031D00A0008D004430044515455";
defparam rom_dat0_2_0_8.INITVAL_06="0x04C7A3F8741145515003300263EC0804401154411440F00454010153045514CE4134000245510453";
defparam rom_dat0_2_0_8.INITVAL_07="0x14401154510F4451501514430144150C41034CD40405504CD41501504C3C0441504CD41507410051";
defparam rom_dat0_2_0_8.INITVAL_08="0x1505504C3B2D4CD0F444000D335040154510F44514055110CD0FCFF038FF380010404D0F44404C4F";
defparam rom_dat0_2_0_8.INITVAL_09="0x350540545103C5313C50100151443D114411541034C03134040808313C510743D11045154443D415";
defparam rom_dat0_2_0_8.INITVAL_0A="0x3D41510455040303184D0F04400C4F044000D0F50401515413350551045504C310D0F50100115413";
defparam rom_dat0_2_0_8.INITVAL_0B="0x1004014001100100100C10010100101040404000314553440D0F4410C0D3350100D0F50400115444";
defparam rom_dat0_2_0_8.INITVAL_0C="0x0C47C13447344551545513CF230C4D03CE01545511441114C105C571503410010010010704C00040";
defparam rom_dat0_2_0_8.INITVAL_0D="0x134541FC9E19455378F51DC2F10CB0030CD030FC010FF00C4C0C8413D44F300C41C03F2C00F3DC74";
defparam rom_dat0_2_0_8.INITVAL_0E="0x110C10DC440F4570140611051154551544530CFF0CC30330C11340301055140703044D0005130060";
defparam rom_dat0_2_0_8.INITVAL_0F="0x11041100F11487D0707F0701430010110041C400054583D44B3AC3F220E30CC21070CC0DCFB088B3";
defparam rom_dat0_2_0_8.INITVAL_10="0x1DC5D01C74110D7084C01DC5405414340041C044010013F45F104DD344CD114551544335C4133440";
defparam rom_dat0_2_0_8.INITVAL_11="0x0CC301CC1D34074150001D892050771F02F2F8283C072338233DC0C0041C11004004153207404014";
defparam rom_dat0_2_0_8.INITVAL_12="0x084300CCFF3FC3C0FCE3180EF200230FC3C2203C2ACFD05007184110748415C0C3C0FC3B00F00074";
defparam rom_dat0_2_0_8.INITVAL_13="0x3145531C55144500F40C0CC03174153D4553DCCF3D4FC3F8F5240FC3F8D4280040C0C730C3308071";
defparam rom_dat0_2_0_8.INITVAL_14="0x154551542D040161241826002328591545515C711005D0505331455304451545D114C70045514017";
defparam rom_dat0_2_0_8.INITVAL_15="0x3C0CF030F30F03C3C03D07C723EC3300CF33F4FE00000000003D8D71743512450100F51545515451";
defparam rom_dat0_2_0_8.INITVAL_16="0x034011E061130C0104000CC3301455154551181807035184C7060100CC900CCC410013088F001CFC";
defparam rom_dat0_2_0_8.INITVAL_17="0x00C030D487000CC330C30CC07100011F061310430C0043DC03170003B0C216C30000CC000CD1D4CC";
defparam rom_dat0_2_0_8.INITVAL_18="0x144141FCD33744A254493B478118272D871190761E0D90740030C36100431C0181F0CC3CCCD35C73";
defparam rom_dat0_2_0_8.INITVAL_19="0x22030248161544632C0A05C7E230A021C15300923845D3ECBD348831C03D39CA5154550507000454";
defparam rom_dat0_2_0_8.INITVAL_1A="0x3FCFF368912E0F5288670E8583DC5C3DCE83E0201C0242C82030C57144B823CF0320441F0F30E083";
defparam rom_dat0_2_0_8.INITVAL_1B="0x2FCEF3ECEF3BCEF3ECEF3ECAA2ECAA2F0DF3BCD611CC5108110ECDE3D4C12C0451745C0781D23CFF";
defparam rom_dat0_2_0_8.INITVAL_1C="0x11CD53547C2D4170D41615C45054D10545311814344C1050D11F0FF30CC43CCFF03C1D0FCAA2FCAA";
defparam rom_dat0_2_0_8.INITVAL_1D="0x3FC8F3F0F41547D150FF33C68010CE018551147D28CF83F4A33E0C517C1707C1F02C3C1546401075";
defparam rom_dat0_2_0_8.INITVAL_1E="0x05455178741F4790C0152DCDC0DC171DC050545515474314340003034C111200E29895154551540F";
defparam rom_dat0_2_0_8.INITVAL_1F="0x1541515C4003C35374350545534CC1110F7004023F0331343C0504F1C01F3F03D330F3130D239465";
defparam rom_dat0_2_0_8.INITVAL_20="0x20CFF2EC3B380330385A23CB8100C33FC33104551547434036334A1378C0070C704C0304433130D5";
defparam rom_dat0_2_0_8.INITVAL_21="0x2C47C104613F8550A45501066140FF00C8C0F0CF0CC330F0712FC0C2C41D04CA007C030C8FF32C8F";
defparam rom_dat0_2_0_8.INITVAL_22="0x0D00D0400030071170CC30071270600648D06C102040B0508C0D4B4150D002000040D31408106CAF";
defparam rom_dat0_2_0_8.INITVAL_23="0x1C05B2589715CB820433370550703C010DC3705E1A0500008004C0004866100401C0910C8003D4C0";
defparam rom_dat0_2_0_8.INITVAL_24="0x06C340C415354140C00435C3415C14014441E4C439C423AC8515874328611502106060360401C090";
defparam rom_dat0_2_0_8.INITVAL_25="0x1D010120090D4C7394A81F05C3301B3FCC6380F1030D0040C00042633088378CA09C2709C2905C3B";
defparam rom_dat0_2_0_8.INITVAL_26="0x0000A2A800000000482101C0519455254520009517CD511414254451642405C4B00454324553F454";
defparam rom_dat0_2_0_8.INITVAL_27="0x0201300000000000000000000008AA28455140000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_28="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_29="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_2A="0x16C0E190F12385B0C4A43C4A43385B090F126C0E16C0E190F12385B0C4A43C4A43385B0000000000";
defparam rom_dat0_2_0_8.INITVAL_2B="0x16C0E190F12385B0C4A43C4A43385B090F126C0E16C0E190F12385B0C4A43C4A43385B090F126C0E";
defparam rom_dat0_2_0_8.INITVAL_2C="0x00000000000000000818110C0130442600410017080102005001C2000C310040111414190F126C0E";
defparam rom_dat0_2_0_8.INITVAL_2D="0x14CF0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_2E="0x0000000000000000000000000000000000000000000000000000000000000000000C003000014000";
defparam rom_dat0_2_0_8.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_8.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_7 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_7_DO[17:2], rom_dat0[15:14]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[14,0]"  */
;
defparam rom_dat0_2_0_7.DATA_WIDTH="X2";
defparam rom_dat0_2_0_7.OUTREG="BYPASSED";
defparam rom_dat0_2_0_7.RESETMODE="SYNC";
defparam rom_dat0_2_0_7.GSR="ENABLED";
defparam rom_dat0_2_0_7.INITVAL_00="0x20000000042A8AE1A02000000000000002000C0200C0001800000000000000004000000000000000";
defparam rom_dat0_2_0_7.INITVAL_01="0x0002A2C8EA328E600008388CB2880A080000E888000822282128C232A0A2020A120008388B10E48E";
defparam rom_dat0_2_0_7.INITVAL_02="0x22CAA0A8BB2F8E2370EE1A07A32C200103802408028E23A8A839CBD2B8620B8CB2A8B72B0B208802";
defparam rom_dat0_2_0_7.INITVAL_03="0x0E03020000000000000202C0003001280002882201890100000001308010000600100220402000E0";
defparam rom_dat0_2_0_7.INITVAL_04="0x0544400000010281300708CE701CA110C0301C070946000000008A700018200121ECA52A8130C0C0";
defparam rom_dat0_2_0_7.INITVAL_05="0x000AA3002B2A0B20A42A2000400040040000A804308CB00CA00000F2C0080002C100932001000000";
defparam rom_dat0_2_0_7.INITVAL_06="0x1984A028200800000820000282A80019040000140109E0200020440320000088802000208000500B";
defparam rom_dat0_2_0_7.INITVAL_07="0x00028000001B0000008200070010001C042318C000800018C00002001C3801080018C00002805800";
defparam rom_dat0_2_0_7.INITVAL_08="0x0002001C322088C1B000080C630002000001B00000008004CC1E8EB038A0080000088C1B00028C1B";
defparam rom_dat0_2_0_7.INITVAL_09="0x300000080017C0306C00020800006C000000800531C43068880082306C000306C00020000012C000";
defparam rom_dat0_2_0_7.INITVAL_0A="0x2C00000020014A03200C1B00008C1B000080C4B00008000006300000002001C300C4B00008800006";
defparam rom_dat0_2_0_7.INITVAL_0B="0x0100408050214040040C04004040040404101005200003080C1B0000C0C6300020C4B00008800001";
defparam rom_dat0_2_0_7.INITVAL_0C="0x2800C0000202000000000283024008168A82000008008000C808C030002401085004001301C00004";
defparam rom_dat0_2_0_7.INITVAL_0D="0x020010E020080003080A32426028100B8C807084020101140E0B0200040010092000282C0082C830";
defparam rom_dat0_2_0_7.INITVAL_0E="0x00048298000B41210002110000800000010268AA08820238A00A01B00800000262802806002308A0";
defparam rom_dat0_2_0_7.INITVAL_0F="0x00020214FA000380203B020002A0000009008002220883E0023E854220E322CE80008A188A2148B1";
defparam rom_dat0_2_0_7.INITVAL_10="0x0880800CF0060C3080C80CC03200C02208008000240082A40E0008C200CC0800000003208003E008";
defparam rom_dat0_2_0_7.INITVAL_11="0x288600C00C20030300020CC82000220A820120283C00A008202C00E0800800090020903203320800";
defparam rom_dat0_2_0_7.INITVAL_12="0x028201CC9B26C180D0810C4EE3003006C18000182F8101088E308080EC0800C9E388202E82608020";
defparam rom_dat0_2_0_7.INITVAL_13="0x33000358400A00201C8C0480312080380042DCA8380EA280AB020E222CE002082080C322C2300882";
defparam rom_dat0_2_0_7.INITVAL_14="0x000000006C010E0228900A8332208C0000000C60210482080230C002600000008040C62A00000422";
defparam rom_dat0_2_0_7.INITVAL_15="0x0D41314434134311284C1380713C77140B4000D10000000000390282C80C00009044B10000000008";
defparam rom_dat0_2_0_7.INITVAL_16="0x274A00E0210141420CAB2104008080000000102E00018108C32204A20C8820C08248C804C110500D";
defparam rom_dat0_2_0_7.INITVAL_17="0x29C2B0E40B0440C000C400000028B821C420C01833CB8180F1210EE19044104462B8110440D0D012";
defparam rom_dat0_2_0_7.INITVAL_18="0x00002088C82AC2008C62008801008802034120B42E0D20B82C030F4220BF2D0102CCCC07C2C34C44";
defparam rom_dat0_2_0_7.INITVAL_19="0x3002820082000033680000C0C234B020C00320823C80C0ECC300800000410A088000002003000002";
defparam rom_dat0_2_0_7.INITVAL_1A="0x30C30368C824055088640A85829818090EC2E0000C8202CCE128C01104090A49402C501F49B07090";
defparam rom_dat0_2_0_7.INITVAL_1B="0x1D4AB354AB354AB354AB35C2115C21118C70844606003368001D0CE2C466204200300C2041C13C0C";
defparam rom_dat0_2_0_7.INITVAL_1C="0x04800240082C0430C04820C13084C50185305414310C8250912E82A208803A0AA028002F42117421";
defparam rom_dat0_2_0_7.INITVAL_1D="0x3B02B2F0F2000002E8BB33C2000CD2030000CC382A8EA2E0AA3A8A0020131201802C603002208030";
defparam rom_dat0_2_0_7.INITVAL_1E="0x10802038302A4282A8002E0CC0980302C200000000031300612003931C040602A2B800000000008E";
defparam rom_dat0_2_0_7.INITVAL_1F="0x0004200CC0038293B0701000031CE0084E21080C2A0370707E0081E0903A2A028220A3078C430020";
defparam rom_dat0_2_0_7.INITVAL_20="0x10C380E0A2080220382023828200881983306000000313247017096228C2038032AC230003B070C0";
defparam rom_dat0_2_0_7.INITVAL_21="0x1445505045150001540005454148EF020882B08A088220C8822000000C220CC22008080087800000";
defparam rom_dat0_2_0_7.INITVAL_22="0x01055154101105105045100550504405005154501444515404144041101400001144011444505455";
defparam rom_dat0_2_0_7.INITVAL_23="0x10045114451145105415050450505405415054551505000040050000445115044104510545505445";
defparam rom_dat0_2_0_7.INITVAL_24="0x15415154150441515415154141541515455144451141511045044141545105055054550544010040";
defparam rom_dat0_2_0_7.INITVAL_25="0x11450004510501505441140151141515405000410405004401104111145404455014050141404411";
defparam rom_dat0_2_0_7.INITVAL_26="0x00000000551545504001150141000114001154000040001054104450141100445050141400004000";
defparam rom_dat0_2_0_7.INITVAL_27="0x01411000000000000000000000000010000100000800000411044110441104411044100000000000";
defparam rom_dat0_2_0_7.INITVAL_28="0x1A8BF300151A8BF300151A8BF300151FCEA254400FCEA254400FCEA254400FCEA254400000000000";
defparam rom_dat0_2_0_7.INITVAL_29="0x300151A8BF300151A8BF300151A8BF354400FCEA254400FCEA254400FCEA254400FCEA2A8BF30015";
defparam rom_dat0_2_0_7.INITVAL_2A="0x1502B3F8811502B3F8811502B3F8811047E2ACD40047E2ACD40047E2ACD40047E2ACD4000151A8BF";
defparam rom_dat0_2_0_7.INITVAL_2B="0x3F8811502B3F8811502B3F8811502B3ACD40047E2ACD40047E2ACD40047E2ACD40047E2502B3F881";
defparam rom_dat0_2_0_7.INITVAL_2C="0x05014000000000000455100500140010054144140045111451010151145500415154541F8811502B";
defparam rom_dat0_2_0_7.INITVAL_2D="0x13CF5154551000000000000000000000000000000000000014050140501405014050140501405014";
defparam rom_dat0_2_0_7.INITVAL_2E="0x0000000000000000000000000000000000000000000000000000000000000000000C000000010000";
defparam rom_dat0_2_0_7.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_7.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_6 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_6_DO[17:2], rom_dat0[13:12]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[12,0]"  */
;
defparam rom_dat0_2_0_6.DATA_WIDTH="X2";
defparam rom_dat0_2_0_6.OUTREG="BYPASSED";
defparam rom_dat0_2_0_6.RESETMODE="SYNC";
defparam rom_dat0_2_0_6.GSR="ENABLED";
defparam rom_dat0_2_0_6.INITVAL_00="0x028AA2A8A40481038000008AA2A8A80480111C2000C0A020010000A2A8AA2A8A02A8AA2A8AA00000";
defparam rom_dat0_2_0_6.INITVAL_01="0x2A8060C8A13240E00008340C326081284982E880088122086320C11040810004200000388360C808";
defparam rom_dat0_2_0_6.INITVAL_02="0x22CAA0243B1F4E13A0803A0B134C020A08102C21020E2388483BC3F000E2034D3224280B07821002";
defparam rom_dat0_2_0_6.INITVAL_03="0x0EC3C1880E2A84C00080110030F0C0180082882A240080A8AA2A003028D0004D3208A8020202A0C0";
defparam rom_dat0_2_0_6.INITVAL_04="0x200102A8AA200A22304330C92008500CCCA10802140022A8AA0C4030C4040C091258401000D0CCCD";
defparam rom_dat0_2_0_6.INITVAL_05="0x0000408400000300402420402240040281A00828310D304C010104F0001101400010010100A2A8AA";
defparam rom_dat0_2_0_6.INITVAL_06="0x0041008081008AA2A4040404129880000922A8882801C080A9028A8300AA2A0821A0810002A2A883";
defparam rom_dat0_2_0_6.INITVAL_07="0x090202A8A40009A2808821001008600D008300090202A1000928088100391000A100092802100024";
defparam rom_dat0_2_0_6.INITVAL_08="0x28088100382004C00090200C0024080A8A40009A208220400C0C8C703004000001084C0009020C00";
defparam rom_dat0_2_0_6.INITVAL_09="0x024A02208413C03040240800A29000268082204431C03044001002B000240B000240822A8900086A";
defparam rom_dat0_2_0_6.INITVAL_0A="0x0086A02088110203800C10C9020C10390200C0021080A2A840024AA02088110380C002108002A840";
defparam rom_dat0_2_0_6.INITVAL_0B="0x0140500054014450444D05045050450505111422128A82000C10080240C4020080C402008002A890";
defparam rom_dat0_2_0_6.INITVAL_0C="0x084901009A080AA2A8AA210420104029000028AA22882220C001C230000001005004441241D04405";
defparam rom_dat0_2_0_6.INITVAL_0D="0x028AA2C4900A8A8300440000000400038C007009000600000E04801104100000210010000040D030";
defparam rom_dat0_2_0_6.INITVAL_0E="0x000C4030080303012009330A2208AA2A8A82840008820238200801B0202A290AA080200640030820";
defparam rom_dat0_2_0_6.INITVAL_0F="0x22080014F000002040B008008100202001820840088243C000300450000310C05120001008118003";
defparam rom_dat0_2_0_6.INITVAL_10="0x224A202C38040EB008C02E8AA0A8E809008200800640000CAC2082E0880E2082A2A8831A08238880";
defparam rom_dat0_2_0_6.INITVAL_11="0x200002C02E080B03A0002A8200A0892040A188080C0A6228120180D00820200180003A300BA08028";
defparam rom_dat0_2_0_6.INITVAL_12="0x004201CC2308C040C000180483001001C04100041C00010032000003200001C0E388882682008010";
defparam rom_dat0_2_0_6.INITVAL_13="0x308A83C0CA080A00700C080013080A304A40CC01000C011000000D00500000000080C320C0304080";
defparam rom_dat0_2_0_6.INITVAL_14="0x228AA2A8D8030C000030000130000E2A8AA28C4120062020A1300A82808A2A8282A0C40808A24000";
defparam rom_dat0_2_0_6.INITVAL_15="0x1E83728C7937832048DC2300E32CBB28408218B20000000000300010100200021244382A8AA2A880";
defparam rom_dat0_2_0_6.INITVAL_16="0x2F4202C08211C780342B030D00082A2A8AA2100001020000C3000E424C0024C010C0E10CC211D00E";
defparam rom_dat0_2_0_6.INITVAL_17="0x0BC0B0C0030582D010C81400004000074000C01037474000D7134453305D244DC2B03305C4D1D430";
defparam rom_dat0_2_0_6.INITVAL_18="0x0906001001000011000400000200100003000034000D00300C030F4010370C0000CCCC1DC0E35CCC";
defparam rom_dat0_2_0_6.INITVAL_19="0x20000000082A889250000AC1C1245400C2830000340AC1CC6B044422006B050002A8A8020B0110A0";
defparam rom_dat0_2_0_6.INITVAL_1A="0x17C1735C500C0C504CC401CD01F0101F0D50C010080000C49500CA22544103C340C0A51246509054";
defparam rom_dat0_2_0_6.INITVAL_1B="0x0108701087010870108700487004870001121C0004001380001C05411400004022B80C00C303147C";
defparam rom_dat0_2_0_6.INITVAL_1C="0x080AA068A0380AB0A08008C21014C9014D20943C22080030310E06A208A0384AA028820C48701087";
defparam rom_dat0_2_0_6.INITVAL_1D="0x33085130D00A8900E05433400004D40102A24830084C81C021320422901B1901403C50128B0000A8";
defparam rom_dat0_2_0_6.INITVAL_1E="0x200282303001C40220042C0CC0780B20C020A8AA2A8A0310860003120C09180062100A2A8AA2A00C";
defparam rom_dat0_2_0_6.INITVAL_1F="0x2A08028CCA2B813330A00A8AA22CC30CCA2224042A0B6020BC0CC3A0A0B22A029220AA0B08822882";
defparam rom_dat0_2_0_6.INITVAL_20="0x32CB220808220220B80A2309802081378B20808A2A8A2204A01A019000C00300300C03004320B0AA";
defparam rom_dat0_2_0_6.INITVAL_21="0x288AB238EB3A8FF1A4FE0B8FE3C0CF284880688A288220E0612000A19C880EC20328010883000802";
defparam rom_dat0_2_0_6.INITVAL_22="0x2A0962E82F128E32ECAA3382B2E0F83B88A2A0403ACEA2B4AB2A8A03B888238F2380F21088E0ECAA";
defparam rom_dat0_2_0_6.INITVAL_23="0x3BCCA2B8EE3B8EE3A82B2E0EF2E09F3A8BA2E4FA3E8E33F87F3C0FF208EA3B8C83ACA20B8AE278CA";
defparam rom_dat0_2_0_6.INITVAL_24="0x2A82A3A82A2EC3A3A82B2E8283E83B2ECAA3AC8B2B8E72ECAE3FCE82F0AF3A0AA2A8BA2A88B3BCCB";
defparam rom_dat0_2_0_6.INITVAL_25="0x2EC433E8A808CFC2AC3F320FA2B89B154A63A8690685A244A91A42A22CBA2A8BA0B82E0B81F3F82A";
defparam rom_dat0_2_0_6.INITVAL_26="0x2A8AF3FC00000000C8222A89F1BCFE27CE32A8BF3907F200542304A0D42A23440000D43ACFE1ACF8";
defparam rom_dat0_2_0_6.INITVAL_27="0x2B8A000000000000000000000010000500005005128AA28000000000000000000000091545A25855";
defparam rom_dat0_2_0_6.INITVAL_28="0x34C9324C932B06C1B06C1E4390E439018C6318C634C9324C932B06C1B06C1E4390E4390A8AA2A8AA";
defparam rom_dat0_2_0_6.INITVAL_29="0x218C6318C63E4390E4390B06C1B06C14C9324C93218C6318C63E4390E4390B06C1B06C118C6318C6";
defparam rom_dat0_2_0_6.INITVAL_2A="0x3C4B12C4B12384E1384E16C1B06C1B090E4390E43C4B12C4B12384E1384E16C1B06C1B04C9324C93";
defparam rom_dat0_2_0_6.INITVAL_2B="0x3C4B12C4B12384E1384E16C1B06C1B090E4390E43C4B12C4B12384E1384E16C1B06C1B090E4390E4";
defparam rom_dat0_2_0_6.INITVAL_2C="0x000000000000000000E322CE82FC8A2A8FB3ACFE088A2238A22383A28CEE08CB222828290E4390E4";
defparam rom_dat0_2_0_6.INITVAL_2D="0x03CF0000000280000000000000000000000000000000000001004000000100001004010040000000";
defparam rom_dat0_2_0_6.INITVAL_2E="0x000000000000000000000000000000000000000000000000000000000000000000040F0000000000";
defparam rom_dat0_2_0_6.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_6.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_5 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_5_DO[17:2], rom_dat0[11:10]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[10,0]"  */
;
defparam rom_dat0_2_0_5.DATA_WIDTH="X2";
defparam rom_dat0_2_0_5.OUTREG="BYPASSED";
defparam rom_dat0_2_0_5.RESETMODE="SYNC";
defparam rom_dat0_2_0_5.GSR="ENABLED";
defparam rom_dat0_2_0_5.INITVAL_00="0x03CFA2A859154FA288BB07016018F43C4400504915051354541400F3E85514000014AF014AF00000";
defparam rom_dat0_2_0_5.INITVAL_01="0x140A8210AD048AB3FCA20A8381C03A16CB821037268FD18C0E1D05B3E095334DF3C897028E93A8B8";
defparam rom_dat0_2_0_5.INITVAL_02="0x15050088181080C1C07A0CC68000AF1ECDA220AA2A01A028C3018AD1E830320280A47A208462A01A";
defparam rom_dat0_2_0_5.INITVAL_03="0x214411645110492268A63747030405368A51504519851130162F41015400000040505D1647010417";
defparam rom_dat0_2_0_5.INITVAL_04="0x1388A0D45A358141041405055154551101115455154422A894110441005911815154552745131013";
defparam rom_dat0_2_0_5.INITVAL_05="0x144161147D140441744D05014114501444115454084042109A3881115C8639095384551405F2A8A4";
defparam rom_dat0_2_0_5.INITVAL_06="0x1546D15455008AA1485119415144452A887304A9190001405315444040A91105531445168B5258C0";
defparam rom_dat0_2_0_5.INITVAL_07="0x244502A4411944C1546D0046405014104510585415014050543945C0584105404050543D41416001";
defparam rom_dat0_2_0_5.INITVAL_08="0x1546005841194511944519416190540A441158413544501491110101844E19455054D11984511059";
defparam rom_dat0_2_0_5.INITVAL_09="0x190E5164C1180541645116409104561385527016050A414859054D4164911446511442294052543C";
defparam rom_dat0_2_0_5.INITVAL_0A="0x16407154140580501451194451905924452114990540A25016190C71541405841114950549025015";
defparam rom_dat0_2_0_5.INITVAL_0B="0x150541545115414114101441414414144450504407014054611D4451D4161505611499054D029405";
defparam rom_dat0_2_0_5.INITVAL_0C="0x1544511445140FF2A8A5064541447A2B4262B01416CE614005050541507416056014111805011054";
defparam rom_dat0_2_0_5.INITVAL_0D="0x058911585925C04084161645519495108051407B1145B1BC621D0250B4471E06119C651541112448";
defparam rom_dat0_2_0_5.INITVAL_0E="0x05452114462D455114151505839C0B1742814C451DC45040511445405029104541445115055354C4";
defparam rom_dat0_2_0_5.INITVAL_0F="0x1146115405154151C441144541505111454154151D41D0145515445164B4390560589B15055154B5";
defparam rom_dat0_2_0_5.INITVAL_10="0x19075050841541409405100572541416054164451505525C5111413144551086A294200744501445";
defparam rom_dat0_2_0_5.INITVAL_11="0x1D0452085314445210450949215875154471D4452047517467194520541511454154450245524455";
defparam rom_dat0_2_0_5.INITVAL_12="0x14C55320641505B1145A1E0990F4B514451164DD15459160141D0501449D120500D4D50544D14455";
defparam rom_dat0_2_0_5.INITVAL_13="0x1905006055040441141105454144041D0541504515434154D534434154551C410154D41404415026";
defparam rom_dat0_2_0_5.INITVAL_14="0x27CAA250171946A31454154E9198A41646F000C41545101446154EC1400739C55060241409501497";
defparam rom_dat0_2_0_5.INITVAL_15="0x1145C154C718489294A218C6917044148A41545601CFC2945B0405C2A8692D8470DC593046B014C0";
defparam rom_dat0_2_0_5.INITVAL_16="0x144931145D2945515C951944510C7F2A8A50F05509C5E3141815477310F61D0CD364761545D16CF1";
defparam rom_dat0_2_0_5.INITVAL_17="0x250641341415451164151D4492F4653544527C6F11459150552D43519C5415456154D91541111496";
defparam rom_dat0_2_0_5.INITVAL_18="0x00C101745235445154450404524C1410C05334481543314C551584C154D411CE1104331507105055";
defparam rom_dat0_2_0_5.INITVAL_19="0x37454144092A452154441049501469150413505104406050412C48404841238A92C46C0140524450";
defparam rom_dat0_2_0_5.INITVAL_1A="0x1545515451154551545515455154551541A118A515414124A61A002164A515455154661546516459";
defparam rom_dat0_2_0_5.INITVAL_1B="0x1445511415144551141515455154551507515455174551D4A511455154451544110C410545515455";
defparam rom_dat0_2_0_5.INITVAL_1C="0x05444144151044411455140551541515414154510549105455010550505504454144550105511415";
defparam rom_dat0_2_0_5.INITVAL_1D="0x0441515458094051545515495154011585014C45154111145504441134540545D15005178D010405";
defparam rom_dat0_2_0_5.INITVAL_1E="0x1646E108851B4051D0DE1142119064150831FCAA29405054473B88C050561E8AE1A49C058C631011";
defparam rom_dat0_2_0_5.INITVAL_1F="0x1B4552C05514459044411A89105015154151549B2544014441154521545510464144141441508CA5";
defparam rom_dat0_2_0_5.INITVAL_20="0x1505505415154561481D0D46615493194481409A29405054451445535415184581649929C8414401";
defparam rom_dat0_2_0_5.INITVAL_21="0x0CCCC000300FCFF268FF0E0041801514C55014991586710010214592487515454154531485517455";
defparam rom_dat0_2_0_5.INITVAL_22="0x0303F1541A0103003CC4000F503074240C71CCB0000782449616C002800000083268590EC0604064";
defparam rom_dat0_2_0_5.INITVAL_23="0x120243080300C400341003005030E33D40F03C1111010000000B8000EC301C004100910045001C00";
defparam rom_dat0_2_0_5.INITVAL_24="0x1C825044140000504C340341403405390F5140CE10CFA1DC41330D43489C350FD0AC5D0AC6612026";
defparam rom_dat0_2_0_5.INITVAL_25="0x144B020CF0030102D841020211282F3FCCB3BCC20B0FC088033083133456284DD00C0300C2033C23";
defparam rom_dat0_2_0_5.INITVAL_26="0x00005100640184000C333F4242FCF33BCF137CFF320BF3288828CA4208221848E0C80807CFC2CCFE";
defparam rom_dat0_2_0_5.INITVAL_27="0x294B3000000000000000000000000000000004500800800C330CC330CC330CC330CC333FCF00F0FF";
defparam rom_dat0_2_0_5.INITVAL_28="0x3FCFF3FCFF3A8AA2A8AA2A8AA2A8AA25455154551545515455100000000000000000000A8AA2A8AA";
defparam rom_dat0_2_0_5.INITVAL_29="0x3FCFF3FCFF3A8AA2A8AA2A8AA2A8AA25455154551545515455100000000000000000000FCFF3FCFF";
defparam rom_dat0_2_0_5.INITVAL_2A="0x0FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCFF3FCFF";
defparam rom_dat0_2_0_5.INITVAL_2B="0x0FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA254400FCEA25440";
defparam rom_dat0_2_0_5.INITVAL_2C="0x05C1700000000000081C1B8023802C30046000840CCD3000500101D2C0010084333C3C3FCEA25440";
defparam rom_dat0_2_0_5.INITVAL_2D="0x23CF51545531400000000000000000000000000000000000290A4290AC280AC280A0290A01705C17";
defparam rom_dat0_2_0_5.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000000000000020000";
defparam rom_dat0_2_0_5.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_5.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_4 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_4_DO[17:2], rom_dat0[9:8]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[8,0]"  */
;
defparam rom_dat0_2_0_4.DATA_WIDTH="X2";
defparam rom_dat0_2_0_4.OUTREG="BYPASSED";
defparam rom_dat0_2_0_4.RESETMODE="SYNC";
defparam rom_dat0_2_0_4.GSR="ENABLED";
defparam rom_dat0_2_0_4.INITVAL_00="0x0540F294032FC8002CBB320880A8223D4C005041150920A4541541F280FA17C81088220882200000";
defparam rom_dat0_2_0_4.INITVAL_01="0x220020100A04002140D108020030E00086610822194A2078EA0104228C00220AA0844A00080200A8";
defparam rom_dat0_2_0_4.INITVAL_02="0x2A088320C00C80A00C80288803F0022A8800C00020000000B202008000AC208C0000280000800090";
defparam rom_dat0_2_0_4.INITVAL_03="0x220410C822020033285200CE0000052F890230EC394311208A02450168000000C050290640408C2C";
defparam rom_dat0_2_0_4.INITVAL_04="0x00C8D208222541234414010AB16CBA3101111C671E4C73A4401182C3005B018043CCDF0ECD222032";
defparam rom_dat0_2_0_4.INITVAL_05="0x1CC12114A2340C41ACC30F0540146114042150C5084042104408813370860A097084500C4503E850";
defparam rom_dat0_2_0_4.INITVAL_06="0x158CE3B4BB11CA5000C128C18188C33648022095214000C4000202100494010D7214C60246200810";
defparam rom_dat0_2_0_4.INITVAL_07="0x1C49125001130C0218582444C1502510451050DC25040058CC29841050C305410050CC2185C14041";
defparam rom_dat0_2_0_4.INITVAL_08="0x21851050C3228B113CC613C1437064150011B4C2264201143113030388C0014AF06431138C613053";
defparam rom_dat0_2_0_4.INITVAL_09="0x37086120111006416C7214C140044D32064204140509C148070583814C712444C31846140050CC0A";
defparam rom_dat0_2_0_4.INITVAL_0A="0x2DC0A190810500F014A11B8C6130531C4993143B06419100143700A19081050C1114B70943110014";
defparam rom_dat0_2_0_4.INITVAL_0B="0x15054168511941411410144141441414445050400E08906851134C9134163709431437064B114005";
defparam rom_dat0_2_0_4.INITVAL_0C="0x164EF018491C4503E85006CBC3C48D34C212E0882C0A202405060941604C15051014111005011054";
defparam rom_dat0_2_0_4.INITVAL_0D="0x154430B8E41282104CB8164CB27C2B308052C06E014BE3D0F2330140D04437079210CF0BC3B30C44";
defparam rom_dat0_2_0_4.INITVAL_0E="0x0CC7201CC63BC53310063E0642882A08C913C0CF338CF2C0F218C5C05054000BC3C8631705903400";
defparam rom_dat0_2_0_4.INITVAL_0F="0x100E1194012BC1F00CC03CC5C230511185805C160901B018BE3ECEF0EC8C0C0C205C8C330FB22CAE";
defparam rom_dat0_2_0_4.INITVAL_10="0x3B8EF0504C1581C09401100CE2CC303C014064C616059038D3314323C4733147E240102ECC50BCC1";
defparam rom_dat0_2_0_4.INITVAL_11="0x330CC10C523C44601045030F2148CE330C20B8AA004620A88A28CB00140531858164210246C2C050";
defparam rom_dat0_2_0_4.INITVAL_12="0x1004B200E83A0F223C50008323F42B2CCB208CB20A8F11C0143107114C99360000BC3F22CCB3C475";
defparam rom_dat0_2_0_4.INITVAL_13="0x37821040481C40413C111E0B81CC101008D2F0C63B43C088F72C42C188EF2041013C382C0882B002";
defparam rom_dat0_2_0_4.INITVAL_14="0x140FA1008B040A7024841682C2C49E0A08209084310120440230CA11C40A028852E4181C45000442";
defparam rom_dat0_2_0_4.INITVAL_15="0x2003000C023804408CC1044CC3C000000F03FCBE3ACEB01485060543CCEC244ED030BB2208A08811";
defparam rom_dat0_2_0_4.INITVAL_16="0x1C4D0328A20B0F1170D4030CA214503E85006016064012140C144800A0033A046030022A8B402080";
defparam rom_dat0_2_0_4.INITVAL_17="0x3707421014200F32C823328841100C1BC850C406330031F0C001400020F022CBF14033200211143B";
defparam rom_dat0_2_0_4.INITVAL_18="0x1082414CF037CC60588938C7E2B027238C3214401702114441070C8144400040110C002F0020506E";
defparam rom_dat0_2_0_4.INITVAL_19="0x084EC104192501203CC638C0F030C12A0220D0410048C2F023080020880B004682A081044050C084";
defparam rom_dat0_2_0_4.INITVAL_1A="0x3FCBF3E8A125CFD3A8B73E89A3FCDF3FC30330272341010C043008204C8C2DCAC30C443BCCE0C4F3";
defparam rom_dat0_2_0_4.INITVAL_1B="0x2F8FF3ECFF3BCBF3ECFF3ECAA2BCAA2E06F3FCDE184E72A80F21CFB3DC83258C5108D30745626CFE";
defparam rom_dat0_2_0_4.INITVAL_1C="0x158EC3EC2F314401245821056264162589C158E3054B1054DF220380B837080E02E0DF03CEA2F8EA";
defparam rom_dat0_2_0_4.INITVAL_1D="0x0CC2B3FCE81402D0547F3F4AB368023C422090CD0A8322342A0C88402CF408CFB3702F0283411409";
defparam rom_dat0_2_0_4.INITVAL_1E="0x150212484528C062300511411130D8250C4150FA140050646904480050562246B3A0C82288808413";
defparam rom_dat0_2_0_4.INITVAL_1F="0x224502108F3CCF7044451A4400501A254061F05818CC0144412A45219CEE08CDA0CC8C1441606824";
defparam rom_dat0_2_0_4.INITVAL_20="0x2E0BF0FC0E3AC9C3C01133CEC1A43033CC41445E24005058452446623C1928468170F41784414408";
defparam rom_dat0_2_0_4.INITVAL_21="0x1C03E0E0A72B45539C55004800000F3C8EF03CB33B0EC3001003CE30C06435CE815CF01C87F3E8BB";
defparam rom_dat0_2_0_4.INITVAL_22="0x000FC19412230A20A885200250A0442304111C00380071705C040080302C00001164E93204501857";
defparam rom_dat0_2_0_4.INITVAL_23="0x000A73248A22839154160A0800A0BA0D42A0A4CD2C090000C8018000ECB123084008400706908C8D";
defparam rom_dat0_2_0_4.INITVAL_24="0x11415354170882535C373941409404258D520881028AD010012C8142241A050BA0144901466000A6";
defparam rom_dat0_2_0_4.INITVAL_25="0x1D002280820900B034442C0150143430CCD07CC30F0FC0CC0330C3233045048C10280A0283928C11";
defparam rom_dat0_2_0_4.INITVAL_26="0x040090E483260390C8133B431354503D45117C55138D5134EC14CE213C11144CD0440C3545434456";
defparam rom_dat0_2_0_4.INITVAL_27="0x3C86300000000000000000000008AA20455100000000000411044110441104411044162A8A92A4BA";
defparam rom_dat0_2_0_4.INITVAL_28="0x25455100000FCFF3A8AA25455100000FCFF3A8AA25455100000FCFF3A8AA25455100000FCFF3FCFF";
defparam rom_dat0_2_0_4.INITVAL_29="0x30000054551A8AA2FCFF30000054551A8AA2FCFF30000054551A8AA2FCFF30000054551FCFF3A8AA";
defparam rom_dat0_2_0_4.INITVAL_2A="0x10441104411044110441104411044115014050140501405014050140501405014050140A8AA2FCFF";
defparam rom_dat0_2_0_4.INITVAL_2B="0x2F8BE2F8BE2F8BE2F8BE2F8BE2F8BE2ACEB3ACEB3ACEB3ACEB3ACEB3ACEB3ACEB3ACEB3044110441";
defparam rom_dat0_2_0_4.INITVAL_2C="0x05016000000000228CDF1B8923A82C3003604C80080911045100007108FD00078080800F8BE2F8BE";
defparam rom_dat0_2_0_4.INITVAL_2D="0x13CF00000020800000000000000000000000000000000000290A42A05C1705C1405C14054280A42A";
defparam rom_dat0_2_0_4.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000000060000010000";
defparam rom_dat0_2_0_4.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_4.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_3 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_3_DO[17:2], rom_dat0[7:6]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[6,0]"  */
;
defparam rom_dat0_2_0_3.DATA_WIDTH="X2";
defparam rom_dat0_2_0_3.OUTREG="BYPASSED";
defparam rom_dat0_2_0_3.RESETMODE="SYNC";
defparam rom_dat0_2_0_3.GSR="ENABLED";
defparam rom_dat0_2_0_3.INITVAL_00="0x12088220862885A120A00A00000002200971040620402108810004822088220AC000000000000001";
defparam rom_dat0_2_0_3.INITVAL_01="0x0008004065104A4220A01C8490648000C110400400004020810C431028B3070D111804100690A445";
defparam rom_dat0_2_0_3.INITVAL_02="0x04400288B939C413785A100E92A42C1103028C0038C40128E0118A40684806CA90A4562185220CC8";
defparam rom_dat0_2_0_3.INITVAL_03="0x1401C3B00C0005E02028118971D0D018828000002402C0C00000007088C00005B30C022000100863";
defparam rom_dat0_2_0_3.INITVAL_04="0x048B20000000028210C138CAA0A8A22C4CC0888208092088220C4592DC0E2C4C0288A2388AF16C4D";
defparam rom_dat0_2_0_3.INITVAL_05="0x0084F2009E204910580E024020C8040209C0A088130710C4A1230C62A83123C0A23081090082208A";
defparam rom_dat0_2_0_3.INITVAL_06="0x0A4BA0280A0408822CAC1C0C1218900A038000200004709089208001102208CA21E0912080008005";
defparam rom_dat0_2_0_3.INITVAL_07="0x0B8040882C060B00202201019008C00702C104AB08422304AB0200010492308423048B020090142C";
defparam rom_dat0_2_0_3.INITVAL_08="0x02000104922E0A4060B80484122C810882C068B0080800406406061018851C82838044060B806406";
defparam rom_dat0_2_0_3.INITVAL_09="0x22C080800405C09018AC218420B0182C082000411042901C8A328410182E0101A2E010220B0188C0";
defparam rom_dat0_2_0_3.INITVAL_0A="0x1A8C020800104421C824068B8064060B8042406238042088C12AC00208001049C2406A32064088C1";
defparam rom_dat0_2_0_3.INITVAL_0B="0x08C230882C208C30C0CF030C3030C30303030C311800030884068B2068412AC212406238064220B0";
defparam rom_dat0_2_0_3.INITVAL_0C="0x080921C0B20908822088238482B0482382A00000080200807231C0B08C1B0AC283C0CC07C0F0CC23";
defparam rom_dat0_2_0_3.INITVAL_0D="0x0282A0641220000100CD29838028CA0107209C330C84102004260013043100C24148B81886427813";
defparam rom_dat0_2_0_3.INITVAL_0E="0x1980D208B20680A2C0E10AC08000000080029C8222082090AC0088932422090282B00222C2012841";
defparam rom_dat0_2_0_3.INITVAL_0F="0x248BC2087A088CA248B2288293AC2C2C083088C8208EE1E08B2A8B01985932429328A02A4A20485A";
defparam rom_dat0_2_0_3.INITVAL_10="0x2EC8A3249B020E93887824489288E92BC8B0A0B020C221AC862C8E42B82C240220A081388B21E0B8";
defparam rom_dat0_2_0_3.INITVAL_11="0x2448A070242B09832C3206C2E088992A8981203A370862889025887388C82C083088B81E0BB2B822";
defparam rom_dat0_2_0_3.INITVAL_12="0x0540A144992642C260011446602028098A6190263A820024400442400044214A412028060860B820";
defparam rom_dat0_2_0_3.INITVAL_13="0x2200013C0009021040440A4830B842040081A49106869130A819071058A80504100865294390E425";
defparam rom_dat0_2_0_3.INITVAL_14="0x02088288F60004A0E00B220A21202800000004F32086C1202928800290B0000020804F2900824021";
defparam rom_dat0_2_0_3.INITVAL_15="0x14045010510501016014010910141101C81008412A8202080019C29218902A8880A0620000000004";
defparam rom_dat0_2_0_3.INITVAL_16="0x018060C81A14000284222441924808220882BC22118301C863098A42648826419008A92488001CF4";
defparam rom_dat0_2_0_3.INITVAL_17="0x0048126CC92000411860064920681A240F210011048A4224281284A268010500022844200640404C";
defparam rom_dat0_2_0_3.INITVAL_18="0x0BCC1038272A0931881E00882184780241E3E09F2207E0981810C1F210A90783C270441048410413";
defparam rom_dat0_2_0_3.INITVAL_19="0x1900B0B04A0880A028B120852160A02840118C2C130091240215450058021508800000100B21B001";
defparam rom_dat0_2_0_3.INITVAL_1A="0x200A00A8A420000088A00A88A2A88A02868268120E0CB068202A40E000E8020A0000000A0A20A020";
defparam rom_dat0_2_0_3.INITVAL_1B="0x080AA2082A2082A2082A28800028000043A000022982024828240A228816288120B0041000000802";
defparam rom_dat0_2_0_3.INITVAL_1C="0x0248828828240230C020204080804000069020861086410088144400802011400200801608002000";
defparam rom_dat0_2_0_3.INITVAL_1D="0x190022A885020B01A8AA2A862020C608080084981A8622606A18892090830108420C1208001040B0";
defparam rom_dat0_2_0_3.INITVAL_1E="0x0A80201832058F02641A2C84C260A30849008888220B038014208B830C81020A6248000000000046";
defparam rom_dat0_2_0_3.INITVAL_1F="0x00028004CA298AA390100882830CCA080C002481000B30303C2880E000B8008010000B030C130000";
defparam rom_dat0_2_0_3.INITVAL_20="0x0142A0A859280A809000068BA2282506093010020A0B032032030801A8E02308B0842922433030C0";
defparam rom_dat0_2_0_3.INITVAL_21="0x14445154441500005000000451445A35C2A16C0022088244E500010110F90B88900887010280304A";
defparam rom_dat0_2_0_3.INITVAL_22="0x15055114101145515444144151504514405144401545414040144500144000001154551544514414";
defparam rom_dat0_2_0_3.INITVAL_23="0x10044154551544411411154551504505455154550545001044010000441515444154550545405445";
defparam rom_dat0_2_0_3.INITVAL_24="0x14415044151545504415144151445515455054451545115055154151505505055054550545510055";
defparam rom_dat0_2_0_3.INITVAL_25="0x01440004540401405401100551440100400050000140000004100141145505055054150544514455";
defparam rom_dat0_2_0_3.INITVAL_26="0x1B485154551545500005150040000510001154000540001010114100501501405040501400110000";
defparam rom_dat0_2_0_3.INITVAL_27="0x11045100000000000000000000000010000100000000002CBB2CC3B0CC320A8220882E2A8AB2A49E";
defparam rom_dat0_2_0_3.INITVAL_28="0x2503E2503E2046B3046B3046B3046B3ACC11ACC11ACC11ACC11F8940F8940F8940F8940145114455";
defparam rom_dat0_2_0_3.INITVAL_29="0x0F8940F8940ACC11ACC11ACC11ACC11046B3046B3046B3046B3503E2503E2503E2503E2503E2503E";
defparam rom_dat0_2_0_3.INITVAL_2A="0x0DC771DC77174DD374DD32088220882208822088274DD374DD3DC771DC7718822088220F8940F894";
defparam rom_dat0_2_0_3.INITVAL_2B="0x0DC771DC77174DD374DD32088220882208822088274DD374DD3DC771DC7718822088220882208822";
defparam rom_dat0_2_0_3.INITVAL_2C="0x0FC3C3F8A91500114455154511541414455140540045110051010151445500044040400882208822";
defparam rom_dat0_2_0_3.INITVAL_2D="0x13CFA2A8AA314000040000400004000040000400004000042A0A8160F03C0A42B0581500C1705802";
defparam rom_dat0_2_0_3.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000004CC0000010000";
defparam rom_dat0_2_0_3.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_3.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_2 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_2_DO[17:2], rom_dat0[5:4]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[4,0]"  */
;
defparam rom_dat0_2_0_2.DATA_WIDTH="X2";
defparam rom_dat0_2_0_2.OUTREG="BYPASSED";
defparam rom_dat0_2_0_2.RESETMODE="SYNC";
defparam rom_dat0_2_0_2.GSR="ENABLED";
defparam rom_dat0_2_0_2.INITVAL_00="0x2400000009350A321455158AA2A8AB3D06A378691585825457154D000000000092A8AA2A8AA15456";
defparam rom_dat0_2_0_2.INITVAL_01="0x2A8761988A268381D459294962881D298220A899190DA2706609866354261A4A626459290BE1589A";
defparam rom_dat0_2_0_2.INITVAL_02="0x088AA1E462268A62A4A3224963D8582242D1484D248A4290992A45918C861B8F6248A83A4A90D894";
defparam rom_dat0_2_0_2.INITVAL_03="0x2A4692286A2A8A9154D7260EA2A4A72145D2986E384793A8AA2A47A14085150F6278A916C662A496";
defparam rom_dat0_2_0_2.INITVAL_04="0x0BCED2A8AA274863649E258D314C540989B14C531402400000198A22A8791989535C5026C4A2A8AA";
defparam rom_dat0_2_0_2.INITVAL_05="0x1649A0B468168661A0692585C094D91C06A1D06D264A6198FE164991346616853364761647000000";
defparam rom_dat0_2_0_2.INITVAL_06="0x378291149719000008592949602025374E62A8BD2B48A1240216CE92640000814284261546A2F89A";
defparam rom_dat0_2_0_2.INITVAL_07="0x12449000093842A29419264E6170A53A4D9278121484027812294192786B2749027812294461E849";
defparam rom_dat0_2_0_2.INITVAL_08="0x29419278690BC59384250949E04852100093842A2506619C993989A1646A29455250993842509878";
defparam rom_dat0_2_0_2.INITVAL_09="0x048A5064993A8561E04912490024E10A8512649E278D61E855254821E049124E10942400027210AA";
defparam rom_dat0_2_0_2.INITVAL_0A="0x210AA14499278A72945938C25098783244919C84250900009E048AA144992786919C84250990009E";
defparam rom_dat0_2_0_2.INITVAL_0B="0x1785E154F917C9E19C9A1E49E1E49E1E4E72786F368A925459384250949E0485219C842509900027";
defparam rom_dat0_2_0_2.INITVAL_0C="0x31421294281240000000064861E4953E495168AA268B62E4A526846158621785F29C993A87A1985E";
defparam rom_dat0_2_0_2.INITVAL_0D="0x1400309825128A926C9A0E063374851A8A51E86E194B607C5A188B6258660587829C65214991A466";
defparam rom_dat0_2_0_2.INITVAL_0E="0x2645A19C61190D93889215826258AA2A0B90E8653B8E72E84B12C72248400248E12C4B1C8F52D0A6";
defparam rom_dat0_2_0_2.INITVAL_0F="0x0A42917CA51548C1AC2832C522584909C72250BD3908929456134E5264A625836244563D835394A5";
defparam rom_dat0_2_0_2.INITVAL_10="0x08824248621FC82250A50A8221208212852254271C8F52D8090908A12038090400001A224242B025";
defparam rom_dat0_2_0_2.INITVAL_11="0x0982F0A44A1242F2886528849124220D4E2290E32A4280E0E61A07A250A509C723D4E02942212449";
defparam rom_dat0_2_0_2.INITVAL_12="0x3A8672986619849184F62989935475124492644924C45358B209859320991687A2B093280E9124D7";
defparam rom_dat0_2_0_2.INITVAL_13="0x148A92685A12406190992D84616090198A12486E09CA62E494264A63A03D1A49A19C9A0E8661989A";
defparam rom_dat0_2_0_2.INITVAL_14="0x04000000AA15C951945615455254562A8AA298A60448A24406150A90E42A2A8612E49A1241009056";
defparam rom_dat0_2_0_2.INITVAL_15="0x2949A164A61A4E52906B1ECE616866168460D09615455154552685612462154672DC902A8AA2A899";
defparam rom_dat0_2_0_2.INITVAL_16="0x0644B094A7294573F841198661904000000068532EC6D2949616449098650986E1544619455168A9";
defparam rom_dat0_2_0_2.INITVAL_17="0x118521989615C7B2649D3986D3BC6F194A525CE6194590D85527C95194563A455014991549919499";
defparam rom_dat0_2_0_2.INITVAL_18="0x128A61E41A2506E2502B360F5258A51886B2946A134A9164652586A164563AC691A4992585A25866";
defparam rom_dat0_2_0_2.INITVAL_19="0x2645E16491000133FC661ACAD2BCFD3586A278592E4AE2D8EB2B8A62A4EB2A4552A8A924425264A6";
defparam rom_dat0_2_0_2.INITVAL_1A="0x354F51D45B3FC573547F1D47D174FD17CBF3946519C9619CFF1D8AB354B51FCF73F4F5174751F4FF";
defparam rom_dat0_2_0_2.INITVAL_1B="0x3D0353D0353D0353D03533435334353486D0D4D13ECDD1B4753B4531D42B1DC64028592FCD715C57";
defparam rom_dat0_2_0_2.INITVAL_1C="0x1D8221E087394C21A4D5398771D49F1D49E1DC5B274992FC5D2A88A258BD2A82A168F72B4353D035";
defparam rom_dat0_2_0_2.INITVAL_1D="0x264B51FC5A100252CC573D49517C891546A2D8E52349B1948D26C64024720A47917825168B619429";
defparam rom_dat0_2_0_2.INITVAL_1E="0x37469264651ACA508865094991B8D2258641000000027254EB1546C2785E1D4780945A2A8AA2A499";
defparam rom_dat0_2_0_2.INITVAL_1F="0x2A4D529890020D7264E530000278BF3DC86378560A4E21E4EB3FC781B4E62A44A264AE1E49E26896";
defparam rom_dat0_2_0_2.INITVAL_20="0x1F894230A207CCE1E8B8094211FC3A190E61E41000027254E51E45D27C951645617876158661E4AA";
defparam rom_dat0_2_0_2.INITVAL_21="0x248EA26C6A288FE184FE0F8AA308A73E8332DC983B8EE3A88B2B4E3234E23744E3C0FA128171E0B4";
defparam rom_dat0_2_0_2.INITVAL_22="0x180BA3842F02CCE3C8BF2ECA63C0AB32C8A2A0882BCEE3E8EB2E8183B06A2A8C33203A2E8092E8BE";
defparam rom_dat0_2_0_2.INITVAL_23="0x2B8BE2E0BC2F0BF3E83B3CCAB3C0EF2ACF33C8673E8EB2E83F3C8EF278AA0AC483A8CE0F8AA3308B";
defparam rom_dat0_2_0_2.INITVAL_24="0x2A02A2E43A3A4BA2E02B2A43A3A4BA2E82B2BC0A2F0AA278AE2D8BA2A0EE2E0AA2E8AA2E8BF2B8BF";
defparam rom_dat0_2_0_2.INITVAL_25="0x3A8A33FCA60ACEE2A8BE3A06B3EC9D2A4A7258A9074AA244A61A42A0286C2E82B0F03C0F0673A8EE";
defparam rom_dat0_2_0_2.INITVAL_26="0x380B515455140000882A280DB1BCF607CE23A0BF3B8BF22C540146A04402210410A04426CFE0FCFB";
defparam rom_dat0_2_0_2.INITVAL_27="0x1E8A5000000000000000000000900005000050151A8AA2082104410000031CC320886A2A8A82A0AA";
defparam rom_dat0_2_0_2.INITVAL_28="0x1208822088274DD374DD38822088220DC771DC771208822088274DD374DD38822088220941D16451";
defparam rom_dat0_2_0_2.INITVAL_29="0x1208822088274DD374DD38822088220DC771DC771208822088274DD374DD38822088220DC771DC77";
defparam rom_dat0_2_0_2.INITVAL_2A="0x318D32E42C1B07904C86318D32E42C1E42C118D324C863B0790E42C118D324C863B0790DC771DC77";
defparam rom_dat0_2_0_2.INITVAL_2B="0x1B07904C86318D32E42C1B07904C8634C863B0790E42C118D324C863B0790E42C118D32B07904C86";
defparam rom_dat0_2_0_2.INITVAL_2C="0x0E81124C9324C91140820ACFA2F8AB3ECA23A8BA08892128C22283A3ECEA0ACEA2A8A8218D32E42C";
defparam rom_dat0_2_0_2.INITVAL_2D="0x03CFA2A8A813000000000000000000000000000000000000170082A0EC100E8100EC120A02B00C10";
defparam rom_dat0_2_0_2.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000008C80000000000";
defparam rom_dat0_2_0_2.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_2.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_1 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_1_DO[17:2], rom_dat0[3:2]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[2,0]"  */
;
defparam rom_dat0_2_0_1.DATA_WIDTH="X2";
defparam rom_dat0_2_0_1.OUTREG="BYPASSED";
defparam rom_dat0_2_0_1.RESETMODE="SYNC";
defparam rom_dat0_2_0_1.GSR="ENABLED";
defparam rom_dat0_2_0_1.INITVAL_00="0x1000000000000000000000000000011401F01C0011C000104404400000000000C000000000000003";
defparam rom_dat0_2_0_1.INITVAL_01="0x000000C0003000004000300C300000000000C000000000000000C00000000C000030003000000000";
defparam rom_dat0_2_0_1.INITVAL_02="0x00C0000003030C0000000000000C000000000000000C030000300000000000003000000003000000";
defparam rom_dat0_2_0_1.INITVAL_03="0x0C03C0000C0000C00041000030F0F100004000041001C1C0000001F000F000C0331C0000401000C0";
defparam rom_dat0_2_0_1.INITVAL_04="0x014740000001000130C730C00000000CCCC0000000010000000C0030FC100C0C0000000000C0CCCC";
defparam rom_dat0_2_0_1.INITVAL_05="0x000400000000C310000000C040C04C0400C00004330F30CC00000C00003000C00130100301000000";
defparam rom_dat0_2_0_1.INITVAL_06="0x1100000001040000000C000C00003011070000140107D010000044031000004000C0300000005007";
defparam rom_dat0_2_0_1.INITVAL_07="0x030040000C100300000003043010C01F04C31003004003100300000310313104031003000030440C";
defparam rom_dat0_2_0_1.INITVAL_08="0x00000310300000C10030000C400C010000C10030000000C40C1C0C303000000003000C1003000C10";
defparam rom_dat0_2_0_1.INITVAL_09="0x00C000000C13C030400C00040030400C000000C431C4304000300030400C030400C01000031000C0";
defparam rom_dat0_2_0_1.INITVAL_0A="0x000C000000310413C00C1003000C10030000C40030040000C400C00000003103C0C40030004000C4";
defparam rom_dat0_2_0_1.INITVAL_0B="0x01C070005C014C70C4CF070C7070C70707131C34000003000C10030000C400C000C4003000400031";
defparam rom_dat0_2_0_1.INITVAL_0C="0x000000C03001000000000000007000140000000000010040F030C0300C0301C053C4CC13C1F0CC07";
defparam rom_dat0_2_0_1.INITVAL_0D="0x000010000000000300000000000000030F007C000C0000100C000000003000C1000400000C00C033";
defparam rom_dat0_2_0_1.INITVAL_0E="0x0000000030000001C0C000C00000000001005000110410700C0001330400000040300004C0000003";
defparam rom_dat0_2_0_1.INITVAL_0F="0x0C00C014F000000000300000300C0C0C013000C0000003C000000400000300C00300001040010000";
defparam rom_dat0_2_0_1.INITVAL_10="0x0000030C3304003300F00C0000000300C030003004C000000C0C00C0300004000000030003030030";
defparam rom_dat0_2_0_1.INITVAL_11="0x000010F00C0303000C300000C0000000040000410F000040400001C300C00C013000003C00003000";
defparam rom_dat0_2_0_1.INITVAL_12="0x010010CC0300C000C000000000000000000000000000010440000040000000C1C310010004003001";
defparam rom_dat0_2_0_1.INITVAL_13="0x0000030400010010004C00000010400000000C10000C100000010C100000010410040305C0300400";
defparam rom_dat0_2_0_1.INITVAL_14="0x0000000000000000C00300000000000000000C100000410000000000503000000040C10100000000";
defparam rom_dat0_2_0_1.INITVAL_15="0x0C00300030030300000C0300000C3303001000000000000000304000000000001044000000000004";
defparam rom_dat0_2_0_1.INITVAL_16="0x0300C0C00000000000000000004000000000040030000040C30000000C0000C3000000000000000C";
defparam rom_dat0_2_0_1.INITVAL_17="0x00C030C0430001D000C0100300000000010000000000000000004000000000000000000000C0C000";
defparam rom_dat0_2_0_1.INITVAL_18="0x030C100004000100001000000000400003004031000C40300000031000030C0040C0CC00C0C30C00";
defparam rom_dat0_2_0_1.INITVAL_19="0x00003030400000000030000000C00000C0000C0C3300000C00000300300000000000001003003001";
defparam rom_dat0_2_0_1.INITVAL_1A="0x000000000400000000000000000040004C00C000000C30C00000C000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_1B="0x000000000000000000000000000000004000000004000000001C00000010004100300C1000000000";
defparam rom_dat0_2_0_1.INITVAL_1C="0x04000040011C0430C04000C10000C4000070400131004100040C4000001031000000411C00000000";
defparam rom_dat0_2_0_1.INITVAL_1D="0x3300000001000000000000000014F00000004070000C00C00030010000133001001CC00001104030";
defparam rom_dat0_2_0_1.INITVAL_1E="0x100000303000010000000C0CC0000300C100000000031300410003731C040401000000000000004C";
defparam rom_dat0_2_0_1.INITVAL_1F="0x0004000C0003000330701000031CC0004C0110000007F0707C0001C010400000000007070C430000";
defparam rom_dat0_2_0_1.INITVAL_20="0x04C0000040014440700000000054140007305000000313007007004000C0030030101000033070C0";
defparam rom_dat0_2_0_1.INITVAL_21="0x364033303818CFC2F8FF2804D144C00101110000110441C40C000410000010005000540300004010";
defparam rom_dat0_2_0_1.INITVAL_22="0x1901913030034211287308023120CC1906F3886C3D854140801080020007010210F46E1140D10C10";
defparam rom_dat0_2_0_1.INITVAL_23="0x3C06435452148F30CC01120701204103849124B9314700100800000028370640805466004B001001";
defparam rom_dat0_2_0_1.INITVAL_24="0x38C3C0000C0545C0000C0C41D0C44F3300D0D083048C30A0531A41E1387103045310FF310E93C069";
defparam rom_dat0_2_0_1.INITVAL_25="0x22842114E00002802C02200B4004233FC080F0C22BCE00A80C3083C00C330303004812048C804019";
defparam rom_dat0_2_0_1.INITVAL_26="0x364AA2A8AA2BCFF04415308EA2FCFB0BCFB1FCFF3DC3F398882A083288100A0812488827CFF03CFD";
defparam rom_dat0_2_0_1.INITVAL_27="0x2C8E80000000000000000000000000000000044000008024472B4070844F094031B40C0000B20418";
defparam rom_dat0_2_0_1.INITVAL_28="0x1A8BF300151A8BF300151A8BF300151FCEA254400FCEA254400FCEA254400FCEA254400686A2A8AE";
defparam rom_dat0_2_0_1.INITVAL_29="0x300151A8BF300151A8BF300151A8BF354400FCEA254400FCEA254400FCEA254400FCEA2A8BF30015";
defparam rom_dat0_2_0_1.INITVAL_2A="0x3B4072B407248F8148F811CAD01CAD0E0523E0523B4072B407248F8148F811CAD01CAD000151A8BF";
defparam rom_dat0_2_0_1.INITVAL_2B="0x3B4072B407248F8148F811CAD01CAD0E0523E0523B4072B407248F8148F811CAD01CAD0E0523E052";
defparam rom_dat0_2_0_1.INITVAL_2C="0x0480900000000033CC7935011104160001D04C482804301031020072000700099194941E0523E052";
defparam rom_dat0_2_0_1.INITVAL_2D="0x03CF00000021400000000000000000000000000000000000340D03201C0401406018070DC3408C0F";
defparam rom_dat0_2_0_1.INITVAL_2E="0x00000000000000000000000000000000000000000000000000000000000000000008050000000000";
defparam rom_dat0_2_0_1.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_1.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1545
  SP16K rom_dat0_2_0_0 (
	.DI({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.AD({builder_array_muxed0[12:4], N_103, builder_array_muxed0[2:0], GND_0}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(GND_0),
	.CS({VCC, VCC, VCC}),
	.RST(GND_0),
	.DO({rom_dat0_2_0_0_DO[17:2], rom_dat0[1:0]})
)
/* synthesis ECO_MEM_TYPE="BLOCK_RAM" ECO_MEM_ID="rom_dat0_2[31:0]" ECO_MEM_SIZE="[32,13]" ECO_MEM_BLOCK_SIZE="[2,13]" ECO_MEM_BLOCK_POS="[0,0]"  */
;
defparam rom_dat0_2_0_0.DATA_WIDTH="X2";
defparam rom_dat0_2_0_0.OUTREG="BYPASSED";
defparam rom_dat0_2_0_0.RESETMODE="SYNC";
defparam rom_dat0_2_0_0.GSR="ENABLED";
defparam rom_dat0_2_0_0.INITVAL_00="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_01="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_02="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_03="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_04="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_05="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_06="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_07="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_08="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_09="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_0A="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_0B="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_0C="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_0D="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_0E="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_0F="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_10="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_11="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_12="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_13="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_14="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_15="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_16="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_17="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_18="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_19="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_1A="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_1B="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_1C="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_1D="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_1E="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_1F="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_20="0x3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_21="0x1240B3FC24264543CC55200CF14CFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF3FCFF";
defparam rom_dat0_2_0_0.INITVAL_22="0x1205210C023209C0906830C1C0900305C6B044641C05030000104F003CC601021270EF0C4CC38C0C";
defparam rom_dat0_2_0_0.INITVAL_23="0x2002011009024882342109C270904C0D825094ED0C4D0020C0010000A4141500036411030342DCC4";
defparam rom_dat0_2_0_0.INITVAL_24="0x040070882531C7708C371C0043C036394F508844124501E00D130041F80C090760EC6D0EC4020000";
defparam rom_dat0_2_0_0.INITVAL_25="0x104421B4DC0480405C20100C6284333FC0C0F0C32CCC00EC0C30C1422CB8090B7024090244E308F5";
defparam rom_dat0_2_0_0.INITVAL_26="0x0000F3FCFF3FCFF04412278B73545F3D45B1785514415188FC378D11FC32078CB204FC1945535457";
defparam rom_dat0_2_0_0.INITVAL_27="0x0180030000000000000000000008AA204551000000000000C4130441208801048220000000000000";
defparam rom_dat0_2_0_0.INITVAL_28="0x34C9324C932B06C1B06C1E4390E439018C6318C634C9324C932B06C1B06C1E4390E4390000000000";
defparam rom_dat0_2_0_0.INITVAL_29="0x34C9324C932B06C1B06C1E4390E439018C6318C634C9324C932B06C1B06C1E4390E439018C6318C6";
defparam rom_dat0_2_0_0.INITVAL_2A="0x074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62018C6318C6";
defparam rom_dat0_2_0_0.INITVAL_2B="0x074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62074C82DC62";
defparam rom_dat0_2_0_0.INITVAL_2C="0x00000000000000000C5D10C800E0022C05434C34244732101101036008D50001515454174C82DC62";
defparam rom_dat0_2_0_0.INITVAL_2D="0x37CF0000000000000C0000C0000C0000C0000C0000C0000C40100402008020080200802000000000";
defparam rom_dat0_2_0_0.INITVAL_2E="0x0000000000000000000000000000000000000000000000000000000000000000000C000000030000";
defparam rom_dat0_2_0_0.INITVAL_2F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_30="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_31="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_32="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_33="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_34="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_35="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_36="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_37="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_38="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_39="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_3A="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_3B="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_3C="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_3D="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_3E="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam rom_dat0_2_0_0.INITVAL_3F="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
// @48:1609
(* ECC_BYTE_SEL="BYTE_EN" *)  SP512K SP512K (
	.DI(builder_array_muxed1[31:0]),
	.AD({builder_array_muxed0[13:4], N_103, builder_array_muxed0[2:0]}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(main_wren0),
	.CS(main_cs06),
	.RSTOUT(GND_0),
	.CEOUT(GND_0),
	.BYTEEN_N(builder_array_muxed2_i[3:0]),
	.DO(main_dataout0[31:0]),
	.ERRDECA(SP512K_ERRDECA[1:0]),
	.ERRDECB(SP512K_ERRDECB[1:0])
);
defparam SP512K.ECC_BYTE_SEL="BYTE_EN";
// @48:1624
(* ECC_BYTE_SEL="BYTE_EN" *)  SP512K SP512K_1 (
	.DI(builder_array_muxed1[31:0]),
	.AD({builder_array_muxed0[13:4], N_103, builder_array_muxed0[2:0]}),
	.CLK(sys_clk[0]),
	.CE(VCC),
	.WE(main_wren1),
	.CS(N_1209_i),
	.RSTOUT(GND_0),
	.CEOUT(GND_0),
	.BYTEEN_N(builder_array_muxed2_i[3:0]),
	.DO(main_dataout1[31:0]),
	.ERRDECA(SP512K_1_ERRDECA[1:0]),
	.ERRDECB(SP512K_1_ERRDECB[1:0])
);
defparam SP512K_1.ECC_BYTE_SEL="BYTE_EN";
// @48:1714
  FD1P3BX FD1P3BX (
	.D(GND_0),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(gsrn_c_i),
	.Q(builder_rst10)
);
// @48:1722
  FD1P3BX FD1P3BX_1 (
	.D(builder_rst10),
	.SP(VCC),
	.CK(main_crg_clkout),
	.PD(gsrn_c_i),
	.Q(por_rst)
);
// @48:1730
  FD1P3BX FD1P3BX_2 (
	.D(GND_0),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(un2_main_crg_por_done_1),
	.Q(builder_rst11)
);
// @48:1738
  FD1P3BX FD1P3BX_3 (
	.D(builder_rst11),
	.SP(VCC),
	.CK(sys_clk[0]),
	.PD(un2_main_crg_por_done_1),
	.Q(sys_rst)
);
// @48:1674
  PLL PLL_0 (
	.INTFBKOP(INTFBKOP),
	.INTFBKOS(INTFBKOS),
	.INTFBKOS2(INTFBKOS2),
	.INTFBKOS3(INTFBKOS3),
	.INTFBKOS4(INTFBKOS4),
	.INTFBKOS5(INTFBKOS5),
	.DIR(GND_0),
	.DIRSEL({GND_0, GND_0, GND_0}),
	.LOADREG(GND_0),
	.DYNROTATE(GND_0),
	.LMMICLK(GND_0),
	.LMMIRESET_N(GND_0),
	.LMMIREQUEST(GND_0),
	.LMMIWRRD_N(GND_0),
	.LMMIOFFSET({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.LMMIWDATA({GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0, GND_0}),
	.LMMIRDATA(LMMIRDATA[7:0]),
	.LMMIRDATAVALID(LMMIRDATAVALID),
	.LMMIREADY(LMMIREADY),
	.PLLPOWERDOWN_N(GND_0),
	.REFCK(main_crg_clkout),
	.CLKOP(sys_clk[0]),
	.CLKOS(CLKOS),
	.CLKOS2(CLKOS2),
	.CLKOS3(CLKOS3),
	.CLKOS4(CLKOS4),
	.CLKOS5(builder_basesoc_clkfb),
	.ENCLKOP(GND_0),
	.ENCLKOS(GND_0),
	.ENCLKOS2(GND_0),
	.ENCLKOS3(GND_0),
	.ENCLKOS4(GND_0),
	.ENCLKOS5(GND_0),
	.FBKCK(builder_basesoc_clkfb),
	.INTLOCK(INTLOCK),
	.LEGACY(GND_0),
	.LEGRDYN(LEGRDYN),
	.LOCK(main_crg_locked),
	.PFDDN(PFDDN),
	.PFDUP(PFDUP),
	.PLLRESET(GND_0),
	.STDBY(GND_0),
	.REFMUXCK(REFMUXCK),
	.REGQA(REGQA),
	.REGQB(REGQB),
	.REGQB1(REGQB1),
	.CLKOUTDL(CLKOUTDL),
	.ROTDEL(GND_0),
	.DIRDEL(GND_0),
	.ROTDELP1(GND_0),
	.GRAYTEST({GND_0, GND_0, GND_0, GND_0, GND_0}),
	.BINTEST({GND_0, GND_0}),
	.DIRDELP1(GND_0),
	.GRAYACT({GND_0, GND_0, GND_0, GND_0, GND_0}),
	.BINACT({GND_0, GND_0})
);
defparam PLL_0.BW_CTL_BIAS = "0b1111";
defparam PLL_0.CRIPPLE = "3P";
defparam PLL_0.CSET = "8P";
defparam PLL_0.DELA = "10";
defparam PLL_0.DELF = "32";
defparam PLL_0.DIVA = "10";
defparam PLL_0.DIVF = "32";
defparam PLL_0.ENCLK_CLKOP = "ENABLED";
defparam PLL_0.ENCLK_CLKOS5 = "ENABLED";
defparam PLL_0.V2I_1V_EN = "ENABLED";
defparam PLL_0.FBK_INTEGER_MODE = "ENABLED";
defparam PLL_0.FBK_MASK = "0b00000000";
defparam PLL_0.FBK_MMD_DIG = "1";
defparam PLL_0.IPI_CMP = "0b1100";
defparam PLL_0.IPI_CMPN = "0b0011";
defparam PLL_0.IPP_CTRL = "0b0110";
defparam PLL_0.IPP_SEL = "0b1111";
defparam PLL_0.KP_VCO = "0b00011";
defparam PLL_0.PHIA = "0";
defparam PLL_0.PLLPD_N = "USED";
defparam PLL_0.PLLRESET_ENA = "ENABLED";
defparam PLL_0.REF_INTEGER_MODE = "ENABLED";
defparam PLL_0.REF_MMD_DIG = "1";
defparam PLL_0.V2I_KVCO_SEL = "60";
defparam PLL_0.V2I_PP_ICTRL = "0b11111";
defparam PLL_0.V2I_PP_RES = "10K";
defparam PLL_0.CLKMUX_FB = "CMUX_CLKOS5";
defparam PLL_0.SEL_FBK = "FBKCLK5";
// @48:1640
  OSCA OSCA (
	.HFOUTEN(VCC),
	.HFSDSCEN(GND_0),
	.HFCLKOUT(main_crg_clkout),
	.LFCLKOUT(LFCLKOUT),
	.HFCLKCFG(HFCLKCFG),
	.HFSDCOUT(HFSDCOUT)
);
defparam OSCA.HF_CLK_DIV = "17";
defparam OSCA.HF_OSC_EN = "ENABLED";
// @48:1683
  VexRiscv VexRiscv (
	.un1_main_basesoc_uart_tx_fifo_level0_0_d0(un1_main_basesoc_uart_tx_fifo_level0[0]),
	.dsp_join_kb_0(dsp_join_kb_0[30:0]),
	.builder_csr_bankarray_interface3_bank_bus_dat_r_11(builder_csr_bankarray_interface3_bank_bus_dat_r_11[1:0]),
	.main_basesoc_timer_value_status(main_basesoc_timer_value_status[31:0]),
	.builder_csr_bankarray_interface2_bank_bus_dat_r_11(builder_csr_bankarray_interface2_bank_bus_dat_r_11[31:0]),
	.storage_1_dat1(storage_1_dat1[1:0]),
	.main_basesoc_uart_enable_storage(main_basesoc_uart_enable_storage[1:0]),
	.N_443_0(N_443[0]),
	.builder_csr_bankarray_dat_r({builder_csr_bankarray_dat_r[7:6], N_22656, builder_csr_bankarray_dat_r[4:1]}),
	.builder_slave_sel_r_r_0_a2_0(builder_slave_sel_r_r_0_a2[1]),
	.dsp_join_kb(dsp_join_kb[30:0]),
	.main_basesoc_timer_value_7(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7 [31:1]),
	.builder_count_r_3(builder_count_r[15]),
	.builder_count_r_0(builder_count_r[12]),
	.builder_slave_sel_2_0(builder_slave_sel_2[0]),
	.builder_basesoc_adr(builder_basesoc_adr[5:0]),
	.N_792_0(N_792[0]),
	.main_basesoc_timer_reload_storage(main_basesoc_timer_reload_storage[31:0]),
	.builder_slave_sel_r(builder_slave_sel_r[2:0]),
	.un1_main_basesoc_serial_tx_rs232phytx_next_value112_i_0(un1_main_basesoc_serial_tx_rs232phytx_next_value112_i[0]),
	.main_basesoc_rx_data(main_basesoc_rx_data[7:0]),
	.main_basesoc_rx_source_payload_data(main_basesoc_rx_source_payload_data[7:0]),
	.rom_dat0(rom_dat0[31:0]),
	.builder_array_muxed0({builder_array_muxed0[13:4], N_22657, builder_array_muxed0[2:0]}),
	.main_basesoc_rx_count(main_basesoc_rx_count[3:1]),
	.main_basesoc_tx_count(main_basesoc_tx_count[3:1]),
	.main_dataout0(main_dataout0[31:0]),
	.main_dataout1(main_dataout1[31:0]),
	.builder_csr_bankarray_interface0_bank_bus_dat_r({builder_csr_bankarray_interface0_bank_bus_dat_r[31:2], N_22658, builder_csr_bankarray_interface0_bank_bus_dat_r[0]}),
	.builder_csr_bankarray_interface1_bank_bus_dat_r(builder_csr_bankarray_interface1_bank_bus_dat_r[13:0]),
	.un1_main_basesoc_bus_errors_1_0(un1_main_basesoc_bus_errors_1_0[31:0]),
	.main_basesoc_tx_data(main_basesoc_tx_data[7:0]),
	.main_chaser(main_chaser[13:0]),
	.main_storage(main_storage[13:0]),
	.main_basesoc_rx_count_rs232phyrx_next_value0(main_basesoc_rx_count_rs232phyrx_next_value0[3:1]),
	.main_basesoc_uart_pending_r(main_basesoc_uart_pending_r[1:0]),
	.main_basesoc_tx_count_rs232phytx_next_value0(main_basesoc_tx_count_rs232phytx_next_value0[3:1]),
	.builder_array_muxed1(builder_array_muxed1[31:0]),
	.storage_dat1(storage_dat1[7:0]),
	.main_basesoc_tx_data_rs232phytx_next_value2(main_basesoc_tx_data_rs232phytx_next_value2[7:0]),
	.un1_main_basesoc_uart_rx_fifo_level0_0(un1_main_basesoc_uart_rx_fifo_level0_0[4:1]),
	.builder_csr_bankarray_interface2_bank_bus_dat_r(builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]),
	.builder_csr_bankarray_interface3_bank_bus_dat_r(builder_csr_bankarray_interface3_bank_bus_dat_r[7:0]),
	.un1_main_basesoc_uart_tx_fifo_level0_0(un1_main_basesoc_uart_tx_fifo_level0_0[4:1]),
	.dsp_join_kb_25(dsp_join_kb_25[19:1]),
	.main_basesoc_timer_value_7_1(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_1 [31:1]),
	.main_basesoc_scratch_storage(main_basesoc_scratch_storage[31:0]),
	.builder_csr_bankarray_interface0_bank_bus_dat_r_6({builder_csr_bankarray_interface0_bank_bus_dat_r_6[31:2], N_22659, builder_csr_bankarray_interface0_bank_bus_dat_r_6[0]}),
	.builder_count_1_2_13(builder_count_1_2[19]),
	.builder_count_1_2_12(builder_count_1_2[18]),
	.builder_count_1_2_11(builder_count_1_2[17]),
	.builder_count_1_2_10(builder_count_1_2[16]),
	.builder_count_1_2_8(builder_count_1_2[14]),
	.builder_count_1_2_3(builder_count_1_2[9]),
	.builder_count_1_2_0(builder_count_1_2[6]),
	.main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3_0(main_basesoc_uart_tx_fifo_level0_0_mod_RNIG0F3[0]),
	.builder_array_muxed2_i(builder_array_muxed2_i[3:0]),
	.sys_clk_0(sys_clk[0]),
	.main_basesoc_reset_storage(main_basesoc_reset_storage[1:0]),
	.builder_basesoc_rs232phyrx_state(builder_basesoc_rs232phyrx_state),
	.main_basesoc_rx_rx_d(main_basesoc_rx_rx_d),
	.builder_regs1(builder_regs1),
	.N_110(N_110),
	.main_basesoc_uart_tx_fifo_readable(main_basesoc_uart_tx_fifo_readable),
	.N_148(N_148),
	.builder_csr_bankarray_sel_r(builder_csr_bankarray_sel_r),
	.main_basesoc_uart_tx_pending(main_basesoc_uart_tx_pending),
	.main_basesoc_uart_tx_trigger_d(main_basesoc_uart_tx_trigger_d),
	.N_100(N_100),
	.main_basesoc_timer_zero_trigger_d(main_basesoc_timer_zero_trigger_d),
	.N_136(N_136),
	.main_basesoc_uart_rx_fifo_readable(main_basesoc_uart_rx_fifo_readable),
	.N_92(N_92),
	.main_basesoc_uart_rx_pending(main_basesoc_uart_rx_pending),
	.main_basesoc_uart_rx_trigger_d(main_basesoc_uart_rx_trigger_d),
	.N_20(N_20),
	.builder_grant_rep1(builder_grant_rep1),
	.main_cs06(main_cs06),
	.N_1209_i(N_1209_i),
	.builder_csr_bankarray_csrbank1_out0_re(builder_csr_bankarray_csrbank1_out0_re),
	.main_storage_0_sqmuxa(main_storage_0_sqmuxa),
	.builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i(builder_csr_bankarray_interface1_bank_bus_dat_r_0_sqmuxa_i),
	.builder_csr_bankarray_csrbank3_ev_enable0_re(builder_csr_bankarray_csrbank3_ev_enable0_re),
	.dsp_split_kb_1(dsp_split_kb_1),
	.builder_csr_bankarray_csrbank2_reload0_re(builder_csr_bankarray_csrbank2_reload0_re),
	.builder_wait(builder_wait),
	.N_152_i(N_152_i),
	.m71(m71),
	.builder_csr_bankarray_sel_r_r_0_a2(builder_csr_bankarray_sel_r_r_0_a2),
	.main_bus_ack(main_bus_ack),
	.main_bus_ack_r_0_a2(main_bus_ack_r_0_a2),
	.builder_basesoc_next_state_1_sqmuxa_1(builder_basesoc_next_state_1_sqmuxa_1),
	.builder_count_1_cry_15_0_S0(builder_count_1_cry_15_0_S0),
	.builder_count_1_cry_11_0_S1(builder_count_1_cry_11_0_S1),
	.main_basesoc_ram_bus_ack(main_basesoc_ram_bus_ack),
	.main_basesoc_ram_bus_ack_r(main_basesoc_ram_bus_ack_r),
	.main_wren1(main_wren1),
	.main_basesoc_timer_value_7_0_0(\VexRiscv.IBusCachedPlugin_cache.main_basesoc_timer_value_7_0_0 ),
	.main_wren0(main_wren0),
	.main_basesoc_bus_errors_0_sqmuxa(main_basesoc_bus_errors_0_sqmuxa),
	.N_1210_i(N_1210_i),
	.builder_basesoc_rs232phytx_state(builder_basesoc_rs232phytx_state),
	.main_basesoc_uart_rx_fifo_wrport_we(main_basesoc_uart_rx_fifo_wrport_we),
	.main_basesoc_uart_rx_fifo_syncfifo_re(main_basesoc_uart_rx_fifo_syncfifo_re),
	.un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i(un3_main_basesoc_uart_tx_fifo_syncfifo_writable_i),
	.CO0(CO0),
	.CO0_0(CO0_0),
	.un1_main_basesoc_uart_rx_fifo_level0(un1_main_basesoc_uart_rx_fifo_level0_scalar),
	.main_basesoc_rx_tick(main_basesoc_rx_tick),
	.main_basesoc_tx_tick(main_basesoc_tx_tick),
	.serial_tx_4(serial_tx_4),
	.main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i(main_basesoc_serial_tx_rs232phytx_next_value1_1_sqmuxa_i),
	.builder_count_1(builder_count_1),
	.main_basesoc_tx_data_rs232phytx_next_value_ce2_1(main_basesoc_tx_data_rs232phytx_next_value_ce2_1),
	.main_mode(main_mode),
	.user_led0_c(user_led0_c),
	.user_led1_c(user_led1_c),
	.user_led2_c(user_led2_c),
	.user_led3_c(user_led3_c),
	.user_led4_c(user_led4_c),
	.user_led5_c(user_led5_c),
	.user_led6_c(user_led6_c),
	.user_led7_c(user_led7_c),
	.user_led8_c(user_led8_c),
	.user_led9_c(user_led9_c),
	.user_led10_c(user_led10_c),
	.user_led11_c(user_led11_c),
	.user_led12_c(user_led12_c),
	.user_led13_c(user_led13_c),
	.builder_grant_fast(builder_grant_fast),
	.main_basesoc_uart_pending_re(main_basesoc_uart_pending_re),
	.main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa(main_basesoc_rx_data_rs232phyrx_next_value1_0_sqmuxa),
	.main_basesoc_rx_count_rs232phyrx_next_value_ce0(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
	.main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa(main_basesoc_tx_data_rs232phytx_next_value2_0_sqmuxa),
	.main_basesoc_timer_pending_r(main_basesoc_timer_pending_r),
	.main_basesoc_timer_pending_re(main_basesoc_timer_pending_re),
	.un5_main_basesoc_tx_phase_cry_31(un5_main_basesoc_tx_phase_cry_31),
	.main_basesoc_tx_tick_0(main_basesoc_tx_tick_0),
	.un5_main_basesoc_rx_phase_cry_31(un5_main_basesoc_rx_phase_cry_31),
	.main_basesoc_rx_tick_0(main_basesoc_rx_tick_0),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8(builder_csr_bankarray_interface0_bank_bus_dat_r8_6_RNIG6FO8),
	.main_basesoc_uart_tx_fifo_syncfifo_re(main_basesoc_uart_tx_fifo_syncfifo_re),
	.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso(\VexRiscv.IBusCachedPlugin_cache.builder_csr_bankarray_interface0_bank_bus_dat_r_6_sn_m4_0_iso ),
	.N_1210_i_fast(N_1210_i_fast),
	.N_1210_i_rep1(N_1210_i_rep1),
	.N_1210_i_rep2(N_1210_i_rep2),
	.N_124_i(N_124_i),
	.N_123_i(N_123_i),
	.N_1218_i(N_1218_i),
	.N_121_i(N_121_i),
	.N_120_i(N_120_i),
	.N_1219_i(N_1219_i),
	.N_137_i(N_137_i),
	.main_basesoc_timer_update_value_storage(main_basesoc_timer_update_value_storage),
	.un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3(un1_main_basesoc_uart_tx_fifo_produce_axbxc3_m6_e_3),
	.main_m1_e_0_1(\VexRiscv.main_m1_e_0_1 ),
	.main_basesoc_timer_enable_storage(main_basesoc_timer_enable_storage),
	.builder_grant_rep2(builder_grant_rep2),
	.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0_1z(\VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r10_3_0 ),
	.builder_slave_sel_r_r_0_a2_0_out(\VexRiscv.IBusCachedPlugin_cache.builder_slave_sel_r_r_0_a2_0_out ),
	.N_167(N_167),
	.N_175(N_175),
	.builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_i),
	.builder_csr_bankarray_interface0_bank_bus_dat_r8_0_1z(\VexRiscv.builder_csr_bankarray_interface0_bank_bus_dat_r8_0 ),
	.main_basesoc_timer_zero_trigger(main_basesoc_timer_zero_trigger),
	.builder_csr_bankarray_csrbank2_ev_enable0_re_1z(builder_csr_bankarray_csrbank2_ev_enable0_re),
	.builder_csr_bankarray_csrbank0_scratch0_re_1z(builder_csr_bankarray_csrbank0_scratch0_re),
	.builder_csr_bankarray_csrbank3_ev_pending_re_1z(builder_csr_bankarray_csrbank3_ev_pending_re),
	.builder_csr_bankarray_csrbank3_sel(builder_csr_bankarray_csrbank3_sel),
	.builder_csr_bankarray_csrbank2_en0_re_1z(builder_csr_bankarray_csrbank2_en0_re),
	.builder_csr_bankarray_csrbank2_ev_pending_re_1z(builder_csr_bankarray_csrbank2_ev_pending_re),
	.builder_csr_bankarray_csrbank2_update_value0_re_1z(builder_csr_bankarray_csrbank2_update_value0_re),
	.main_basesoc_timer_zero_pending(main_basesoc_timer_zero_pending),
	.main_basesoc_reset_storage_0_sqmuxa_1z(main_basesoc_reset_storage_0_sqmuxa),
	.builder_csr_bankarray_csrbank0_reset0_re_1z(builder_csr_bankarray_csrbank0_reset0_re),
	.main_basesoc_uart_pending_r_0_sqmuxa_1z(main_basesoc_uart_pending_r_0_sqmuxa),
	.main_basesoc_timer_update_value_storage_0_sqmuxa_1z(main_basesoc_timer_update_value_storage_0_sqmuxa),
	.main_basesoc_timer_pending_r_0_sqmuxa_1z(main_basesoc_timer_pending_r_0_sqmuxa),
	.main_basesoc_timer_en_storage(main_basesoc_timer_en_storage),
	.sys_rst(sys_rst),
	.main_basesoc_reset_re(main_basesoc_reset_re),
	.N_103(N_103),
	.dsp_split_kb_0(dsp_split_kb_0),
	.builder_grant(builder_grant),
	.builder_basesoc_state(builder_basesoc_state),
	.main_basesoc_uart_tx_fifo_wrport_we(main_basesoc_uart_tx_fifo_wrport_we),
	.builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa_1z(builder_csr_bankarray_interface3_bank_bus_dat_r_0_sqmuxa),
	.un1_main_basesoc_uart_tx_fifo_level0_1z(un1_main_basesoc_uart_tx_fifo_level0_scalar)
);
endmodule /* lattice_crosslink_nx_evn */

