#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Mar 02 18:16:31 2017
# Process ID: 9900
# Current directory: C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1
# Command line: vivado.exe -log vgademo1_bars_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgademo1_bars_top.tcl
# Log file: C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/vgademo1_bars_top.vds
# Journal file: C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vgademo1_bars_top.tcl -notrace
Command: synth_design -top vgademo1_bars_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 283.020 ; gain = 72.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vgademo1_bars_top' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vgademo1_bars_top.vhd:40]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'c1' of component 'clk_wiz_0' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vgademo1_bars_top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vga_controller_640_60.vhd:75' bound to instance 'v1' of component 'vga_controller_640_60' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vgademo1_bars_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (1#1) [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'colorbars' declared at 'C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/colorbars.vhd:36' bound to instance 'b1' of component 'colorbars' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vgademo1_bars_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'colorbars' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/colorbars.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'colorbars' (2#1) [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/colorbars.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'vgademo1_bars_top' (3#1) [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vgademo1_bars_top.vhd:40]
WARNING: [Synth 8-3331] design colorbars has unconnected port clk_100MHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 319.547 ; gain = 109.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 319.547 ; gain = 109.414
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'c1' [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/sources_1/new/vgademo1_bars_top.vhd:62]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/dcp/clk_wiz_0_in_context.xdc] for cell 'c1'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/dcp/clk_wiz_0_in_context.xdc] for cell 'c1'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/constrs_1/new/vgatop_pins.xdc]
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/constrs_1/new/vgatop_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.srcs/constrs_1/new/vgatop_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vgademo1_bars_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vgademo1_bars_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 621.086 ; gain = 0.000
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/.Xil/Vivado-9900-Luke-laptop/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Red" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Green" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module colorbars 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design vgademo1_bars_top has port RED[2] driven by constant 0
WARNING: [Synth 8-3917] design vgademo1_bars_top has port RED[1] driven by constant 0
WARNING: [Synth 8-3917] design vgademo1_bars_top has port RED[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'c1/clk_out1' to pin 'c1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |LUT1           |     2|
|3     |LUT2           |    20|
|4     |LUT3           |    16|
|5     |LUT4           |    17|
|6     |LUT5           |    19|
|7     |LUT6           |    96|
|8     |FDRE           |    25|
|9     |IBUF           |     1|
|10    |OBUF           |    15|
+------+---------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   213|
|2     |  v1     |vga_controller_640_60 |   195|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 621.086 ; gain = 107.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 621.086 ; gain = 410.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 621.086 ; gain = 410.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/Luke/Documents/EGR426/Project02_theseus_and_the_minotaur/static_background_proj_2.runs/synth_1/vgademo1_bars_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 621.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 02 18:17:18 2017...
