[15:06:06.489] <TB2>     INFO: *** Welcome to pxar ***
[15:06:06.489] <TB2>     INFO: *** Today: 2016/05/31
[15:06:06.496] <TB2>     INFO: *** Version: b2a7-dirty
[15:06:06.496] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C15.dat
[15:06:06.497] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:06:06.497] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//defaultMaskFile.dat
[15:06:06.497] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters_C15.dat
[15:06:06.574] <TB2>     INFO:         clk: 4
[15:06:06.574] <TB2>     INFO:         ctr: 4
[15:06:06.574] <TB2>     INFO:         sda: 19
[15:06:06.574] <TB2>     INFO:         tin: 9
[15:06:06.574] <TB2>     INFO:         level: 15
[15:06:06.574] <TB2>     INFO:         triggerdelay: 0
[15:06:06.574] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:06:06.574] <TB2>     INFO: Log level: DEBUG
[15:06:06.584] <TB2>     INFO: Found DTB DTB_WWXLHF
[15:06:06.591] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[15:06:06.594] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[15:06:06.597] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[15:06:08.155] <TB2>     INFO: DUT info: 
[15:06:08.155] <TB2>     INFO: The DUT currently contains the following objects:
[15:06:08.155] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:06:08.155] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[15:06:08.155] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[15:06:08.155] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:06:08.155] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.155] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:06:08.156] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:06:08.157] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:06:08.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:06:08.160] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30171136
[15:06:08.160] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1a54f90
[15:06:08.160] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x19c9770
[15:06:08.160] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdfc1d94010
[15:06:08.160] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdfc7fff510
[15:06:08.160] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30236672 fPxarMemory = 0x7fdfc1d94010
[15:06:08.161] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[15:06:08.162] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[15:06:08.162] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[15:06:08.162] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:06:08.562] <TB2>     INFO: enter 'restricted' command line mode
[15:06:08.562] <TB2>     INFO: enter test to run
[15:06:08.562] <TB2>     INFO:   test: FPIXTest no parameter change
[15:06:08.562] <TB2>     INFO:   running: fpixtest
[15:06:08.562] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:06:08.565] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:06:08.565] <TB2>     INFO: ######################################################################
[15:06:08.565] <TB2>     INFO: PixTestFPIXTest::doTest()
[15:06:08.565] <TB2>     INFO: ######################################################################
[15:06:08.568] <TB2>     INFO: ######################################################################
[15:06:08.568] <TB2>     INFO: PixTestPretest::doTest()
[15:06:08.568] <TB2>     INFO: ######################################################################
[15:06:08.571] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:08.571] <TB2>     INFO:    PixTestPretest::programROC() 
[15:06:08.571] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:26.587] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:06:26.587] <TB2>     INFO: IA differences per ROC:  18.5 16.9 19.3 18.5 18.5 18.5 16.9 19.3 20.9 16.9 16.1 19.3 18.5 18.5 19.3 19.3
[15:06:26.655] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:26.655] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:06:26.655] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:26.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:06:26.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[15:06:26.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[15:06:27.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.8187 mA
[15:06:27.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  81 Ia 23.8187 mA
[15:06:27.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  82 Ia 24.6187 mA
[15:06:27.364] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[15:06:27.465] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 23.8187 mA
[15:06:27.566] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  81 Ia 23.8187 mA
[15:06:27.667] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 24.6187 mA
[15:06:27.767] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[15:06:27.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 23.8187 mA
[15:06:27.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  81 Ia 23.8187 mA
[15:06:28.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[15:06:28.176] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.4188 mA
[15:06:28.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.6187 mA
[15:06:28.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  84 Ia 23.8187 mA
[15:06:28.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  85 Ia 23.8187 mA
[15:06:28.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  86 Ia 23.8187 mA
[15:06:28.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  87 Ia 24.6187 mA
[15:06:28.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  84 Ia 23.8187 mA
[15:06:28.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  85 Ia 23.8187 mA
[15:06:28.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  86 Ia 23.8187 mA
[15:06:29.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 24.6187 mA
[15:06:29.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 23.8187 mA
[15:06:29.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[15:06:29.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 24.6187 mA
[15:06:29.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[15:06:29.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[15:06:29.689] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[15:06:29.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 24.6187 mA
[15:06:29.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[15:06:29.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[15:06:30.094] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[15:06:30.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  79 Ia 23.8187 mA
[15:06:30.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 24.6187 mA
[15:06:30.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[15:06:30.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[15:06:30.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[15:06:30.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[15:06:30.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 24.6187 mA
[15:06:30.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  79 Ia 23.8187 mA
[15:06:30.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 23.8187 mA
[15:06:31.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 24.6187 mA
[15:06:31.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  78 Ia 23.0188 mA
[15:06:31.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 24.6187 mA
[15:06:31.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 23.8187 mA
[15:06:31.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  82 Ia 24.6187 mA
[15:06:31.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 23.8187 mA
[15:06:31.708] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[15:06:31.809] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[15:06:31.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[15:06:32.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[15:06:32.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.8187 mA
[15:06:32.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[15:06:32.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[15:06:32.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 23.8187 mA
[15:06:32.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[15:06:32.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[15:06:32.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 24.6187 mA
[15:06:32.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 23.0188 mA
[15:06:32.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[15:06:33.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[15:06:33.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8187 mA
[15:06:33.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 23.8187 mA
[15:06:33.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.8187 mA
[15:06:33.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 24.6187 mA
[15:06:33.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  81 Ia 23.8187 mA
[15:06:33.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  82 Ia 23.8187 mA
[15:06:33.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 24.6187 mA
[15:06:33.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 23.8187 mA
[15:06:33.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 23.8187 mA
[15:06:34.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.8187 mA
[15:06:34.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.4188 mA
[15:06:34.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 24.6187 mA
[15:06:34.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  91 Ia 23.8187 mA
[15:06:34.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  92 Ia 23.8187 mA
[15:06:34.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  93 Ia 24.6187 mA
[15:06:34.631] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  90 Ia 23.8187 mA
[15:06:34.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  91 Ia 23.8187 mA
[15:06:34.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  92 Ia 24.6187 mA
[15:06:34.933] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  89 Ia 23.8187 mA
[15:06:35.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  90 Ia 23.8187 mA
[15:06:35.135] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  91 Ia 23.8187 mA
[15:06:35.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  92 Ia 23.8187 mA
[15:06:35.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[15:06:35.438] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[15:06:35.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[15:06:35.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[15:06:35.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[15:06:35.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[15:06:35.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[15:06:36.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[15:06:36.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[15:06:36.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[15:06:36.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[15:06:36.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[15:06:36.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.4188 mA
[15:06:36.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  71 Ia 24.6187 mA
[15:06:36.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  68 Ia 23.8187 mA
[15:06:36.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  69 Ia 23.8187 mA
[15:06:36.953] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  70 Ia 23.8187 mA
[15:06:37.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  71 Ia 24.6187 mA
[15:06:37.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  68 Ia 23.8187 mA
[15:06:37.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  69 Ia 23.8187 mA
[15:06:37.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  70 Ia 23.8187 mA
[15:06:37.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  71 Ia 24.6187 mA
[15:06:37.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  68 Ia 23.8187 mA
[15:06:37.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  69 Ia 23.8187 mA
[15:06:37.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.4188 mA
[15:06:37.860] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  94 Ia 24.6187 mA
[15:06:37.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  91 Ia 23.8187 mA
[15:06:38.061] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  92 Ia 23.8187 mA
[15:06:38.162] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  93 Ia 24.6187 mA
[15:06:38.263] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  90 Ia 23.8187 mA
[15:06:38.363] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  91 Ia 23.8187 mA
[15:06:38.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  92 Ia 23.8187 mA
[15:06:38.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  93 Ia 24.6187 mA
[15:06:38.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  90 Ia 23.8187 mA
[15:06:38.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  91 Ia 23.8187 mA
[15:06:38.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  92 Ia 23.8187 mA
[15:06:38.969] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[15:06:39.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 24.6187 mA
[15:06:39.170] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  91 Ia 23.8187 mA
[15:06:39.271] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  92 Ia 23.8187 mA
[15:06:39.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  93 Ia 23.8187 mA
[15:06:39.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  94 Ia 24.6187 mA
[15:06:39.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  91 Ia 23.8187 mA
[15:06:39.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  92 Ia 23.8187 mA
[15:06:39.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  93 Ia 23.8187 mA
[15:06:39.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  94 Ia 24.6187 mA
[15:06:39.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 23.8187 mA
[15:06:40.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  92 Ia 23.8187 mA
[15:06:40.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[15:06:40.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[15:06:40.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[15:06:40.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[15:06:40.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[15:06:40.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[15:06:40.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[15:06:40.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[15:06:40.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[15:06:41.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[15:06:41.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[15:06:41.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[15:06:41.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.2188 mA
[15:06:41.494] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.6187 mA
[15:06:41.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  86 Ia 24.6187 mA
[15:06:41.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 23.8187 mA
[15:06:41.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  84 Ia 23.8187 mA
[15:06:41.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 23.8187 mA
[15:06:41.998] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  86 Ia 24.6187 mA
[15:06:42.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 23.8187 mA
[15:06:42.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 23.8187 mA
[15:06:42.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 23.8187 mA
[15:06:42.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  86 Ia 24.6187 mA
[15:06:42.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  83 Ia 23.8187 mA
[15:06:42.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[15:06:42.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 23.8187 mA
[15:06:42.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.6187 mA
[15:06:42.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[15:06:43.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 23.8187 mA
[15:06:43.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 24.6187 mA
[15:06:43.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  81 Ia 23.8187 mA
[15:06:43.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  82 Ia 23.8187 mA
[15:06:43.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 23.8187 mA
[15:06:43.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  84 Ia 24.6187 mA
[15:06:43.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  81 Ia 23.8187 mA
[15:06:43.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  82 Ia 23.8187 mA
[15:06:43.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[15:06:43.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[15:06:44.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[15:06:44.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  82 Ia 23.8187 mA
[15:06:44.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 24.6187 mA
[15:06:44.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 23.8187 mA
[15:06:44.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  81 Ia 23.8187 mA
[15:06:44.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  82 Ia 24.6187 mA
[15:06:44.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  79 Ia 23.8187 mA
[15:06:44.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 23.8187 mA
[15:06:44.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  81 Ia 23.8187 mA
[15:06:44.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  82 Ia 24.6187 mA
[15:06:45.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[15:06:45.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[15:06:45.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[15:06:45.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.0188 mA
[15:06:45.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 25.4188 mA
[15:06:45.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  76 Ia 23.0188 mA
[15:06:45.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  82 Ia 24.6187 mA
[15:06:45.744] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  79 Ia 23.8187 mA
[15:06:45.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  80 Ia 23.8187 mA
[15:06:45.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  81 Ia 24.6187 mA
[15:06:46.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  78 Ia 23.8187 mA
[15:06:46.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  79 Ia 23.8187 mA
[15:06:46.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[15:06:46.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[15:06:46.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[15:06:46.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[15:06:46.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[15:06:46.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[15:06:46.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  92
[15:06:46.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[15:06:46.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  69
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  92
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  92
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  82
[15:06:46.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[15:06:48.023] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[15:06:48.023] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  20.1  20.1  19.3  20.1  20.1  20.1  19.3  20.1  20.1  20.1  19.3
[15:06:48.059] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:48.059] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[15:06:48.059] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:48.194] <TB2>     INFO: Expecting 231680 events.
[15:06:56.407] <TB2>     INFO: 231680 events read in total (7494ms).
[15:06:56.564] <TB2>     INFO: Test took 8502ms.
[15:06:56.766] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 63
[15:06:56.770] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 72 and Delta(CalDel) = 63
[15:06:56.774] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 79 and Delta(CalDel) = 61
[15:06:56.777] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 60
[15:06:56.781] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 63
[15:06:56.785] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 61
[15:06:56.789] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 58
[15:06:56.792] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 70 and Delta(CalDel) = 60
[15:06:56.796] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 60
[15:06:56.801] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 61
[15:06:56.806] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 59
[15:06:56.809] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 61
[15:06:56.813] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 63
[15:06:56.816] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 83 and Delta(CalDel) = 61
[15:06:56.821] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 62
[15:06:56.824] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 60
[15:06:56.865] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:06:56.901] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:56.901] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:06:56.901] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:57.048] <TB2>     INFO: Expecting 231680 events.
[15:07:05.293] <TB2>     INFO: 231680 events read in total (7530ms).
[15:07:05.298] <TB2>     INFO: Test took 8391ms.
[15:07:05.320] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:07:05.637] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[15:07:05.641] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[15:07:05.645] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[15:07:05.652] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31
[15:07:05.655] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[15:07:05.659] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[15:07:05.662] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[15:07:05.670] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[15:07:05.673] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[15:07:05.677] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[15:07:05.680] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[15:07:05.685] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[15:07:05.688] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[15:07:05.692] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[15:07:05.695] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[15:07:05.736] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:07:05.736] <TB2>     INFO: CalDel:      141   144   126   124   150   137   121   148   125   142   123   138   152   136   135   136
[15:07:05.736] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:07:05.740] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C0.dat
[15:07:05.740] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C1.dat
[15:07:05.740] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C2.dat
[15:07:05.740] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C3.dat
[15:07:05.740] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C4.dat
[15:07:05.740] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C5.dat
[15:07:05.741] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C6.dat
[15:07:05.741] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C7.dat
[15:07:05.741] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C8.dat
[15:07:05.741] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C9.dat
[15:07:05.741] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C10.dat
[15:07:05.741] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C11.dat
[15:07:05.742] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C12.dat
[15:07:05.742] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C13.dat
[15:07:05.742] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C14.dat
[15:07:05.742] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters_C15.dat
[15:07:05.742] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:07:05.742] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:07:05.742] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:07:05.742] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:07:05.829] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:07:05.829] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:07:05.829] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:07:05.829] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:07:05.832] <TB2>     INFO: ######################################################################
[15:07:05.832] <TB2>     INFO: PixTestTiming::doTest()
[15:07:05.832] <TB2>     INFO: ######################################################################
[15:07:05.832] <TB2>     INFO:    ----------------------------------------------------------------------
[15:07:05.832] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[15:07:05.832] <TB2>     INFO:    ----------------------------------------------------------------------
[15:07:05.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:07:07.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:07:09.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:07:12.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:07:14.392] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:07:16.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:07:18.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:07:21.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:07:23.512] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:07:25.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:07:26.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:07:28.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:07:29.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:07:31.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:07:32.650] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:07:34.170] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:07:35.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:07:37.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:07:38.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:07:40.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:07:41.786] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:07:43.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:07:44.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:07:46.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:07:47.875] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:08:00.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:08:12.927] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:08:25.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:08:37.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:08:50.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:09:02.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:09:15.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:09:28.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:09:30.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:09:32.205] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:09:33.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:09:35.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:09:36.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:09:38.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:09:39.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:09:41.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:09:44.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:09:46.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:09:49.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:09:51.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:09:53.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:09:56.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:09:57.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:09:59.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:10:01.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:10:04.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:10:06.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:10:08.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:10:11.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:10:13.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:10:15.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:10:17.900] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:10:19.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:10:21.882] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:10:24.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:10:26.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:10:28.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:10:30.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:10:33.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:10:35.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:10:38.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:10:40.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:10:42.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:10:45.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:10:47.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:10:49.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:10:52.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:10:54.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:10:56.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:10:58.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:11:01.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:11:03.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:11:05.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:11:07.922] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:11:10.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:11:12.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:11:13.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:11:15.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:11:17.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:11:18.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:11:20.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:11:21.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:11:23.112] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:11:24.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:11:26.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:11:27.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:11:29.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:11:30.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:11:32.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:11:33.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:11:35.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:11:36.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:11:38.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:11:40.228] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:11:41.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:11:43.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:11:44.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:11:46.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:11:47.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:11:49.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:11:51.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:11:53.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:11:56.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:11:58.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:12:00.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:12:02.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:12:04.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:12:06.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:12:08.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:12:10.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:12:12.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:12:15.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:12:17.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:12:19.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:12:21.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:12:24.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:12:26.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:12:28.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:12:31.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:12:33.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:12:35.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:12:37.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:12:40.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:12:42.821] <TB2>     INFO: TBM Phase Settings: 240
[15:12:42.821] <TB2>     INFO: 400MHz Phase: 4
[15:12:42.821] <TB2>     INFO: 160MHz Phase: 7
[15:12:42.821] <TB2>     INFO: Functional Phase Area: 3
[15:12:42.824] <TB2>     INFO: Test took 336992 ms.
[15:12:42.824] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:12:42.824] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:42.824] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[15:12:42.824] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:42.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:12:44.342] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:12:47.743] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:12:50.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:12:54.168] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:12:57.568] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:13:00.593] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:13:03.619] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:13:07.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:13:09.106] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:13:22.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:13:24.865] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:13:26.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:13:28.489] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:13:30.010] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:13:51.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:13:52.639] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:13:54.158] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:13:55.678] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:13:57.198] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:13:58.717] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:14:00.237] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:14:01.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:14:03.276] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:14:04.796] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:14:06.315] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:14:07.836] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:14:10.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:14:12.387] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:14:14.659] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:14:16.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:14:19.207] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:14:21.481] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:14:22.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:14:24.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:14:26.795] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:14:29.068] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:14:31.343] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:14:33.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:14:35.891] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:14:38.165] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:14:39.684] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:14:41.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:14:43.479] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:14:45.753] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:14:48.026] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:14:50.299] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:14:52.578] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:14:54.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:14:56.639] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:14:58.163] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:14:59.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:15:01.203] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:15:02.724] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:15:04.242] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:15:05.779] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:15:07.300] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:15:08.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:15:10.375] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:15:11.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:15:13.418] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:15:14.937] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:15:16.456] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:15:17.977] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:15:19.879] <TB2>     INFO: ROC Delay Settings: 228
[15:15:19.879] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:15:19.879] <TB2>     INFO: ROC Port 0 Delay: 4
[15:15:19.879] <TB2>     INFO: ROC Port 1 Delay: 4
[15:15:19.879] <TB2>     INFO: Functional ROC Area: 3
[15:15:19.883] <TB2>     INFO: Test took 157059 ms.
[15:15:19.884] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:15:19.884] <TB2>     INFO:    ----------------------------------------------------------------------
[15:15:19.884] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:15:19.884] <TB2>     INFO:    ----------------------------------------------------------------------
[15:15:21.023] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4209 4209 4209 4209 4209 4209 4209 4209 e062 c000 a101 8040 420b 420b 420b 420b 420b 420b 420b 4209 e062 c000 
[15:15:21.023] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 a102 80b1 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 
[15:15:21.023] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e022 c000 a103 80c0 4208 4208 4208 4208 4209 4209 4209 4209 e022 c000 
[15:15:21.023] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:15:35.633] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:35.633] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:15:53.313] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:53.313] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:16:07.638] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:07.638] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:16:21.782] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:21.782] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:16:35.961] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:35.961] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:16:50.333] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:50.333] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:17:04.420] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:04.420] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:17:18.773] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:18.773] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:17:33.195] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:33.195] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:17:47.657] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:48.042] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:48.054] <TB2>     INFO: Decoding statistics:
[15:17:48.054] <TB2>     INFO:   General information:
[15:17:48.054] <TB2>     INFO: 	 16bit words read:         240000000
[15:17:48.054] <TB2>     INFO: 	 valid events total:       20000000
[15:17:48.054] <TB2>     INFO: 	 empty events:             20000000
[15:17:48.054] <TB2>     INFO: 	 valid events with pixels: 0
[15:17:48.054] <TB2>     INFO: 	 valid pixel hits:         0
[15:17:48.054] <TB2>     INFO:   Event errors: 	           0
[15:17:48.054] <TB2>     INFO: 	 start marker:             0
[15:17:48.054] <TB2>     INFO: 	 stop marker:              0
[15:17:48.054] <TB2>     INFO: 	 overflow:                 0
[15:17:48.054] <TB2>     INFO: 	 invalid 5bit words:       0
[15:17:48.054] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:17:48.054] <TB2>     INFO:   TBM errors: 		           0
[15:17:48.054] <TB2>     INFO: 	 flawed TBM headers:       0
[15:17:48.054] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:17:48.054] <TB2>     INFO: 	 event ID mismatches:      0
[15:17:48.055] <TB2>     INFO:   ROC errors: 		           0
[15:17:48.055] <TB2>     INFO: 	 missing ROC header(s):    0
[15:17:48.055] <TB2>     INFO: 	 misplaced readback start: 0
[15:17:48.055] <TB2>     INFO:   Pixel decoding errors:	   0
[15:17:48.055] <TB2>     INFO: 	 pixel data incomplete:    0
[15:17:48.055] <TB2>     INFO: 	 pixel address:            0
[15:17:48.055] <TB2>     INFO: 	 pulse height fill bit:    0
[15:17:48.055] <TB2>     INFO: 	 buffer corruption:        0
[15:17:48.055] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.055] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:17:48.055] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.055] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.055] <TB2>     INFO:    Read back bit status: 1
[15:17:48.055] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.055] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.055] <TB2>     INFO:    Timings are good!
[15:17:48.055] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.055] <TB2>     INFO: Test took 148171 ms.
[15:17:48.055] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:17:48.055] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:17:48.055] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:17:48.055] <TB2>     INFO: PixTestTiming::doTest took 642226 ms.
[15:17:48.055] <TB2>     INFO: PixTestTiming::doTest() done
[15:17:48.055] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:17:48.055] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:17:48.055] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:17:48.056] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:17:48.056] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:17:48.056] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:17:48.056] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:17:48.409] <TB2>     INFO: ######################################################################
[15:17:48.409] <TB2>     INFO: PixTestAlive::doTest()
[15:17:48.409] <TB2>     INFO: ######################################################################
[15:17:48.413] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.413] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:17:48.413] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:48.414] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:48.757] <TB2>     INFO: Expecting 41600 events.
[15:17:52.876] <TB2>     INFO: 41600 events read in total (3403ms).
[15:17:52.877] <TB2>     INFO: Test took 4463ms.
[15:17:52.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:52.884] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[15:17:52.884] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:17:53.265] <TB2>     INFO: PixTestAlive::aliveTest() done
[15:17:53.265] <TB2>     INFO: number of dead pixels (per ROC):     2    0    2    1    0    0    0    0    0    1    1    0    0    0    0    0
[15:17:53.265] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     2    0    2    1    0    0    0    0    0    1    1    0    0    0    0    0
[15:17:53.269] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:53.269] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:17:53.269] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:53.271] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:53.624] <TB2>     INFO: Expecting 41600 events.
[15:17:56.612] <TB2>     INFO: 41600 events read in total (2273ms).
[15:17:56.612] <TB2>     INFO: Test took 3341ms.
[15:17:56.612] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:56.612] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:17:56.612] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:17:56.613] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:17:57.020] <TB2>     INFO: PixTestAlive::maskTest() done
[15:17:57.020] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:17:57.023] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:57.023] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:17:57.023] <TB2>     INFO:    ----------------------------------------------------------------------
[15:17:57.025] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:57.371] <TB2>     INFO: Expecting 41600 events.
[15:18:01.455] <TB2>     INFO: 41600 events read in total (3369ms).
[15:18:01.455] <TB2>     INFO: Test took 4430ms.
[15:18:01.463] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:01.463] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[15:18:01.463] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:18:01.837] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[15:18:01.837] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:18:01.837] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:18:01.837] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:18:01.845] <TB2>     INFO: ######################################################################
[15:18:01.845] <TB2>     INFO: PixTestTrim::doTest()
[15:18:01.845] <TB2>     INFO: ######################################################################
[15:18:01.848] <TB2>     INFO:    ----------------------------------------------------------------------
[15:18:01.848] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:18:01.848] <TB2>     INFO:    ----------------------------------------------------------------------
[15:18:01.926] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:18:01.926] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:18:01.960] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:18:01.960] <TB2>     INFO:     run 1 of 1
[15:18:01.960] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:02.305] <TB2>     INFO: Expecting 5025280 events.
[15:18:45.909] <TB2>     INFO: 1369992 events read in total (42889ms).
[15:19:29.307] <TB2>     INFO: 2722152 events read in total (86287ms).
[15:20:11.868] <TB2>     INFO: 4083552 events read in total (128849ms).
[15:20:42.072] <TB2>     INFO: 5025280 events read in total (159052ms).
[15:20:42.118] <TB2>     INFO: Test took 160158ms.
[15:20:42.185] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:42.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:43.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:45.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:46.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:47.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:49.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:50.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:52.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:53.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:54.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:56.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:57.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:59.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:00.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:01.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:03.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:04.807] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229568512
[15:21:04.811] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.845 minThrLimit = 87.8268 minThrNLimit = 114.204 -> result = 87.845 -> 87
[15:21:04.812] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9372 minThrLimit = 87.8995 minThrNLimit = 108.675 -> result = 87.9372 -> 87
[15:21:04.812] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3065 minThrLimit = 90.26 minThrNLimit = 112.268 -> result = 90.3065 -> 90
[15:21:04.812] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7874 minThrLimit = 91.7613 minThrNLimit = 116.011 -> result = 91.7874 -> 91
[15:21:04.813] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.334 minThrLimit = 81.3196 minThrNLimit = 106.104 -> result = 81.334 -> 81
[15:21:04.813] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.2353 minThrLimit = 83.2155 minThrNLimit = 108.151 -> result = 83.2353 -> 83
[15:21:04.815] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8848 minThrLimit = 91.8821 minThrNLimit = 117.199 -> result = 91.8848 -> 91
[15:21:04.815] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8719 minThrLimit = 85.8716 minThrNLimit = 113.703 -> result = 85.8719 -> 85
[15:21:04.816] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0001 minThrLimit = 91.999 minThrNLimit = 116.406 -> result = 92.0001 -> 92
[15:21:04.816] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.799 minThrLimit = 100.792 minThrNLimit = 124.823 -> result = 100.799 -> 100
[15:21:04.816] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5734 minThrLimit = 98.5598 minThrNLimit = 125.212 -> result = 98.5734 -> 98
[15:21:04.817] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.0201 minThrLimit = 76.9399 minThrNLimit = 104.324 -> result = 77.0201 -> 77
[15:21:04.817] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1238 minThrLimit = 87.1224 minThrNLimit = 115.445 -> result = 87.1238 -> 87
[15:21:04.817] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4616 minThrLimit = 89.4411 minThrNLimit = 122.179 -> result = 89.4616 -> 89
[15:21:04.818] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0776 minThrLimit = 96.0695 minThrNLimit = 125.155 -> result = 96.0776 -> 96
[15:21:04.818] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5379 minThrLimit = 83.5055 minThrNLimit = 107.19 -> result = 83.5379 -> 83
[15:21:04.818] <TB2>     INFO: ROC 0 VthrComp = 87
[15:21:04.818] <TB2>     INFO: ROC 1 VthrComp = 87
[15:21:04.818] <TB2>     INFO: ROC 2 VthrComp = 90
[15:21:04.819] <TB2>     INFO: ROC 3 VthrComp = 91
[15:21:04.819] <TB2>     INFO: ROC 4 VthrComp = 81
[15:21:04.819] <TB2>     INFO: ROC 5 VthrComp = 83
[15:21:04.819] <TB2>     INFO: ROC 6 VthrComp = 91
[15:21:04.819] <TB2>     INFO: ROC 7 VthrComp = 85
[15:21:04.819] <TB2>     INFO: ROC 8 VthrComp = 92
[15:21:04.819] <TB2>     INFO: ROC 9 VthrComp = 100
[15:21:04.819] <TB2>     INFO: ROC 10 VthrComp = 98
[15:21:04.820] <TB2>     INFO: ROC 11 VthrComp = 77
[15:21:04.820] <TB2>     INFO: ROC 12 VthrComp = 87
[15:21:04.820] <TB2>     INFO: ROC 13 VthrComp = 89
[15:21:04.820] <TB2>     INFO: ROC 14 VthrComp = 96
[15:21:04.820] <TB2>     INFO: ROC 15 VthrComp = 83
[15:21:04.820] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:21:04.820] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:21:04.838] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:21:04.838] <TB2>     INFO:     run 1 of 1
[15:21:04.838] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:05.183] <TB2>     INFO: Expecting 5025280 events.
[15:21:40.957] <TB2>     INFO: 881664 events read in total (35060ms).
[15:22:16.049] <TB2>     INFO: 1761784 events read in total (70152ms).
[15:22:50.132] <TB2>     INFO: 2641040 events read in total (104235ms).
[15:23:25.572] <TB2>     INFO: 3512448 events read in total (139675ms).
[15:23:59.149] <TB2>     INFO: 4380592 events read in total (173252ms).
[15:24:25.500] <TB2>     INFO: 5025280 events read in total (199603ms).
[15:24:25.584] <TB2>     INFO: Test took 200746ms.
[15:24:25.770] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:26.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:27.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:29.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:30.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:32.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:34.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:35.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:37.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:38.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:40.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:41.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:43.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:45.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:46.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:48.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:49.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:51.337] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252755968
[15:24:51.340] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.972 for pixel 16/3 mean/min/max = 44.8337/32.5793/57.0881
[15:24:51.340] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.4693 for pixel 4/8 mean/min/max = 44.3892/32.9164/55.862
[15:24:51.340] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.3301 for pixel 35/79 mean/min/max = 45.4157/33.4179/57.4134
[15:24:51.341] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.1259 for pixel 23/11 mean/min/max = 45.4826/33.6846/57.2806
[15:24:51.341] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0308 for pixel 0/73 mean/min/max = 43.9288/32.7579/55.0997
[15:24:51.341] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.736 for pixel 16/11 mean/min/max = 44.1026/32.1758/56.0294
[15:24:51.342] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.3041 for pixel 25/0 mean/min/max = 44.8451/34.1934/55.4969
[15:24:51.342] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4705 for pixel 0/44 mean/min/max = 44.1082/32.5375/55.6788
[15:24:51.342] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.5387 for pixel 3/8 mean/min/max = 44.9882/33.3196/56.6567
[15:24:51.343] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.8901 for pixel 28/15 mean/min/max = 43.8911/32.493/55.2892
[15:24:51.343] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.5207 for pixel 20/4 mean/min/max = 44.9885/31.921/58.056
[15:24:51.343] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.7412 for pixel 11/79 mean/min/max = 45.0474/35.3046/54.7901
[15:24:51.344] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 53.8871 for pixel 0/0 mean/min/max = 42.9577/31.7519/54.1634
[15:24:51.344] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.0157 for pixel 51/2 mean/min/max = 43.5542/33.8663/53.2421
[15:24:51.344] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.0425 for pixel 6/1 mean/min/max = 43.7133/31.9486/55.478
[15:24:51.345] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.9125 for pixel 11/1 mean/min/max = 43.6636/32.3923/54.935
[15:24:51.345] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:51.480] <TB2>     INFO: Expecting 411648 events.
[15:24:59.297] <TB2>     INFO: 411648 events read in total (7102ms).
[15:24:59.306] <TB2>     INFO: Expecting 411648 events.
[15:25:06.888] <TB2>     INFO: 411648 events read in total (6923ms).
[15:25:06.897] <TB2>     INFO: Expecting 411648 events.
[15:25:14.481] <TB2>     INFO: 411648 events read in total (6917ms).
[15:25:14.494] <TB2>     INFO: Expecting 411648 events.
[15:25:22.152] <TB2>     INFO: 411648 events read in total (6996ms).
[15:25:22.166] <TB2>     INFO: Expecting 411648 events.
[15:25:29.814] <TB2>     INFO: 411648 events read in total (6992ms).
[15:25:29.831] <TB2>     INFO: Expecting 411648 events.
[15:25:37.546] <TB2>     INFO: 411648 events read in total (7057ms).
[15:25:37.567] <TB2>     INFO: Expecting 411648 events.
[15:25:45.171] <TB2>     INFO: 411648 events read in total (6955ms).
[15:25:45.192] <TB2>     INFO: Expecting 411648 events.
[15:25:52.760] <TB2>     INFO: 411648 events read in total (6919ms).
[15:25:52.785] <TB2>     INFO: Expecting 411648 events.
[15:26:00.600] <TB2>     INFO: 411648 events read in total (7164ms).
[15:26:00.627] <TB2>     INFO: Expecting 411648 events.
[15:26:08.380] <TB2>     INFO: 411648 events read in total (7110ms).
[15:26:08.410] <TB2>     INFO: Expecting 411648 events.
[15:26:16.251] <TB2>     INFO: 411648 events read in total (7203ms).
[15:26:16.285] <TB2>     INFO: Expecting 411648 events.
[15:26:24.102] <TB2>     INFO: 411648 events read in total (7179ms).
[15:26:24.136] <TB2>     INFO: Expecting 411648 events.
[15:26:31.895] <TB2>     INFO: 411648 events read in total (7120ms).
[15:26:31.932] <TB2>     INFO: Expecting 411648 events.
[15:26:39.667] <TB2>     INFO: 411648 events read in total (7096ms).
[15:26:39.707] <TB2>     INFO: Expecting 411648 events.
[15:26:47.528] <TB2>     INFO: 411648 events read in total (7193ms).
[15:26:47.570] <TB2>     INFO: Expecting 411648 events.
[15:26:55.290] <TB2>     INFO: 411648 events read in total (7088ms).
[15:26:55.339] <TB2>     INFO: Test took 123994ms.
[15:26:55.852] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5079 < 35 for itrim = 113; old thr = 34.2166 ... break
[15:26:55.886] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6493 < 35 for itrim+1 = 91; old thr = 34.3978 ... break
[15:26:55.920] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7279 < 35 for itrim+1 = 106; old thr = 34.6098 ... break
[15:26:55.960] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9214 < 35 for itrim = 109; old thr = 33.9073 ... break
[15:26:55.992] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0984 < 35 for itrim = 90; old thr = 34.785 ... break
[15:26:56.035] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.694 < 35 for itrim+1 = 99; old thr = 34.8838 ... break
[15:26:56.078] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0598 < 35 for itrim = 98; old thr = 34.7987 ... break
[15:26:56.114] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4518 < 35 for itrim+1 = 98; old thr = 34.7143 ... break
[15:26:56.152] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0534 < 35 for itrim+1 = 102; old thr = 34.9979 ... break
[15:26:56.196] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0716 < 35 for itrim = 110; old thr = 34.6884 ... break
[15:26:56.241] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2473 < 35 for itrim = 108; old thr = 34.7225 ... break
[15:26:56.277] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0323 < 35 for itrim+1 = 84; old thr = 34.9327 ... break
[15:26:56.312] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7971 < 35 for itrim+1 = 87; old thr = 34.594 ... break
[15:26:56.355] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1933 < 35 for itrim = 91; old thr = 34.6776 ... break
[15:26:56.396] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.069 < 35 for itrim = 98; old thr = 34.2965 ... break
[15:26:56.438] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0982 < 35 for itrim = 93; old thr = 34.3933 ... break
[15:26:56.514] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:26:56.525] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:26:56.525] <TB2>     INFO:     run 1 of 1
[15:26:56.525] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:56.873] <TB2>     INFO: Expecting 5025280 events.
[15:27:32.590] <TB2>     INFO: 870800 events read in total (35002ms).
[15:28:07.976] <TB2>     INFO: 1740352 events read in total (70388ms).
[15:28:41.920] <TB2>     INFO: 2609096 events read in total (104332ms).
[15:29:16.798] <TB2>     INFO: 3468944 events read in total (139210ms).
[15:29:50.951] <TB2>     INFO: 4324856 events read in total (173363ms).
[15:30:19.442] <TB2>     INFO: 5025280 events read in total (201854ms).
[15:30:19.528] <TB2>     INFO: Test took 203003ms.
[15:30:19.718] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:20.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:21.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:23.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:24.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:26.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:27.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:29.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:30.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:32.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:33.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:35.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:36.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:38.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:39.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:41.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:42.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:44.406] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260890624
[15:30:44.408] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.461954 .. 131.969251
[15:30:44.482] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 141 (-1/-1) hits flags = 528 (plus default)
[15:30:44.492] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:30:44.492] <TB2>     INFO:     run 1 of 1
[15:30:44.492] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:44.836] <TB2>     INFO: Expecting 4659200 events.
[15:31:20.416] <TB2>     INFO: 884920 events read in total (34865ms).
[15:31:55.992] <TB2>     INFO: 1770336 events read in total (70441ms).
[15:32:31.426] <TB2>     INFO: 2654712 events read in total (105875ms).
[15:33:06.717] <TB2>     INFO: 3535848 events read in total (141166ms).
[15:33:41.804] <TB2>     INFO: 4415000 events read in total (176254ms).
[15:33:51.455] <TB2>     INFO: 4659200 events read in total (185904ms).
[15:33:51.521] <TB2>     INFO: Test took 187029ms.
[15:33:51.684] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:52.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:53.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:55.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:56.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:58.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:59.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:01.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:02.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:04.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:05.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:07.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:09.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:10.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:12.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:13.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:15.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:16.749] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261214208
[15:34:16.831] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.999675 .. 42.738774
[15:34:16.906] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:34:16.916] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:16.916] <TB2>     INFO:     run 1 of 1
[15:34:16.916] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:17.261] <TB2>     INFO: Expecting 1497600 events.
[15:34:59.531] <TB2>     INFO: 1180328 events read in total (41556ms).
[15:35:11.180] <TB2>     INFO: 1497600 events read in total (53205ms).
[15:35:11.198] <TB2>     INFO: Test took 54283ms.
[15:35:11.231] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:11.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:12.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:13.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:35:14.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:15.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:16.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:16.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:17.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:18.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:19.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:20.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:21.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:22.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:23.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:24.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:25.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:26.437] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290537472
[15:35:26.519] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.817980 .. 42.010169
[15:35:26.594] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:35:26.604] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:35:26.604] <TB2>     INFO:     run 1 of 1
[15:35:26.604] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:26.946] <TB2>     INFO: Expecting 1364480 events.
[15:36:07.684] <TB2>     INFO: 1142848 events read in total (40023ms).
[15:36:16.018] <TB2>     INFO: 1364480 events read in total (48357ms).
[15:36:16.038] <TB2>     INFO: Test took 49436ms.
[15:36:16.073] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:16.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:17.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:18.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:18.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:19.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:20.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:21.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:22.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:23.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:24.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:36:25.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:36:26.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:36:27.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:36:28.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:29.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:30.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:31.397] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337842176
[15:36:31.478] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.395373 .. 40.416520
[15:36:31.555] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:36:31.565] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:36:31.565] <TB2>     INFO:     run 1 of 1
[15:36:31.565] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:36:31.909] <TB2>     INFO: Expecting 1198080 events.
[15:37:13.637] <TB2>     INFO: 1143856 events read in total (41013ms).
[15:37:15.966] <TB2>     INFO: 1198080 events read in total (43342ms).
[15:37:15.978] <TB2>     INFO: Test took 44413ms.
[15:37:16.006] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:16.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:16.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:17.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:18.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:19.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:20.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:21.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:22.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:23.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:24.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:25.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:26.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:27.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:28.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:29.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:29.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:30.876] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340971520
[15:37:30.960] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:37:30.960] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:37:30.971] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:37:30.971] <TB2>     INFO:     run 1 of 1
[15:37:30.971] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:31.314] <TB2>     INFO: Expecting 1364480 events.
[15:38:11.330] <TB2>     INFO: 1074832 events read in total (39301ms).
[15:38:22.250] <TB2>     INFO: 1364480 events read in total (50222ms).
[15:38:22.264] <TB2>     INFO: Test took 51293ms.
[15:38:22.297] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:22.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:23.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:24.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:25.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:26.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:27.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:28.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:29.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:30.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:31.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:32.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:33.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:33.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:34.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:35.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:36.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:37.875] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356470784
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C0.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C1.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C2.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C3.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C4.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C5.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C6.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C7.dat
[15:38:37.909] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C8.dat
[15:38:37.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C9.dat
[15:38:37.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C10.dat
[15:38:37.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C11.dat
[15:38:37.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C12.dat
[15:38:37.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C13.dat
[15:38:37.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C14.dat
[15:38:37.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C15.dat
[15:38:37.911] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C0.dat
[15:38:37.919] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C1.dat
[15:38:37.927] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C2.dat
[15:38:37.934] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C3.dat
[15:38:37.941] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C4.dat
[15:38:37.947] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C5.dat
[15:38:37.955] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C6.dat
[15:38:37.962] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C7.dat
[15:38:37.969] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C8.dat
[15:38:37.976] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C9.dat
[15:38:37.983] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C10.dat
[15:38:37.990] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C11.dat
[15:38:37.998] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C12.dat
[15:38:38.005] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C13.dat
[15:38:38.012] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C14.dat
[15:38:38.018] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//trimParameters35_C15.dat
[15:38:38.025] <TB2>     INFO: PixTestTrim::trimTest() done
[15:38:38.025] <TB2>     INFO: vtrim:     113  91 106 109  90  99  98  98 102 110 108  84  87  91  98  93 
[15:38:38.025] <TB2>     INFO: vthrcomp:   87  87  90  91  81  83  91  85  92 100  98  77  87  89  96  83 
[15:38:38.025] <TB2>     INFO: vcal mean:  34.97  34.96  34.96  34.96  34.93  34.96  34.97  34.98  34.91  34.93  34.95  35.00  34.95  34.97  34.94  34.95 
[15:38:38.026] <TB2>     INFO: vcal RMS:    1.12   0.81   1.10   0.98   0.78   0.79   0.77   0.78   0.78   1.01   0.99   0.72   0.77   0.70   0.78   0.78 
[15:38:38.026] <TB2>     INFO: bits mean:   9.75   9.59   9.15   9.47   9.83  10.05   9.38   9.55   9.41  10.28   9.41   8.69  10.13   9.33  10.15  10.02 
[15:38:38.026] <TB2>     INFO: bits RMS:    2.59   2.61   2.69   2.49   2.58   2.52   2.52   2.65   2.61   2.45   2.84   2.58   2.60   2.57   2.56   2.54 
[15:38:38.036] <TB2>     INFO:    ----------------------------------------------------------------------
[15:38:38.036] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:38:38.036] <TB2>     INFO:    ----------------------------------------------------------------------
[15:38:38.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:38:38.039] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:38:38.049] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:38:38.049] <TB2>     INFO:     run 1 of 1
[15:38:38.049] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:38.391] <TB2>     INFO: Expecting 4160000 events.
[15:39:22.808] <TB2>     INFO: 1098510 events read in total (43702ms).
[15:40:07.861] <TB2>     INFO: 2186850 events read in total (88755ms).
[15:40:52.639] <TB2>     INFO: 3262695 events read in total (133533ms).
[15:41:29.320] <TB2>     INFO: 4160000 events read in total (170214ms).
[15:41:29.386] <TB2>     INFO: Test took 171337ms.
[15:41:29.527] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:29.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:31.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:33.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:35.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:37.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:39.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:41.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:42.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:44.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:46.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:48.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:50.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:52.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:54.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:56.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:57.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:59.865] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400760832
[15:41:59.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:41:59.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:41:59.939] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[15:41:59.950] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:41:59.950] <TB2>     INFO:     run 1 of 1
[15:41:59.950] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:00.297] <TB2>     INFO: Expecting 3182400 events.
[15:42:49.299] <TB2>     INFO: 1205700 events read in total (48287ms).
[15:43:36.703] <TB2>     INFO: 2385140 events read in total (95691ms).
[15:44:08.486] <TB2>     INFO: 3182400 events read in total (127474ms).
[15:44:08.522] <TB2>     INFO: Test took 128572ms.
[15:44:08.606] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:08.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:10.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:12.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:13.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:15.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:16.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:18.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:20.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:21.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:23.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:25.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:26.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:28.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:30.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:31.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:33.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:34.987] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400760832
[15:44:34.988] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:44:35.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:44:35.065] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 142 (-1/-1) hits flags = 528 (plus default)
[15:44:35.076] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:35.076] <TB2>     INFO:     run 1 of 1
[15:44:35.076] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:35.426] <TB2>     INFO: Expecting 2974400 events.
[15:45:24.618] <TB2>     INFO: 1256585 events read in total (48477ms).
[15:46:12.811] <TB2>     INFO: 2479420 events read in total (96670ms).
[15:46:31.948] <TB2>     INFO: 2974400 events read in total (115808ms).
[15:46:31.986] <TB2>     INFO: Test took 116910ms.
[15:46:32.063] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:32.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:33.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:35.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:37.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:38.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:40.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:41.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:43.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:44.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:46.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:47.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:49.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:51.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:52.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:54.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:55.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:57.287] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400760832
[15:46:57.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:46:57.364] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:46:57.364] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 141 (-1/-1) hits flags = 528 (plus default)
[15:46:57.375] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:46:57.375] <TB2>     INFO:     run 1 of 1
[15:46:57.375] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:46:57.722] <TB2>     INFO: Expecting 2953600 events.
[15:47:47.448] <TB2>     INFO: 1262000 events read in total (49012ms).
[15:48:35.981] <TB2>     INFO: 2488955 events read in total (97545ms).
[15:48:54.734] <TB2>     INFO: 2953600 events read in total (116299ms).
[15:48:54.771] <TB2>     INFO: Test took 117397ms.
[15:48:54.847] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:55.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:56.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:58.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:59.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:01.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:02.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:49:04.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:49:05.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:49:07.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:08.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:10.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:11.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:13.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:15.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:16.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:18.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:19.679] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400760832
[15:49:19.680] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:49:19.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:49:19.754] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 141 (-1/-1) hits flags = 528 (plus default)
[15:49:19.765] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:49:19.765] <TB2>     INFO:     run 1 of 1
[15:49:19.765] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:20.108] <TB2>     INFO: Expecting 2953600 events.
[15:50:10.176] <TB2>     INFO: 1261270 events read in total (49353ms).
[15:50:59.822] <TB2>     INFO: 2488050 events read in total (98999ms).
[15:51:18.489] <TB2>     INFO: 2953600 events read in total (117666ms).
[15:51:18.523] <TB2>     INFO: Test took 118758ms.
[15:51:18.593] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:18.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:20.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:21.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:23.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:24.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:26.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:28.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:29.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:31.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:32.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:34.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:35.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:37.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:38.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:40.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:42.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:43.608] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400764928
[15:51:43.609] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.0684, thr difference RMS: 1.37232
[15:51:43.609] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.44459, thr difference RMS: 1.37994
[15:51:43.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.23979, thr difference RMS: 1.54407
[15:51:43.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.71867, thr difference RMS: 1.30463
[15:51:43.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.95218, thr difference RMS: 1.23913
[15:51:43.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.44361, thr difference RMS: 1.26825
[15:51:43.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.11052, thr difference RMS: 1.42406
[15:51:43.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.51943, thr difference RMS: 1.30557
[15:51:43.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.7, thr difference RMS: 1.46206
[15:51:43.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.85293, thr difference RMS: 1.68446
[15:51:43.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.19856, thr difference RMS: 1.59217
[15:51:43.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.80552, thr difference RMS: 1.57812
[15:51:43.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.30884, thr difference RMS: 1.24216
[15:51:43.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.5427, thr difference RMS: 1.17151
[15:51:43.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.16761, thr difference RMS: 1.54517
[15:51:43.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.99591, thr difference RMS: 1.29857
[15:51:43.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.02339, thr difference RMS: 1.35829
[15:51:43.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.43985, thr difference RMS: 1.39171
[15:51:43.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.12439, thr difference RMS: 1.54079
[15:51:43.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.64207, thr difference RMS: 1.32746
[15:51:43.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.9729, thr difference RMS: 1.25424
[15:51:43.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.47122, thr difference RMS: 1.25141
[15:51:43.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.07413, thr difference RMS: 1.44068
[15:51:43.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.38089, thr difference RMS: 1.31797
[15:51:43.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.70403, thr difference RMS: 1.48314
[15:51:43.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.78549, thr difference RMS: 1.6549
[15:51:43.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.17117, thr difference RMS: 1.56212
[15:51:43.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.87965, thr difference RMS: 1.58513
[15:51:43.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.2821, thr difference RMS: 1.20922
[15:51:43.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.50756, thr difference RMS: 1.16334
[15:51:43.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.20427, thr difference RMS: 1.51686
[15:51:43.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.01853, thr difference RMS: 1.2986
[15:51:43.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.03481, thr difference RMS: 1.36619
[15:51:43.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.51268, thr difference RMS: 1.39268
[15:51:43.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.13556, thr difference RMS: 1.55075
[15:51:43.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65025, thr difference RMS: 1.31812
[15:51:43.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.16189, thr difference RMS: 1.24466
[15:51:43.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.55573, thr difference RMS: 1.23887
[15:51:43.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.1893, thr difference RMS: 1.41312
[15:51:43.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.33457, thr difference RMS: 1.28342
[15:51:43.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.69149, thr difference RMS: 1.46952
[15:51:43.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.83114, thr difference RMS: 1.65461
[15:51:43.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.23845, thr difference RMS: 1.56987
[15:51:43.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.91721, thr difference RMS: 1.56226
[15:51:43.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.42193, thr difference RMS: 1.23006
[15:51:43.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.58099, thr difference RMS: 1.16087
[15:51:43.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.36613, thr difference RMS: 1.53969
[15:51:43.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.17874, thr difference RMS: 1.26939
[15:51:43.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.01808, thr difference RMS: 1.36153
[15:51:43.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.54466, thr difference RMS: 1.38946
[15:51:43.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.09988, thr difference RMS: 1.53639
[15:51:43.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.63992, thr difference RMS: 1.32004
[15:51:43.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.30865, thr difference RMS: 1.25355
[15:51:43.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.56098, thr difference RMS: 1.24535
[15:51:43.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.24222, thr difference RMS: 1.42074
[15:51:43.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.23303, thr difference RMS: 1.27867
[15:51:43.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.73596, thr difference RMS: 1.44984
[15:51:43.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.92788, thr difference RMS: 1.66722
[15:51:43.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.24583, thr difference RMS: 1.57016
[15:51:43.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.08471, thr difference RMS: 1.59195
[15:51:43.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.48975, thr difference RMS: 1.21738
[15:51:43.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.71113, thr difference RMS: 1.16523
[15:51:43.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.44965, thr difference RMS: 1.52844
[15:51:43.622] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.33179, thr difference RMS: 1.26487
[15:51:43.727] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:51:43.730] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2021 seconds
[15:51:43.730] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:51:44.433] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:51:44.434] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:51:44.436] <TB2>     INFO: ######################################################################
[15:51:44.436] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:51:44.436] <TB2>     INFO: ######################################################################
[15:51:44.437] <TB2>     INFO:    ----------------------------------------------------------------------
[15:51:44.437] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:51:44.437] <TB2>     INFO:    ----------------------------------------------------------------------
[15:51:44.437] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:51:44.449] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:51:44.449] <TB2>     INFO:     run 1 of 1
[15:51:44.449] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:44.792] <TB2>     INFO: Expecting 59072000 events.
[15:52:14.157] <TB2>     INFO: 1072800 events read in total (28650ms).
[15:52:42.605] <TB2>     INFO: 2141200 events read in total (57098ms).
[15:53:11.098] <TB2>     INFO: 3210000 events read in total (85591ms).
[15:53:39.811] <TB2>     INFO: 4281800 events read in total (114304ms).
[15:54:07.658] <TB2>     INFO: 5350000 events read in total (142151ms).
[15:54:35.625] <TB2>     INFO: 6419400 events read in total (170118ms).
[15:55:04.185] <TB2>     INFO: 7491200 events read in total (198678ms).
[15:55:32.810] <TB2>     INFO: 8559400 events read in total (227303ms).
[15:56:01.436] <TB2>     INFO: 9628200 events read in total (255929ms).
[15:56:30.009] <TB2>     INFO: 10701000 events read in total (284502ms).
[15:56:58.585] <TB2>     INFO: 11769800 events read in total (313078ms).
[15:57:27.224] <TB2>     INFO: 12840200 events read in total (341717ms).
[15:57:55.873] <TB2>     INFO: 13911200 events read in total (370366ms).
[15:58:24.305] <TB2>     INFO: 14979800 events read in total (398798ms).
[15:58:51.815] <TB2>     INFO: 16052400 events read in total (426308ms).
[15:59:20.519] <TB2>     INFO: 17121200 events read in total (455012ms).
[15:59:49.194] <TB2>     INFO: 18189800 events read in total (483687ms).
[16:00:17.662] <TB2>     INFO: 19262400 events read in total (512155ms).
[16:00:46.327] <TB2>     INFO: 20331600 events read in total (540820ms).
[16:01:14.801] <TB2>     INFO: 21400600 events read in total (569294ms).
[16:01:43.244] <TB2>     INFO: 22472200 events read in total (597737ms).
[16:02:10.813] <TB2>     INFO: 23541000 events read in total (625306ms).
[16:02:39.508] <TB2>     INFO: 24610200 events read in total (654001ms).
[16:03:08.190] <TB2>     INFO: 25682000 events read in total (682683ms).
[16:03:36.903] <TB2>     INFO: 26750600 events read in total (711396ms).
[16:04:05.640] <TB2>     INFO: 27820800 events read in total (740133ms).
[16:04:34.380] <TB2>     INFO: 28891600 events read in total (768873ms).
[16:05:02.207] <TB2>     INFO: 29960200 events read in total (796700ms).
[16:05:29.941] <TB2>     INFO: 31030200 events read in total (824434ms).
[16:05:58.585] <TB2>     INFO: 32101200 events read in total (853078ms).
[16:06:30.808] <TB2>     INFO: 33169800 events read in total (885301ms).
[16:06:59.358] <TB2>     INFO: 34240600 events read in total (913851ms).
[16:07:27.892] <TB2>     INFO: 35310600 events read in total (942385ms).
[16:07:56.570] <TB2>     INFO: 36379000 events read in total (971063ms).
[16:08:25.251] <TB2>     INFO: 37449600 events read in total (999744ms).
[16:08:53.925] <TB2>     INFO: 38519400 events read in total (1028418ms).
[16:09:22.546] <TB2>     INFO: 39587000 events read in total (1057039ms).
[16:09:51.197] <TB2>     INFO: 40656400 events read in total (1085690ms).
[16:10:19.990] <TB2>     INFO: 41727200 events read in total (1114483ms).
[16:10:48.654] <TB2>     INFO: 42795400 events read in total (1143147ms).
[16:11:17.334] <TB2>     INFO: 43863400 events read in total (1171827ms).
[16:11:46.019] <TB2>     INFO: 44933800 events read in total (1200512ms).
[16:12:14.803] <TB2>     INFO: 46003000 events read in total (1229296ms).
[16:12:43.588] <TB2>     INFO: 47070600 events read in total (1258081ms).
[16:13:12.439] <TB2>     INFO: 48139600 events read in total (1286932ms).
[16:13:41.230] <TB2>     INFO: 49210400 events read in total (1315723ms).
[16:14:10.044] <TB2>     INFO: 50278600 events read in total (1344537ms).
[16:14:38.738] <TB2>     INFO: 51346200 events read in total (1373231ms).
[16:15:07.454] <TB2>     INFO: 52416000 events read in total (1401947ms).
[16:15:36.273] <TB2>     INFO: 53485600 events read in total (1430766ms).
[16:16:04.966] <TB2>     INFO: 54553600 events read in total (1459460ms).
[16:16:33.567] <TB2>     INFO: 55621600 events read in total (1488060ms).
[16:17:02.258] <TB2>     INFO: 56694000 events read in total (1516751ms).
[16:17:30.581] <TB2>     INFO: 57762000 events read in total (1545074ms).
[16:17:59.256] <TB2>     INFO: 58830600 events read in total (1573749ms).
[16:18:05.953] <TB2>     INFO: 59072000 events read in total (1580446ms).
[16:18:05.974] <TB2>     INFO: Test took 1581525ms.
[16:18:06.031] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:06.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:06.160] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:07.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:18:07.329] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:08.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:18:08.509] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:09.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:18:09.690] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:10.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:18:10.877] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:12.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:18:12.054] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:13.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:18:13.202] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:14.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:18:14.375] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:15.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:18:15.549] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:16.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:18:16.725] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:17.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:18:17.914] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:19.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:18:19.085] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:20.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:18:20.263] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:21.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:18:21.415] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:22.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:18:22.577] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:23.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:18:23.754] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:18:24.938] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495157248
[16:18:24.980] <TB2>     INFO: PixTestScurves::scurves() done 
[16:18:24.980] <TB2>     INFO: Vcal mean:  35.11  35.09  35.06  35.04  35.07  35.10  35.06  35.08  35.07  35.09  35.08  35.07  35.09  35.09  35.07  35.02 
[16:18:24.980] <TB2>     INFO: Vcal RMS:    1.02   0.68   0.86   0.87   0.66   0.66   0.63   0.65   0.67   0.93   0.90   0.58   0.64   0.57   0.67   0.66 
[16:18:24.980] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:18:25.057] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:18:25.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:18:25.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:18:25.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:18:25.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:18:25.058] <TB2>     INFO: ######################################################################
[16:18:25.058] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:18:25.058] <TB2>     INFO: ######################################################################
[16:18:25.063] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:18:25.406] <TB2>     INFO: Expecting 41600 events.
[16:18:29.480] <TB2>     INFO: 41600 events read in total (3348ms).
[16:18:29.480] <TB2>     INFO: Test took 4417ms.
[16:18:29.488] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:29.488] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[16:18:29.488] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 47, 79] has eff 0/10
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 47, 79]
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 48, 79] has eff 0/10
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 48, 79]
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 43, 53] has eff 0/10
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 43, 53]
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 3, 25] has eff 0/10
[16:18:29.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 3, 25]
[16:18:29.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 44, 6] has eff 0/10
[16:18:29.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 44, 6]
[16:18:29.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 49, 65] has eff 0/10
[16:18:29.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 49, 65]
[16:18:29.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[16:18:29.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:18:29.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:18:29.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:18:29.837] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:18:30.188] <TB2>     INFO: Expecting 41600 events.
[16:18:34.313] <TB2>     INFO: 41600 events read in total (3410ms).
[16:18:34.314] <TB2>     INFO: Test took 4477ms.
[16:18:34.322] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:34.322] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[16:18:34.322] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.457
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 185
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.95
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.809
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.202
[16:18:34.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 187
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.028
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.176
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.637
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 165
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.419
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 182
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.345
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.871
[16:18:34.328] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.804
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.595
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 191
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.158
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 189
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.773
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.859
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.055
[16:18:34.329] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[16:18:34.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:18:34.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:18:34.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:18:34.415] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:18:34.760] <TB2>     INFO: Expecting 41600 events.
[16:18:38.910] <TB2>     INFO: 41600 events read in total (3434ms).
[16:18:38.910] <TB2>     INFO: Test took 4495ms.
[16:18:38.918] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:38.918] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[16:18:38.918] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:18:38.922] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 6
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4603
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 86
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7366
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 89
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.922
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1142
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7901
[16:18:38.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,50] phvalue 77
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9309
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 90
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.6722
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 54
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3047
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,50] phvalue 87
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2893
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 82
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.5584
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,62] phvalue 91
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2704
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 73
[16:18:38.924] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8841
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6431
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 88
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4765
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 81
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9442
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 86
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3458
[16:18:38.925] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 84
[16:18:38.928] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 0 0
[16:18:39.339] <TB2>     INFO: Expecting 2560 events.
[16:18:40.298] <TB2>     INFO: 2560 events read in total (244ms).
[16:18:40.300] <TB2>     INFO: Test took 1372ms.
[16:18:40.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:40.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[16:18:40.808] <TB2>     INFO: Expecting 2560 events.
[16:18:41.766] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:41.767] <TB2>     INFO: Test took 1467ms.
[16:18:41.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:41.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[16:18:42.275] <TB2>     INFO: Expecting 2560 events.
[16:18:43.233] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:43.233] <TB2>     INFO: Test took 1466ms.
[16:18:43.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:43.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[16:18:43.741] <TB2>     INFO: Expecting 2560 events.
[16:18:44.700] <TB2>     INFO: 2560 events read in total (244ms).
[16:18:44.700] <TB2>     INFO: Test took 1466ms.
[16:18:44.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:44.700] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 50, 4 4
[16:18:45.212] <TB2>     INFO: Expecting 2560 events.
[16:18:46.169] <TB2>     INFO: 2560 events read in total (242ms).
[16:18:46.169] <TB2>     INFO: Test took 1469ms.
[16:18:46.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:46.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 5 5
[16:18:46.677] <TB2>     INFO: Expecting 2560 events.
[16:18:47.634] <TB2>     INFO: 2560 events read in total (242ms).
[16:18:47.634] <TB2>     INFO: Test took 1464ms.
[16:18:47.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:47.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[16:18:48.142] <TB2>     INFO: Expecting 2560 events.
[16:18:49.106] <TB2>     INFO: 2560 events read in total (249ms).
[16:18:49.106] <TB2>     INFO: Test took 1471ms.
[16:18:49.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:49.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 50, 7 7
[16:18:49.614] <TB2>     INFO: Expecting 2560 events.
[16:18:50.572] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:50.572] <TB2>     INFO: Test took 1465ms.
[16:18:50.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:50.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[16:18:51.080] <TB2>     INFO: Expecting 2560 events.
[16:18:52.038] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:52.038] <TB2>     INFO: Test took 1465ms.
[16:18:52.038] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:52.038] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 62, 9 9
[16:18:52.546] <TB2>     INFO: Expecting 2560 events.
[16:18:53.503] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:53.504] <TB2>     INFO: Test took 1465ms.
[16:18:53.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:53.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[16:18:54.013] <TB2>     INFO: Expecting 2560 events.
[16:18:54.971] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:54.971] <TB2>     INFO: Test took 1465ms.
[16:18:54.972] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:54.972] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 11 11
[16:18:55.479] <TB2>     INFO: Expecting 2560 events.
[16:18:56.437] <TB2>     INFO: 2560 events read in total (243ms).
[16:18:56.437] <TB2>     INFO: Test took 1465ms.
[16:18:56.438] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:56.438] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 12 12
[16:18:56.945] <TB2>     INFO: Expecting 2560 events.
[16:18:57.903] <TB2>     INFO: 2560 events read in total (244ms).
[16:18:57.904] <TB2>     INFO: Test took 1466ms.
[16:18:57.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:57.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[16:18:58.412] <TB2>     INFO: Expecting 2560 events.
[16:18:59.370] <TB2>     INFO: 2560 events read in total (244ms).
[16:18:59.370] <TB2>     INFO: Test took 1465ms.
[16:18:59.371] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:59.371] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 14 14
[16:18:59.878] <TB2>     INFO: Expecting 2560 events.
[16:19:00.841] <TB2>     INFO: 2560 events read in total (242ms).
[16:19:00.842] <TB2>     INFO: Test took 1471ms.
[16:19:00.842] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:00.843] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 15 15
[16:19:01.351] <TB2>     INFO: Expecting 2560 events.
[16:19:02.308] <TB2>     INFO: 2560 events read in total (243ms).
[16:19:02.309] <TB2>     INFO: Test took 1466ms.
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:19:02.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[16:19:02.313] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:02.818] <TB2>     INFO: Expecting 655360 events.
[16:19:14.629] <TB2>     INFO: 655360 events read in total (11096ms).
[16:19:14.640] <TB2>     INFO: Expecting 655360 events.
[16:19:26.242] <TB2>     INFO: 655360 events read in total (11038ms).
[16:19:26.257] <TB2>     INFO: Expecting 655360 events.
[16:19:37.846] <TB2>     INFO: 655360 events read in total (11029ms).
[16:19:37.867] <TB2>     INFO: Expecting 655360 events.
[16:19:49.432] <TB2>     INFO: 655360 events read in total (11003ms).
[16:19:49.455] <TB2>     INFO: Expecting 655360 events.
[16:20:01.073] <TB2>     INFO: 655360 events read in total (11058ms).
[16:20:01.102] <TB2>     INFO: Expecting 655360 events.
[16:20:12.704] <TB2>     INFO: 655360 events read in total (11057ms).
[16:20:12.736] <TB2>     INFO: Expecting 655360 events.
[16:20:24.338] <TB2>     INFO: 655360 events read in total (11050ms).
[16:20:24.376] <TB2>     INFO: Expecting 655360 events.
[16:20:35.004] <TB2>     INFO: 655360 events read in total (11090ms).
[16:20:36.044] <TB2>     INFO: Expecting 655360 events.
[16:20:47.672] <TB2>     INFO: 655360 events read in total (11088ms).
[16:20:47.718] <TB2>     INFO: Expecting 655360 events.
[16:20:59.345] <TB2>     INFO: 655360 events read in total (11097ms).
[16:20:59.396] <TB2>     INFO: Expecting 655360 events.
[16:21:11.025] <TB2>     INFO: 655360 events read in total (11103ms).
[16:21:11.079] <TB2>     INFO: Expecting 655360 events.
[16:21:22.689] <TB2>     INFO: 655360 events read in total (11081ms).
[16:21:22.749] <TB2>     INFO: Expecting 655360 events.
[16:21:34.457] <TB2>     INFO: 655360 events read in total (11182ms).
[16:21:34.523] <TB2>     INFO: Expecting 655360 events.
[16:21:46.154] <TB2>     INFO: 655360 events read in total (11104ms).
[16:21:46.220] <TB2>     INFO: Expecting 655360 events.
[16:21:57.854] <TB2>     INFO: 655360 events read in total (11108ms).
[16:21:57.976] <TB2>     INFO: Expecting 655360 events.
[16:22:09.595] <TB2>     INFO: 655360 events read in total (11094ms).
[16:22:09.677] <TB2>     INFO: Test took 187364ms.
[16:22:09.772] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:10.078] <TB2>     INFO: Expecting 655360 events.
[16:22:21.877] <TB2>     INFO: 655360 events read in total (11084ms).
[16:22:21.888] <TB2>     INFO: Expecting 655360 events.
[16:22:33.597] <TB2>     INFO: 655360 events read in total (11136ms).
[16:22:33.612] <TB2>     INFO: Expecting 655360 events.
[16:22:45.180] <TB2>     INFO: 655360 events read in total (11001ms).
[16:22:45.199] <TB2>     INFO: Expecting 655360 events.
[16:22:56.806] <TB2>     INFO: 655360 events read in total (11045ms).
[16:22:56.829] <TB2>     INFO: Expecting 655360 events.
[16:23:08.384] <TB2>     INFO: 655360 events read in total (11021ms).
[16:23:08.411] <TB2>     INFO: Expecting 655360 events.
[16:23:19.966] <TB2>     INFO: 655360 events read in total (11001ms).
[16:23:19.999] <TB2>     INFO: Expecting 655360 events.
[16:23:31.680] <TB2>     INFO: 655360 events read in total (11130ms).
[16:23:31.717] <TB2>     INFO: Expecting 655360 events.
[16:23:43.288] <TB2>     INFO: 655360 events read in total (11026ms).
[16:23:43.328] <TB2>     INFO: Expecting 655360 events.
[16:23:55.053] <TB2>     INFO: 655360 events read in total (11190ms).
[16:23:55.100] <TB2>     INFO: Expecting 655360 events.
[16:24:06.703] <TB2>     INFO: 655360 events read in total (11070ms).
[16:24:06.752] <TB2>     INFO: Expecting 655360 events.
[16:24:18.389] <TB2>     INFO: 655360 events read in total (11105ms).
[16:24:18.443] <TB2>     INFO: Expecting 655360 events.
[16:24:30.101] <TB2>     INFO: 655360 events read in total (11131ms).
[16:24:30.159] <TB2>     INFO: Expecting 655360 events.
[16:24:41.767] <TB2>     INFO: 655360 events read in total (11082ms).
[16:24:41.828] <TB2>     INFO: Expecting 655360 events.
[16:24:53.630] <TB2>     INFO: 655360 events read in total (11275ms).
[16:24:53.698] <TB2>     INFO: Expecting 655360 events.
[16:25:05.331] <TB2>     INFO: 655360 events read in total (11107ms).
[16:25:05.401] <TB2>     INFO: Expecting 655360 events.
[16:25:16.996] <TB2>     INFO: 655360 events read in total (11069ms).
[16:25:17.150] <TB2>     INFO: Test took 187378ms.
[16:25:17.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:25:17.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:25:17.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:25:17.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:25:17.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:25:17.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:25:17.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:25:17.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:25:17.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:25:17.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:25:17.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:25:17.334] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:25:17.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:25:17.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:25:17.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.336] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:25:17.336] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:17.336] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:25:17.336] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.343] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.350] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.357] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:25:17.364] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:25:17.371] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.378] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.385] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.392] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.399] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.406] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:25:17.413] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.420] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.427] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.434] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:25:17.441] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:25:17.448] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:25:17.455] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:25:17.462] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:25:17.469] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:25:17.476] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:25:17.483] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.490] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.497] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.505] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.512] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:17.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C0.dat
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C1.dat
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C2.dat
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C3.dat
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C4.dat
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C5.dat
[16:25:17.549] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C6.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C7.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C8.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C9.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C10.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C11.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C12.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C13.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C14.dat
[16:25:17.550] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//dacParameters35_C15.dat
[16:25:17.897] <TB2>     INFO: Expecting 41600 events.
[16:25:21.751] <TB2>     INFO: 41600 events read in total (3139ms).
[16:25:21.751] <TB2>     INFO: Test took 4198ms.
[16:25:22.402] <TB2>     INFO: Expecting 41600 events.
[16:25:26.245] <TB2>     INFO: 41600 events read in total (3128ms).
[16:25:26.245] <TB2>     INFO: Test took 4190ms.
[16:25:26.897] <TB2>     INFO: Expecting 41600 events.
[16:25:30.724] <TB2>     INFO: 41600 events read in total (3112ms).
[16:25:30.725] <TB2>     INFO: Test took 4174ms.
[16:25:31.029] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:31.161] <TB2>     INFO: Expecting 2560 events.
[16:25:32.119] <TB2>     INFO: 2560 events read in total (243ms).
[16:25:32.120] <TB2>     INFO: Test took 1091ms.
[16:25:32.122] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:32.630] <TB2>     INFO: Expecting 2560 events.
[16:25:33.586] <TB2>     INFO: 2560 events read in total (241ms).
[16:25:33.587] <TB2>     INFO: Test took 1465ms.
[16:25:33.589] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:34.095] <TB2>     INFO: Expecting 2560 events.
[16:25:35.053] <TB2>     INFO: 2560 events read in total (243ms).
[16:25:35.054] <TB2>     INFO: Test took 1465ms.
[16:25:35.056] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:35.562] <TB2>     INFO: Expecting 2560 events.
[16:25:36.520] <TB2>     INFO: 2560 events read in total (243ms).
[16:25:36.520] <TB2>     INFO: Test took 1464ms.
[16:25:36.523] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:37.030] <TB2>     INFO: Expecting 2560 events.
[16:25:37.988] <TB2>     INFO: 2560 events read in total (243ms).
[16:25:37.988] <TB2>     INFO: Test took 1465ms.
[16:25:37.990] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:38.497] <TB2>     INFO: Expecting 2560 events.
[16:25:39.455] <TB2>     INFO: 2560 events read in total (243ms).
[16:25:39.456] <TB2>     INFO: Test took 1466ms.
[16:25:39.458] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:39.964] <TB2>     INFO: Expecting 2560 events.
[16:25:40.923] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:40.923] <TB2>     INFO: Test took 1465ms.
[16:25:40.925] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:41.437] <TB2>     INFO: Expecting 2560 events.
[16:25:42.398] <TB2>     INFO: 2560 events read in total (246ms).
[16:25:42.398] <TB2>     INFO: Test took 1473ms.
[16:25:42.400] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:42.907] <TB2>     INFO: Expecting 2560 events.
[16:25:43.867] <TB2>     INFO: 2560 events read in total (246ms).
[16:25:43.868] <TB2>     INFO: Test took 1468ms.
[16:25:43.869] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:44.376] <TB2>     INFO: Expecting 2560 events.
[16:25:45.335] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:45.335] <TB2>     INFO: Test took 1466ms.
[16:25:45.337] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:45.845] <TB2>     INFO: Expecting 2560 events.
[16:25:46.803] <TB2>     INFO: 2560 events read in total (243ms).
[16:25:46.804] <TB2>     INFO: Test took 1467ms.
[16:25:46.806] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:47.312] <TB2>     INFO: Expecting 2560 events.
[16:25:48.275] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:48.276] <TB2>     INFO: Test took 1470ms.
[16:25:48.278] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:48.785] <TB2>     INFO: Expecting 2560 events.
[16:25:49.744] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:49.744] <TB2>     INFO: Test took 1466ms.
[16:25:49.747] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:50.254] <TB2>     INFO: Expecting 2560 events.
[16:25:51.213] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:51.213] <TB2>     INFO: Test took 1466ms.
[16:25:51.215] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:51.722] <TB2>     INFO: Expecting 2560 events.
[16:25:52.681] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:52.681] <TB2>     INFO: Test took 1466ms.
[16:25:52.683] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:53.190] <TB2>     INFO: Expecting 2560 events.
[16:25:54.148] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:54.149] <TB2>     INFO: Test took 1466ms.
[16:25:54.152] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:54.657] <TB2>     INFO: Expecting 2560 events.
[16:25:55.616] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:55.616] <TB2>     INFO: Test took 1464ms.
[16:25:55.618] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:56.124] <TB2>     INFO: Expecting 2560 events.
[16:25:57.083] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:57.083] <TB2>     INFO: Test took 1465ms.
[16:25:57.085] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:57.593] <TB2>     INFO: Expecting 2560 events.
[16:25:58.552] <TB2>     INFO: 2560 events read in total (244ms).
[16:25:58.553] <TB2>     INFO: Test took 1468ms.
[16:25:58.556] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:59.061] <TB2>     INFO: Expecting 2560 events.
[16:26:00.018] <TB2>     INFO: 2560 events read in total (242ms).
[16:26:00.019] <TB2>     INFO: Test took 1463ms.
[16:26:00.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:00.527] <TB2>     INFO: Expecting 2560 events.
[16:26:01.486] <TB2>     INFO: 2560 events read in total (244ms).
[16:26:01.486] <TB2>     INFO: Test took 1464ms.
[16:26:01.488] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:01.995] <TB2>     INFO: Expecting 2560 events.
[16:26:02.966] <TB2>     INFO: 2560 events read in total (257ms).
[16:26:02.967] <TB2>     INFO: Test took 1479ms.
[16:26:02.970] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:03.475] <TB2>     INFO: Expecting 2560 events.
[16:26:04.433] <TB2>     INFO: 2560 events read in total (243ms).
[16:26:04.434] <TB2>     INFO: Test took 1464ms.
[16:26:04.437] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:04.942] <TB2>     INFO: Expecting 2560 events.
[16:26:05.905] <TB2>     INFO: 2560 events read in total (248ms).
[16:26:05.906] <TB2>     INFO: Test took 1470ms.
[16:26:05.908] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:06.414] <TB2>     INFO: Expecting 2560 events.
[16:26:07.373] <TB2>     INFO: 2560 events read in total (244ms).
[16:26:07.373] <TB2>     INFO: Test took 1465ms.
[16:26:07.375] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:07.882] <TB2>     INFO: Expecting 2560 events.
[16:26:08.839] <TB2>     INFO: 2560 events read in total (243ms).
[16:26:08.840] <TB2>     INFO: Test took 1465ms.
[16:26:08.842] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:09.348] <TB2>     INFO: Expecting 2560 events.
[16:26:10.306] <TB2>     INFO: 2560 events read in total (243ms).
[16:26:10.307] <TB2>     INFO: Test took 1465ms.
[16:26:10.309] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:10.815] <TB2>     INFO: Expecting 2560 events.
[16:26:11.775] <TB2>     INFO: 2560 events read in total (246ms).
[16:26:11.775] <TB2>     INFO: Test took 1466ms.
[16:26:11.778] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:12.285] <TB2>     INFO: Expecting 2560 events.
[16:26:13.243] <TB2>     INFO: 2560 events read in total (243ms).
[16:26:13.244] <TB2>     INFO: Test took 1467ms.
[16:26:13.246] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:13.752] <TB2>     INFO: Expecting 2560 events.
[16:26:14.710] <TB2>     INFO: 2560 events read in total (243ms).
[16:26:14.711] <TB2>     INFO: Test took 1466ms.
[16:26:14.712] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:15.220] <TB2>     INFO: Expecting 2560 events.
[16:26:16.180] <TB2>     INFO: 2560 events read in total (245ms).
[16:26:16.180] <TB2>     INFO: Test took 1468ms.
[16:26:16.184] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:16.689] <TB2>     INFO: Expecting 2560 events.
[16:26:17.648] <TB2>     INFO: 2560 events read in total (244ms).
[16:26:17.649] <TB2>     INFO: Test took 1466ms.
[16:26:18.672] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[16:26:18.673] <TB2>     INFO: PH scale (per ROC):    79  79  79  82  87  83  80  80  76  68  80  98  86  90  83  85
[16:26:18.673] <TB2>     INFO: PH offset (per ROC):  161 162 176 167 165 159 190 161 170 163 176 163 157 161 160 160
[16:26:18.849] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:26:18.852] <TB2>     INFO: ######################################################################
[16:26:18.852] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:26:18.852] <TB2>     INFO: ######################################################################
[16:26:18.852] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:26:18.867] <TB2>     INFO: scanning low vcal = 10
[16:26:19.212] <TB2>     INFO: Expecting 41600 events.
[16:26:22.933] <TB2>     INFO: 41600 events read in total (3006ms).
[16:26:22.934] <TB2>     INFO: Test took 4067ms.
[16:26:22.937] <TB2>     INFO: scanning low vcal = 20
[16:26:23.441] <TB2>     INFO: Expecting 41600 events.
[16:26:27.152] <TB2>     INFO: 41600 events read in total (2995ms).
[16:26:27.152] <TB2>     INFO: Test took 4215ms.
[16:26:27.153] <TB2>     INFO: scanning low vcal = 30
[16:26:27.661] <TB2>     INFO: Expecting 41600 events.
[16:26:31.385] <TB2>     INFO: 41600 events read in total (3009ms).
[16:26:31.386] <TB2>     INFO: Test took 4233ms.
[16:26:31.388] <TB2>     INFO: scanning low vcal = 40
[16:26:31.891] <TB2>     INFO: Expecting 41600 events.
[16:26:36.143] <TB2>     INFO: 41600 events read in total (3537ms).
[16:26:36.144] <TB2>     INFO: Test took 4756ms.
[16:26:36.147] <TB2>     INFO: scanning low vcal = 50
[16:26:36.568] <TB2>     INFO: Expecting 41600 events.
[16:26:40.845] <TB2>     INFO: 41600 events read in total (3562ms).
[16:26:40.846] <TB2>     INFO: Test took 4699ms.
[16:26:40.850] <TB2>     INFO: scanning low vcal = 60
[16:26:41.274] <TB2>     INFO: Expecting 41600 events.
[16:26:45.560] <TB2>     INFO: 41600 events read in total (3572ms).
[16:26:45.561] <TB2>     INFO: Test took 4711ms.
[16:26:45.564] <TB2>     INFO: scanning low vcal = 70
[16:26:45.988] <TB2>     INFO: Expecting 41600 events.
[16:26:50.252] <TB2>     INFO: 41600 events read in total (3549ms).
[16:26:50.253] <TB2>     INFO: Test took 4689ms.
[16:26:50.256] <TB2>     INFO: scanning low vcal = 80
[16:26:50.679] <TB2>     INFO: Expecting 41600 events.
[16:26:54.932] <TB2>     INFO: 41600 events read in total (3538ms).
[16:26:54.933] <TB2>     INFO: Test took 4677ms.
[16:26:54.937] <TB2>     INFO: scanning low vcal = 90
[16:26:55.359] <TB2>     INFO: Expecting 41600 events.
[16:26:59.605] <TB2>     INFO: 41600 events read in total (3531ms).
[16:26:59.606] <TB2>     INFO: Test took 4669ms.
[16:26:59.609] <TB2>     INFO: scanning low vcal = 100
[16:27:00.032] <TB2>     INFO: Expecting 41600 events.
[16:27:04.404] <TB2>     INFO: 41600 events read in total (3657ms).
[16:27:04.405] <TB2>     INFO: Test took 4796ms.
[16:27:04.407] <TB2>     INFO: scanning low vcal = 110
[16:27:04.834] <TB2>     INFO: Expecting 41600 events.
[16:27:09.135] <TB2>     INFO: 41600 events read in total (3586ms).
[16:27:09.136] <TB2>     INFO: Test took 4728ms.
[16:27:09.139] <TB2>     INFO: scanning low vcal = 120
[16:27:09.559] <TB2>     INFO: Expecting 41600 events.
[16:27:13.844] <TB2>     INFO: 41600 events read in total (3570ms).
[16:27:13.844] <TB2>     INFO: Test took 4705ms.
[16:27:13.847] <TB2>     INFO: scanning low vcal = 130
[16:27:14.266] <TB2>     INFO: Expecting 41600 events.
[16:27:18.518] <TB2>     INFO: 41600 events read in total (3537ms).
[16:27:18.519] <TB2>     INFO: Test took 4672ms.
[16:27:18.522] <TB2>     INFO: scanning low vcal = 140
[16:27:18.948] <TB2>     INFO: Expecting 41600 events.
[16:27:23.200] <TB2>     INFO: 41600 events read in total (3538ms).
[16:27:23.201] <TB2>     INFO: Test took 4679ms.
[16:27:23.203] <TB2>     INFO: scanning low vcal = 150
[16:27:23.628] <TB2>     INFO: Expecting 41600 events.
[16:27:27.883] <TB2>     INFO: 41600 events read in total (3540ms).
[16:27:27.883] <TB2>     INFO: Test took 4679ms.
[16:27:27.887] <TB2>     INFO: scanning low vcal = 160
[16:27:28.315] <TB2>     INFO: Expecting 41600 events.
[16:27:32.559] <TB2>     INFO: 41600 events read in total (3530ms).
[16:27:32.559] <TB2>     INFO: Test took 4672ms.
[16:27:32.562] <TB2>     INFO: scanning low vcal = 170
[16:27:32.987] <TB2>     INFO: Expecting 41600 events.
[16:27:37.260] <TB2>     INFO: 41600 events read in total (3558ms).
[16:27:37.261] <TB2>     INFO: Test took 4699ms.
[16:27:37.265] <TB2>     INFO: scanning low vcal = 180
[16:27:37.689] <TB2>     INFO: Expecting 41600 events.
[16:27:42.051] <TB2>     INFO: 41600 events read in total (3648ms).
[16:27:42.052] <TB2>     INFO: Test took 4787ms.
[16:27:42.058] <TB2>     INFO: scanning low vcal = 190
[16:27:42.488] <TB2>     INFO: Expecting 41600 events.
[16:27:46.854] <TB2>     INFO: 41600 events read in total (3651ms).
[16:27:46.855] <TB2>     INFO: Test took 4797ms.
[16:27:46.860] <TB2>     INFO: scanning low vcal = 200
[16:27:47.279] <TB2>     INFO: Expecting 41600 events.
[16:27:51.722] <TB2>     INFO: 41600 events read in total (3727ms).
[16:27:51.723] <TB2>     INFO: Test took 4863ms.
[16:27:51.726] <TB2>     INFO: scanning low vcal = 210
[16:27:52.150] <TB2>     INFO: Expecting 41600 events.
[16:27:56.658] <TB2>     INFO: 41600 events read in total (3793ms).
[16:27:56.660] <TB2>     INFO: Test took 4934ms.
[16:27:56.665] <TB2>     INFO: scanning low vcal = 220
[16:27:57.250] <TB2>     INFO: Expecting 41600 events.
[16:28:02.324] <TB2>     INFO: 41600 events read in total (4359ms).
[16:28:02.333] <TB2>     INFO: Test took 5667ms.
[16:28:02.341] <TB2>     INFO: scanning low vcal = 230
[16:28:02.940] <TB2>     INFO: Expecting 41600 events.
[16:28:07.711] <TB2>     INFO: 41600 events read in total (4052ms).
[16:28:07.712] <TB2>     INFO: Test took 5371ms.
[16:28:07.715] <TB2>     INFO: scanning low vcal = 240
[16:28:08.096] <TB2>     INFO: Expecting 41600 events.
[16:28:12.419] <TB2>     INFO: 41600 events read in total (3608ms).
[16:28:12.421] <TB2>     INFO: Test took 4706ms.
[16:28:12.424] <TB2>     INFO: scanning low vcal = 250
[16:28:12.854] <TB2>     INFO: Expecting 41600 events.
[16:28:17.183] <TB2>     INFO: 41600 events read in total (3614ms).
[16:28:17.184] <TB2>     INFO: Test took 4760ms.
[16:28:17.188] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:28:17.609] <TB2>     INFO: Expecting 41600 events.
[16:28:21.885] <TB2>     INFO: 41600 events read in total (3561ms).
[16:28:21.889] <TB2>     INFO: Test took 4701ms.
[16:28:21.899] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:28:22.301] <TB2>     INFO: Expecting 41600 events.
[16:28:26.618] <TB2>     INFO: 41600 events read in total (3601ms).
[16:28:26.619] <TB2>     INFO: Test took 4719ms.
[16:28:26.622] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:28:27.046] <TB2>     INFO: Expecting 41600 events.
[16:28:31.291] <TB2>     INFO: 41600 events read in total (3528ms).
[16:28:31.291] <TB2>     INFO: Test took 4670ms.
[16:28:31.297] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:28:31.721] <TB2>     INFO: Expecting 41600 events.
[16:28:36.010] <TB2>     INFO: 41600 events read in total (3574ms).
[16:28:36.011] <TB2>     INFO: Test took 4714ms.
[16:28:36.014] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:28:36.438] <TB2>     INFO: Expecting 41600 events.
[16:28:40.732] <TB2>     INFO: 41600 events read in total (3578ms).
[16:28:40.732] <TB2>     INFO: Test took 4718ms.
[16:28:41.273] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:28:41.277] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:28:41.277] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:28:41.277] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:28:41.278] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:28:41.278] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:28:41.278] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:28:41.278] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:28:41.278] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:28:41.279] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:28:41.279] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:28:41.279] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:28:41.279] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:28:41.279] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:28:41.279] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:28:41.280] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:28:41.280] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:29:20.159] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:29:20.159] <TB2>     INFO: non-linearity mean:  0.958 0.964 0.966 0.955 0.960 0.962 0.963 0.958 0.962 0.953 0.969 0.957 0.954 0.954 0.960 0.961
[16:29:20.159] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.007 0.004 0.006 0.007 0.007 0.005 0.005
[16:29:20.159] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:29:20.182] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:29:20.205] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:29:20.227] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:29:20.250] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:29:20.272] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:29:20.295] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:29:20.317] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:29:20.340] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:29:20.362] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:29:20.385] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:29:20.407] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:29:20.430] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:29:20.452] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:29:20.475] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:29:20.498] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-02_FPIXTest-17C-Nebraska-160531-1503_2016-05-31_15h03m_1464724991//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:29:20.520] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[16:29:20.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:29:20.527] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:29:20.528] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:29:20.531] <TB2>     INFO: ######################################################################
[16:29:20.531] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:29:20.531] <TB2>     INFO: ######################################################################
[16:29:20.534] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:29:20.544] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:29:20.544] <TB2>     INFO:     run 1 of 1
[16:29:20.544] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:20.904] <TB2>     INFO: Expecting 3120000 events.
[16:30:11.383] <TB2>     INFO: 1256560 events read in total (49762ms).
[16:31:01.338] <TB2>     INFO: 2506215 events read in total (99718ms).
[16:31:25.717] <TB2>     INFO: 3120000 events read in total (124096ms).
[16:31:25.763] <TB2>     INFO: Test took 125220ms.
[16:31:25.843] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:25.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:27.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:28.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:30.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:31.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:33.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:34.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:35.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:37.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:38.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:40.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:41.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:43.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:44.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:46.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:47.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:49.034] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417038336
[16:31:49.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:31:49.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6666, RMS = 1.95767
[16:31:49.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:31:49.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:31:49.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9071, RMS = 2.38474
[16:31:49.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:31:49.073] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:31:49.074] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.715, RMS = 1.29386
[16:31:49.074] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:31:49.074] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:31:49.074] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2599, RMS = 1.98978
[16:31:49.074] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:31:49.075] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:31:49.075] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5413, RMS = 2.57768
[16:31:49.075] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:31:49.076] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:31:49.076] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.5816, RMS = 2.24659
[16:31:49.076] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[16:31:49.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:31:49.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3078, RMS = 1.21465
[16:31:49.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:31:49.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:31:49.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1602, RMS = 2.29308
[16:31:49.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:31:49.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:31:49.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5212, RMS = 1.88534
[16:31:49.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[16:31:49.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:31:49.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.1471, RMS = 1.90846
[16:31:49.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[16:31:49.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:31:49.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.6595, RMS = 1.55025
[16:31:49.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:31:49.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:31:49.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.8392, RMS = 1.52683
[16:31:49.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[16:31:49.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:31:49.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7018, RMS = 1.3773
[16:31:49.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:31:49.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:31:49.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4378, RMS = 1.71721
[16:31:49.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:31:49.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:31:49.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9046, RMS = 1.41249
[16:31:49.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:31:49.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:31:49.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6937, RMS = 1.65602
[16:31:49.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[16:31:49.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:31:49.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1858, RMS = 1.57885
[16:31:49.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:31:49.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:31:49.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9889, RMS = 2.10992
[16:31:49.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:31:49.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:31:49.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8545, RMS = 1.50073
[16:31:49.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:31:49.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:31:49.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3698, RMS = 1.40035
[16:31:49.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:31:49.086] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:31:49.086] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9332, RMS = 1.34372
[16:31:49.086] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:31:49.086] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:31:49.086] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8691, RMS = 1.3582
[16:31:49.086] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:31:49.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:31:49.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.4697, RMS = 1.50253
[16:31:49.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[16:31:49.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:31:49.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5683, RMS = 1.41305
[16:31:49.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[16:31:49.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:31:49.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.357, RMS = 1.35331
[16:31:49.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:31:49.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:31:49.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7773, RMS = 1.39112
[16:31:49.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:31:49.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:31:49.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6496, RMS = 1.06464
[16:31:49.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:31:49.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:31:49.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6381, RMS = 1.0381
[16:31:49.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:31:49.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:31:49.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5868, RMS = 1.38387
[16:31:49.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:31:49.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:31:49.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6578, RMS = 1.54488
[16:31:49.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:31:49.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:31:49.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6513, RMS = 1.9782
[16:31:49.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:31:49.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:31:49.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9144, RMS = 1.64723
[16:31:49.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:31:49.094] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[16:31:49.094] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[16:31:49.095] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:31:49.194] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:31:49.194] <TB2>     INFO: enter test to run
[16:31:49.194] <TB2>     INFO:   test:  no parameter change
[16:31:49.195] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[16:31:49.195] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:31:49.195] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[16:31:49.195] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:31:49.672] <TB2>    QUIET: Connection to board 141 closed.
[16:31:49.673] <TB2>     INFO: pXar: this is the end, my friend
[16:31:49.673] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
