{
  "name": "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::paddr",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/second_stage.rs:111:5: 111:29",
  "mir": "fn ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::paddr(_1: &arch::iommu::dma_remapping::second_stage::PageTableEntry) -> usize {\n    let mut _0: usize;\n    let mut _2: u64;\n    let mut _3: u64;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = ((*_1).0: u64);\n        _2 = BitAnd(move _3, arch::iommu::dma_remapping::second_stage::PageTableEntry::PHYS_MASK);\n        StorageDead(_3);\n        _0 = move _2 as usize;\n        StorageDead(_2);\n        return;\n    }\n}\n"
}