# database generated on 2022-08-04 09:58 GMT
!!omap
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cadd-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/caddi-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/caddi16sp-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/caddi4spn-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cand-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/candi-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cbeqz-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cbnez-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cj-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cjal-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cjal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cjalr-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cjr-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cli-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/clui-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/clw-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/clwsp-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cmv-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cnop-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cor-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cslli-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csrai-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csrli-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csub-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csw-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cswsp-01.S:
    commit_id: c6d2240d65b9608805bc10363a60a59f665deb71
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cxor-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/add-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/addi-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/and-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/andi-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/auipc-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/beq-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bge-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bgeu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/blt-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bltu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bne-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/jal-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/jalr-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lb-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lbu-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lh-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lhu-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lui-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lw-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/or-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/ori-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sb-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sh-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sll-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/slli-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/slt-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/slti-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sltiu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sltu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sra-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/srai-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/srl-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/srli-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sub-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sw-align-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/xor-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/xori-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/div-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/divu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mul-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mulh-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mulhsu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mulhu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/rem-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/remu-01.S:
    commit_id: c3aed64a74c217d6e01b20f48619d8533648d21b
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S:
    commit_id: 0e77784916ed9c07842883ba6c62db2555a8335f
    isa:
    - RV32IC
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*.C*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - cebreak
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b10-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b10
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b11-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b11
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b12-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b12
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b13-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b13
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fclass.d_b1-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.w_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.w_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b25-01.S:
    commit_id: 393569a10d352635fd727dd07a30e1e23609c821
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.wu_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b26-01.S:
    commit_id: 393569a10d352635fd727dd07a30e1e23609c821
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.wu_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b20-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b20
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b21-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b21
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b9-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b9
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b9-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b9
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnj.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjn.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjx.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b20-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b20
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b9-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b9
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b10-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b10
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b11-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b11
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b12-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b12
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b13-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b13
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b10-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b10
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b11-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b11
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b12-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b12
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b13-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b13
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fclass_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.w_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.w_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b25-01.S:
    commit_id: a394453678f15d665b7b3261623c64b6c8d0407f
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.wu_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b26-01.S:
    commit_id: a394453678f15d665b7b3261623c64b6c8d0407f
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.wu_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b20-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b20
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b21-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b21
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b9-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b9
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b19-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b19
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b9-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b9
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.w.x_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.w.x_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b1-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b22-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b23-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b24-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b27-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b28-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b29-01.S:
    commit_id: 947914498b8415883d263b111bde53be62f66caf
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b14-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b14
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b16-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b16
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b17-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b17
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b18-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b18
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b6-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b6
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnj_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjn_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjx_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b20-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b20
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b9-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b9
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b10-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b10
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b11-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b11
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b12-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b12
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b13-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b13
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b2-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b3-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b3
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b4-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b5-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b5
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b7-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b7
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b8-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
    commit_id: ff9358edda915263426801f485b5be24f788862c
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fence
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
    commit_id: ff9358edda915263426801f485b5be24f788862c
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/andn-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/clmul-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/clmulh-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/orn-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/pack-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/packh-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/rev.b-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/rev8-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/rol-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/ror-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/rori-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKsh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKsh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp2.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKsed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKsed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-rwp1.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/unzip-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xnor-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm4-01.S:
    commit_id: ecbface5563358dccfe2b5382f64d3776a858715
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm8-01.S:
    commit_id: ecbface5563358dccfe2b5382f64d3776a858715
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/zip-01.S:
    commit_id: 13e1f0bebc63dab81c7d6926bb1bc3c7191afb94
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV32IM
    - RV32IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV32IM
    - RV32IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV32IM
    - RV32IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV32IM
    - RV32IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S:
    commit_id: ff9358edda915263426801f485b5be24f788862c
    isa:
    - RV32I
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fencei
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S:
    commit_id: 0e77784916ed9c07842883ba6c62db2555a8335f
    isa:
    - RV32I
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ebreak
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S:
    commit_id: 2c53665403e472c95f81e23bf4351ee5c8bd0990
    isa:
    - RV32I
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ecall
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-jalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cadd-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi16sp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi4spn-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddiw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddiw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cand-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/candi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cbeqz-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cbnez-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cebreak-01.S:
    commit_id: 0e77784916ed9c07842883ba6c62db2555a8335f
    isa:
    - RV64IC
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*.C*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - cebreak
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cj-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cjalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cjr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cld-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cld
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cldsp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cldsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clui-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clwsp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cmv-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cnop-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cor-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csd-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csd
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csdsp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csdsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cslli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csrai-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csrli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csub-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csubw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csubw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cswsp-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cxor-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.l_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.l_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.l_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.l_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.lu_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.lu_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.lu_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.lu_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.d.x_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.d.x_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.d.x_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.d.x_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b1-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b22-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b22
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b23-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b23
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b24-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b24
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b27-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b27
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b28-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b28
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b29-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b29
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.l_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.l_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.l_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.l_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.lu_b25-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.lu_b25
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.lu_b26-01.S:
    commit_id: aeb2fbdec3961f0207e82bb5c63b43afd3ba7988
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.lu_b26
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/add-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addiw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addiw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/and-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/andi-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/auipc-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/beq-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bge-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bgeu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/blt-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bltu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bne-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/fence-01.S:
    commit_id: ff9358edda915263426801f485b5be24f788862c
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fence
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jal-01.S:
    commit_id: ff9358edda915263426801f485b5be24f788862c
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lb-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lbu-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ld-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ld-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lh-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lhu-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lui-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lw-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lwu-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lwu-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/or-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ori-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sb-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sd-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sd-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sh-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sll-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slliw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slliw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sllw-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sllw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slt-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slti-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltiu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sra-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srai-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraiw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sraiw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraw-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sraw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srl-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srli-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srliw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srliw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srlw-01.S:
    commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srlw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sub-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/subw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - subw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sw-align-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xor-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xori-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ds-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ds-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64dsm-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64dsm-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64es-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64es-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64esm-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64esm-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ks1i-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ks2-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/andn-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/clmul-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/clmulh-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/orn-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/pack-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/packh-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/packw-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rev.b-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev.b
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rev8-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rev8.w-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8.w
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8.w
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8.w
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8.w
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rol-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rolw-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/ror-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rori-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/roriw-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/rorw-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKnh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKsh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKsh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-rwp2.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ed-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKsed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ed-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ks-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I_Zks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKsed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ks-rwp1.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xnor-01.S:
    commit_id: e29baf8342c83d504c684e9315d8aa11af4e7609
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xperm4-01.S:
    commit_id: 8b79068548195678fdcb218a22370861b1e2c292
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xperm8-01.S:
    commit_id: 8b79068548195678fdcb218a22370861b1e2c292
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*ZKb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/div-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divuw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divuw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mul-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV64IM
    - RV64IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulh-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV64IM
    - RV64IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhsu-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV64IM
    - RV64IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhu-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV64IM
    - RV64IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulw-01.S:
    commit_id: 368d8f71072dac2d19bb396716d47dbf08450e42
    isa:
    - RV64IM
    - RV64IZmmul
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zmmul.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/rem-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remuw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remuw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/Zifencei/src/Fencei.S:
    commit_id: 0e77784916ed9c07842883ba6c62db2555a8335f
    isa:
    - RV64I
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fencei
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/ebreak.S:
    commit_id: 0e77784916ed9c07842883ba6c62db2555a8335f
    isa:
    - RV64I
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ebreak
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/ecall.S:
    commit_id: 2c53665403e472c95f81e23bf4351ee5c8bd0990
    isa:
    - RV64I
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ecall
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-beq-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bge-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bgeu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-blt-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bltu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bne-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-jal-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-ld-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-ld
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-ld
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lh-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lhu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lwu-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lwu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lwu
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sd-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sd
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sd
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sh-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sw-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign1-jalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-jalr
- /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign2-jalr-01.S:
    commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
