<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <name preferredWidth="351" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Qsys Interconnect,Library/University Program,Library,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/University Program/Audio &amp; Video/Video,Library/Qsys Interconnect/Memory-Mapped,Library/University Program/Audio &amp; Video,Project" />
 <window width="2576" height="1416" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VHDL" />
</preferences>
