// Seed: 252989058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_14;
  always disable id_19;
  always @(id_11);
  logic id_20;
  ;
  assign id_20[1'b0] = "";
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri1  id_2
    , id_9,
    input  tri   id_3,
    input  uwire id_4,
    input  tri   id_5,
    output logic id_6,
    output tri   id_7
);
  wire  id_10 = id_2;
  uwire id_11 = id_0 - 1;
  assign id_11 = 1;
  final begin : LABEL_0
    $signed(19);
    ;
    foreach (id_12[-1]) id_6 <= id_3;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9,
      id_10,
      id_10
  );
  wire [!  1 : -1] id_13 = id_1;
  assign id_9 = id_5;
endmodule
