<stg><name>rdc_mont_Pipeline_VITIS_LOOP_180_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln177 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln180 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln180 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln180 = br i1 %icmp_ln180, void %for.inc.split, void %VITIS_LOOP_185_3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln177"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:3 %trunc_ln181 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %zext_ln181 = zext i3 %trunc_ln181

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:5 %mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln181

]]></Node>
<StgValue><ssdm name="mc_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.split:6 %store_ln181 = store i64 0, i3 %mc_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:7 %store_ln177 = store i4 %add_ln180, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:8 %br_ln180 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
VITIS_LOOP_185_3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="mc" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="StgValue_28" to="i" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="StgValue_30" to="store_ln177" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="i" to="store_ln177" fromId="4" toId="5">
</dataflow>
<dataflow id="33" from="i" to="i_1" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="i_1" to="icmp_ln180" fromId="7" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="icmp_ln180" fromId="35" toId="8">
</dataflow>
<dataflow id="37" from="i_1" to="add_ln180" fromId="7" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="add_ln180" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="icmp_ln180" to="br_ln180" fromId="8" toId="10">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecPipeline" to="specpipeline_ln177" fromId="41" toId="11">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln177" fromId="43" toId="11">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln177" fromId="45" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specpipeline_ln177" fromId="45" toId="11">
</dataflow>
<dataflow id="48" from="StgValue_45" to="specpipeline_ln177" fromId="45" toId="11">
</dataflow>
<dataflow id="50" from="empty_44" to="specpipeline_ln177" fromId="49" toId="11">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="51" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_53" to="speclooptripcount_ln177" fromId="53" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_53" to="speclooptripcount_ln177" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_53" to="speclooptripcount_ln177" fromId="53" toId="12">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopName" to="specloopname_ln180" fromId="57" toId="13">
</dataflow>
<dataflow id="60" from="empty_18" to="specloopname_ln180" fromId="59" toId="13">
</dataflow>
<dataflow id="61" from="i_1" to="trunc_ln181" fromId="7" toId="14">
</dataflow>
<dataflow id="62" from="trunc_ln181" to="zext_ln181" fromId="14" toId="15">
</dataflow>
<dataflow id="63" from="mc" to="mc_addr" fromId="27" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_45" to="mc_addr" fromId="45" toId="16">
</dataflow>
<dataflow id="65" from="zext_ln181" to="mc_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln181" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="mc_addr" to="store_ln181" fromId="16" toId="17">
</dataflow>
<dataflow id="69" from="add_ln180" to="store_ln177" fromId="9" toId="18">
</dataflow>
<dataflow id="70" from="i" to="store_ln177" fromId="4" toId="18">
</dataflow>
<dataflow id="71" from="icmp_ln180" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
