

================================================================
== Vivado HLS Report for 'Summer'
================================================================
* Date:           Sun Mar  1 15:08:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.560|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_Summer_PE_sum_thread_fu_78  |Summer_PE_sum_thread  |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|     683|   1033|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|      32|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     715|   1033|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_Summer_PE_sum_thread_fu_78  |Summer_PE_sum_thread  |        0|      2|  683|  1033|    0|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                           |                      |        0|      2|  683|  1033|    0|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |count_out  |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|clk               |  in |    1| ap_ctrl_hs | Summer<32, 4, 16, 2>::Summer.1 | return value |
|reset             |  in |    1| ap_ctrl_hs | Summer<32, 4, 16, 2>::Summer.1 | return value |
|din_0_dout        |  in |   32|   ap_fifo  |              din_0             |    pointer   |
|din_0_empty_n     |  in |    1|   ap_fifo  |              din_0             |    pointer   |
|din_0_read        | out |    1|   ap_fifo  |              din_0             |    pointer   |
|din_1_dout        |  in |    1|   ap_fifo  |              din_1             |    pointer   |
|din_1_empty_n     |  in |    1|   ap_fifo  |              din_1             |    pointer   |
|din_1_read        | out |    1|   ap_fifo  |              din_1             |    pointer   |
|din_2_dout        |  in |    4|   ap_fifo  |              din_2             |    pointer   |
|din_2_empty_n     |  in |    1|   ap_fifo  |              din_2             |    pointer   |
|din_2_read        | out |    1|   ap_fifo  |              din_2             |    pointer   |
|dout_0_din        | out |   16|   ap_fifo  |             dout_0             |    pointer   |
|dout_0_full_n     |  in |    1|   ap_fifo  |             dout_0             |    pointer   |
|dout_0_write      | out |    1|   ap_fifo  |             dout_0             |    pointer   |
|dout_1_din        | out |    1|   ap_fifo  |             dout_1             |    pointer   |
|dout_1_full_n     |  in |    1|   ap_fifo  |             dout_1             |    pointer   |
|dout_1_write      | out |    1|   ap_fifo  |             dout_1             |    pointer   |
|dout_2_din        | out |    2|   ap_fifo  |             dout_2             |    pointer   |
|dout_2_full_n     |  in |    1|   ap_fifo  |             dout_2             |    pointer   |
|dout_2_write      | out |    1|   ap_fifo  |             dout_2             |    pointer   |
|ctrl_acf_dout     |  in |   16|   ap_fifo  |            ctrl_acf            |    pointer   |
|ctrl_acf_empty_n  |  in |    1|   ap_fifo  |            ctrl_acf            |    pointer   |
|ctrl_acf_read     | out |    1|   ap_fifo  |            ctrl_acf            |    pointer   |
|count_out         | out |   32|   ap_vld   |            count_out           |    pointer   |
+------------------+-----+-----+------------+--------------------------------+--------------+

