strict digraph "" {
	node [label="\N"];
	"3118:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6946250>",
		clk_sens=True,
		fillcolor=gold,
		label="3118:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rule3_exc1_2', 'rule3_exc1_1', 'error_cnt1', 'sampled_bit', 'go_error_frame', 'sample_point', 'rst']"];
	"3119:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f69463d0>",
		fillcolor=turquoise,
		label="3119:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3118:AL" -> "3119:BL"	 [cond="[]",
		lineno=None];
	"Leaf_3118:AL"	 [def_var="['rule3_exc1_2']",
		label="Leaf_3118:AL"];
	"3120:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6946410>",
		fillcolor=springgreen,
		label="3120:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3119:BL" -> "3120:IF"	 [cond="[]",
		lineno=None];
	"3121:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6946c10>",
		fillcolor=firebrick,
		label="3121:NS
rule3_exc1_2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6946c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3120:IF" -> "3121:NS"	 [cond="['rst']",
		label=rst,
		lineno=3120];
	"3122:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6946450>",
		fillcolor=springgreen,
		label="3122:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3120:IF" -> "3122:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3120];
	"3124:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6946490>",
		fillcolor=springgreen,
		label="3124:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3125:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69464d0>",
		fillcolor=firebrick,
		label="3125:NS
rule3_exc1_2 <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f69464d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3124:IF" -> "3125:NS"	 [cond="['rule3_exc1_1', 'error_cnt1', 'sample_point', 'sampled_bit']",
		label="(rule3_exc1_1 & (error_cnt1 < 3'd7) & sample_point & ~sampled_bit)",
		lineno=3124];
	"3121:NS" -> "Leaf_3118:AL"	 [cond="[]",
		lineno=None];
	"3125:NS" -> "Leaf_3118:AL"	 [cond="[]",
		lineno=None];
	"3122:IF" -> "3124:IF"	 [cond="['go_error_frame', 'rule3_exc1_2']",
		label="!((go_error_frame | rule3_exc1_2))",
		lineno=3122];
	"3123:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6946950>",
		fillcolor=firebrick,
		label="3123:NS
rule3_exc1_2 <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6946950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3122:IF" -> "3123:NS"	 [cond="['go_error_frame', 'rule3_exc1_2']",
		label="(go_error_frame | rule3_exc1_2)",
		lineno=3122];
	"3123:NS" -> "Leaf_3118:AL"	 [cond="[]",
		lineno=None];
}
