WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500113 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000113 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250114 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250114 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14372896 heartbeat IPC: 1.067 cumulative IPC: 0.6156 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30594581 heartbeat IPC: 0.6165 cumulative IPC: 0.6162 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46843003 heartbeat IPC: 0.6154 cumulative IPC: 0.6159 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 63071977 heartbeat IPC: 0.6162 cumulative IPC: 0.616 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 79302415 heartbeat IPC: 0.6161 cumulative IPC: 0.616 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 95523403 heartbeat IPC: 0.6165 cumulative IPC: 0.6161 (Simulation time: 00 hr 06 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv734.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 111709263 heartbeat IPC: 0.6178 cumulative IPC: 0.6164 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 127893847 heartbeat IPC: 0.6179 cumulative IPC: 0.6166 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 144078194 heartbeat IPC: 0.6179 cumulative IPC: 0.6167 (Simulation time: 00 hr 10 min 00 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 160240446 heartbeat IPC: 0.6187 cumulative IPC: 0.6169 (Simulation time: 00 hr 11 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 162090068 cumulative IPC: 0.6169 (Simulation time: 00 hr 11 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 162090068 cumulative IPC: 0.6169 (Simulation time: 00 hr 11 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv734.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6169 instructions: 100000000 cycles: 162090068
CPU 0 Branch Prediction Accuracy: 70.63% MPKI: 52.14 Average ROB Occupancy at Mispredict: 3.611
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.537
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 1.65
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.36

LLC TOTAL        ACCESS:     555239 HIT:     547263 MISS:       7976
LLC LOAD         ACCESS:     422673 HIT:     414750 MISS:       7923
LLC RFO          ACCESS:      43659 HIT:      43659 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      88341 HIT:      88341 MISS:          0
LLC TRANSLATION  ACCESS:        566 HIT:        513 MISS:         53
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.8 cycles
cpu0_DTLB TOTAL        ACCESS:   27875327 HIT:   26745471 MISS:    1129856
cpu0_DTLB LOAD         ACCESS:   27875327 HIT:   26745471 MISS:    1129856
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.769 cycles
cpu0_ITLB TOTAL        ACCESS:   12075573 HIT:    9708685 MISS:    2366888
cpu0_ITLB LOAD         ACCESS:   12075573 HIT:    9708685 MISS:    2366888
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.961 cycles
cpu0_L1D TOTAL        ACCESS:   34883385 HIT:   31267390 MISS:    3615995
cpu0_L1D LOAD         ACCESS:   20873315 HIT:   18916744 MISS:    1956571
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14009315 HIT:   12350645 MISS:    1658670
cpu0_L1D TRANSLATION  ACCESS:        755 HIT:          1 MISS:        754
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.211 cycles
cpu0_L1I TOTAL        ACCESS:   13618865 HIT:    5871862 MISS:    7747003
cpu0_L1I LOAD         ACCESS:   13618865 HIT:    5871862 MISS:    7747003
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.446 cycles
cpu0_L2C TOTAL        ACCESS:    9508968 HIT:    9027857 MISS:     481111
cpu0_L2C LOAD         ACCESS:    7768732 HIT:    7346059 MISS:     422673
cpu0_L2C RFO          ACCESS:     586122 HIT:     542462 MISS:      43660
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1153360 HIT:    1139148 MISS:      14212
cpu0_L2C TRANSLATION  ACCESS:        754 HIT:        188 MISS:        566
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.69 cycles
cpu0_STLB TOTAL        ACCESS:    2124310 HIT:    2123567 MISS:        743
cpu0_STLB LOAD         ACCESS:    2124310 HIT:    2123567 MISS:        743
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 54.44 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3711
  ROW_BUFFER_MISS:       4265
 AVG DBUS CONGESTED CYCLE: 3.955
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          1
