{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587940353077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587940353082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 16:32:32 2020 " "Processing started: Sun Apr 26 16:32:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587940353082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940353082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940353089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587940354108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587940354109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryBlock " "Found entity 1: memoryBlock" {  } { { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940362885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940362885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(53) " "Verilog HDL information at top.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587940363117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940363129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587940363129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587940363132 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY top.v(41) " "Verilog HDL Always Construct warning at top.v(41): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940363171 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputs top.v(46) " "Verilog HDL Always Construct warning at top.v(46): variable \"inputs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940363171 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputs top.v(47) " "Verilog HDL Always Construct warning at top.v(47): variable \"inputs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940363171 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.v(61) " "Verilog HDL assignment warning at top.v(61): truncated value with size 32 to match size of target (3)" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587940363171 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryBlock memoryBlock:I2 " "Elaborating entity \"memoryBlock\" for hierarchy \"memoryBlock:I2\"" {  } { { "top.v" "I2" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940363194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoryBlock:I2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoryBlock:I2\|altsyncram:altsyncram_component\"" {  } { { "memoryBlock.v" "altsyncram_component" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940363580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoryBlock:I2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoryBlock:I2\|altsyncram:altsyncram_component\"" {  } { { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940363590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoryBlock:I2\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoryBlock:I2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryBlock.mif " "Parameter \"init_file\" = \"memoryBlock.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587940363590 ""}  } { { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587940363590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nva1 " "Found entity 1: altsyncram_nva1" {  } { { "db/altsyncram_nva1.tdf" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/db/altsyncram_nva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940363768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940363768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nva1 memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated " "Elaborating entity \"altsyncram_nva1\" for hierarchy \"memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940363769 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 6 C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.mif " "Memory depth (256) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.mif\" -- setting initial value for remaining addresses to 0" {  } { { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1587940363935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "manual.v(48) " "Verilog HDL information at manual.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587940364045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "manual.v 1 1 " "Using design file manual.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 manual " "Found entity 1: manual" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940364047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587940364047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manual manual:I3 " "Elaborating entity \"manual\" for hierarchy \"manual:I3\"" {  } { { "top.v" "I3" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940364048 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW manual.v(25) " "Verilog HDL Always Construct warning at manual.v(25): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364073 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY manual.v(27) " "Verilog HDL Always Construct warning at manual.v(27): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW manual.v(29) " "Verilog HDL Always Construct warning at manual.v(29): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset manual.v(23) " "Verilog HDL Always Construct warning at manual.v(23): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_LEDs manual.v(64) " "Verilog HDL Always Construct warning at manual.v(64): variable \"left_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(71) " "Verilog HDL Always Construct warning at manual.v(71): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(72) " "Verilog HDL Always Construct warning at manual.v(72): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(73) " "Verilog HDL Always Construct warning at manual.v(73): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_LEDs manual.v(78) " "Verilog HDL Always Construct warning at manual.v(78): variable \"left_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(85) " "Verilog HDL Always Construct warning at manual.v(85): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(86) " "Verilog HDL Always Construct warning at manual.v(86): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(87) " "Verilog HDL Always Construct warning at manual.v(87): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_LEDs manual.v(98) " "Verilog HDL Always Construct warning at manual.v(98): variable \"left_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(99) " "Verilog HDL Always Construct warning at manual.v(99): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(100) " "Verilog HDL Always Construct warning at manual.v(100): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_LEDs manual.v(101) " "Verilog HDL Always Construct warning at manual.v(101): variable \"right_LEDs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR manual.v(48) " "Verilog HDL Always Construct warning at manual.v(48): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] manual.v(56) " "Inferred latch for \"LEDR\[3\]\" at manual.v(56)" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] manual.v(56) " "Inferred latch for \"LEDR\[4\]\" at manual.v(56)" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] manual.v(56) " "Inferred latch for \"LEDR\[5\]\" at manual.v(56)" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] manual.v(56) " "Inferred latch for \"LEDR\[6\]\" at manual.v(56)" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset manual.v(29) " "Inferred latch for \"reset\" at manual.v(29)" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940364074 "|top|manual:I3"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockdivider.v(13) " "Verilog HDL information at clockdivider.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "clockdivider.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/clockdivider.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587940364088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivider.v 1 1 " "Using design file clockdivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockdivider.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940364090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587940364090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider manual:I3\|clockDivider:C0 " "Elaborating entity \"clockDivider\" for hierarchy \"manual:I3\|clockDivider:C0\"" {  } { { "manual.v" "C0" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940364091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "blink.v 1 1 " "Using design file blink.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/blink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940364115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587940364115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink manual:I3\|blink:B0 " "Elaborating entity \"blink\" for hierarchy \"manual:I3\|blink:B0\"" {  } { { "manual.v" "B0" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940364116 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink blink.v(20) " "Verilog HDL Always Construct warning at blink.v(20): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "blink.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/blink.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364128 "|top|manual:I3|blink:B0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hazards blink.v(22) " "Verilog HDL Always Construct warning at blink.v(22): variable \"hazards\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "blink.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/blink.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587940364128 "|top|manual:I3|blink:B0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 blink.v(27) " "Verilog HDL assignment warning at blink.v(27): truncated value with size 32 to match size of target (2)" {  } { { "blink.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/blink.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587940364128 "|top|manual:I3|blink:B0"}
{ "Warning" "WSGN_SEARCH_FILE" "sevenseg.v 1 1 " "Using design file sevenseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenseg.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587940364143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587940364143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg manual:I3\|blink:B0\|sevenSeg:H0 " "Elaborating entity \"sevenSeg\" for hierarchy \"manual:I3\|blink:B0\|sevenSeg:H0\"" {  } { { "blink.v" "H0" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/blink.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940364162 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[4\] " "Synthesized away node \"memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nva1.tdf" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/db/altsyncram_nva1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } } { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940364660 "|top|memoryBlock:I2|altsyncram:altsyncram_component|altsyncram_nva1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[5\] " "Synthesized away node \"memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nva1.tdf" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/db/altsyncram_nva1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } } { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940364660 "|top|memoryBlock:I2|altsyncram:altsyncram_component|altsyncram_nva1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[6\] " "Synthesized away node \"memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nva1.tdf" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/db/altsyncram_nva1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } } { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940364660 "|top|memoryBlock:I2|altsyncram:altsyncram_component|altsyncram_nva1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[7\] " "Synthesized away node \"memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nva1.tdf" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/db/altsyncram_nva1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } } { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940364660 "|top|memoryBlock:I2|altsyncram:altsyncram_component|altsyncram_nva1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587940364660 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587940364660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "manual:I3\|reset " "LATCH primitive \"manual:I3\|reset\" is permanently enabled" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587940365078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "manual:I3\|reset " "LATCH primitive \"manual:I3\|reset\" is permanently enabled" {  } { { "manual.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/manual.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587940365132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587940365781 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587940365781 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587940365781 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587940365781 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587940365781 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587940365781 "|top|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587940365781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587940365951 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"memoryBlock:I2\|altsyncram:altsyncram_component\|altsyncram_nva1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nva1.tdf" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/db/altsyncram_nva1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memoryBlock.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/memoryBlock.v" 81 0 0 } } { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 29 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940366608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.map.smsg " "Generated suppressed messages file C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940366722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587940367228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587940367228 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940367943 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940367943 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940367943 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940367943 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940367943 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "C:/Users/Matt Hartnett/Documents/Digital-Logic/Project 3/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587940367943 "|top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587940367943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587940367944 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587940367944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587940367944 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587940367944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587940367944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587940367986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 16:32:47 2020 " "Processing ended: Sun Apr 26 16:32:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587940367986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587940367986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587940367986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587940367986 ""}
