Model {
  Name			  "sampleModel945"
  System {
    Name		    "sampleModel945"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "10"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Ground
      Name		      "cfblk10"
      SID		      "10"
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
    }
    Block {
      BlockType		      Abs
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Signum
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
    }
    Block {
      BlockType		      Bias
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Bias		      "[9531353.013135]"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk7"
      SID		      "7"
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [0, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      OutValues		      "[718965277.942438, -305737043.077625]"
      tsamp		      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [0, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Ramp"
      SourceType	      "Ramp"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      slope		      "[-1104.454285]"
      start		      "[34.123451]"
      InitialOutput	      "[-683399.452388]"
      VectorParams1D	      on
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -35; -1040, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 35; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 485, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -35; -1200, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk4"
      SrcPort		      1
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 645, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk2"
      SrcPort		      1
      DstBlock		      "cfblk3"
      DstPort		      1
    }
  }
}
