

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2'
================================================================
* Date:           Fri Nov 17 13:25:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.221 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    384|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    220|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|      38|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      38|    619|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |myproject_mux_83_18_1_1_U172  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_83_18_1_1_U173  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_83_18_1_1_U174  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_mux_83_18_1_1_U175  |myproject_mux_83_18_1_1  |        0|      0|  0|  55|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                         |                         |        0|      0|  0| 220|    0|
    +------------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_fu_308_p9         |     +    |      0|  0|  12|           2|           3|
    |p_Val2_50_fu_162_p9        |     +    |      0|  0|  12|           1|           3|
    |p_Val2_52_fu_206_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_53_fu_280_p9        |     +    |      0|  0|  12|           2|           3|
    |p_Val2_55_fu_352_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_59_fu_440_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_2_fu_338_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_3_fu_426_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_192_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_2_fu_372_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_458_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_226_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_244_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_390_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_476_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_56_fu_266_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_57_fu_412_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_52_fu_250_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_54_fu_396_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_482_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_24_fu_258_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_25_fu_404_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_490_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_37_fu_232_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_38_fu_238_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_39_fu_378_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_40_fu_384_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_41_fu_464_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_470_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_220_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_366_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_452_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 384|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |p_Val2_56_reg_506  |  18|   0|   18|          0|
    |p_Val2_57_reg_512  |  18|   0|   18|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  38|   0|   38|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 | return value |
|x_0_V       |  in |   17|   ap_none  |                                   x_0_V                                   |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                   x_1_V                                   |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                   x_2_V                                   |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                   x_3_V                                   |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                   x_4_V                                   |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                   x_5_V                                   |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                   x_6_V                                   |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                   x_7_V                                   |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                 x_V_offset                                |    scalar    |
+------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.22>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %x_V_offset)" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 3 'read' 'x_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = trunc i5 %x_V_offset_read to i3" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 4 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_0_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_0_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %x_0_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_1_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i17 %x_1_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_2_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_2_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i17 %x_2_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_3_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_3_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i17 %x_3_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_4_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_4_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i17 %x_4_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_5_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_5_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i17 %x_5_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_6_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_6_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i17 %x_6_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_7_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_7_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i17 %x_7_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.8i18.i3(i18 %zext_ln43, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i3 %empty)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'mux' 'p_Val2_s' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln43 = add i3 1, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'add' 'add_ln43' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%p_Val2_50 = call i18 @_ssdm_op_Mux.ap_auto.8i18.i3(i18 %zext_ln43, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i3 %add_ln43)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'mux' 'p_Val2_50' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i18 %p_Val2_s to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %p_Val2_50 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %rhs_V_2, %lhs_V_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%p_Val2_52 = add i18 %p_Val2_s, %p_Val2_50" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'add' 'p_Val2_52' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_52, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%xor_ln786_12 = xor i1 %p_Result_46, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_56)   --->   "%xor_ln340_37 = xor i1 %p_Result_s, %p_Result_46" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'xor' 'xor_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_56)   --->   "%xor_ln340_38 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'xor' 'xor_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_56)   --->   "%or_ln340_24 = or i1 %p_Result_46, %xor_ln340_38" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'or' 'or_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_56)   --->   "%select_ln340_52 = select i1 %xor_ln340_37, i18 131071, i18 %p_Val2_52" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'select' 'select_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_24 = select i1 %underflow, i18 -131072, i18 %p_Val2_52" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'select' 'select_ln388_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_56 = select i1 %or_ln340_24, i18 %select_ln340_52, i18 %select_ln388_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'select' 'p_Val2_56' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%add_ln45 = add i3 2, %empty" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'add' 'add_ln45' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.47ns)   --->   "%p_Val2_53 = call i18 @_ssdm_op_Mux.ap_auto.8i18.i3(i18 %zext_ln43, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i3 %add_ln45)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'mux' 'p_Val2_53' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln43_1 = add i3 3, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.47ns)   --->   "%p_Val2_2 = call i18 @_ssdm_op_Mux.ap_auto.8i18.i3(i18 %zext_ln43, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i3 %add_ln43_1)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'mux' 'p_Val2_2' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i18 %p_Val2_53 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %p_Val2_2 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%ret_V_2 = add nsw i19 %rhs_V_3, %lhs_V_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'add' 'ret_V_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%p_Val2_55 = add i18 %p_Val2_53, %p_Val2_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'add' 'p_Val2_55' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_48 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_55, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%xor_ln786_13 = xor i1 %p_Result_48, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%underflow_2 = and i1 %p_Result_47, %xor_ln786_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_57)   --->   "%xor_ln340_39 = xor i1 %p_Result_47, %p_Result_48" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'xor' 'xor_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_57)   --->   "%xor_ln340_40 = xor i1 %p_Result_47, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 51 'xor' 'xor_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_57)   --->   "%or_ln340_25 = or i1 %p_Result_48, %xor_ln340_40" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 52 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_57)   --->   "%select_ln340_54 = select i1 %xor_ln340_39, i18 131071, i18 %p_Val2_55" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 53 'select' 'select_ln340_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_25 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_55" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 54 'select' 'select_ln388_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_57 = select i1 %or_ln340_25, i18 %select_ln340_54, i18 %select_ln388_25" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 55 'select' 'p_Val2_57' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_56 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 56 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_57 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 57 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.13ns)   --->   "%ret_V_3 = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 58 'add' 'ret_V_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_3, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 59 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.13ns)   --->   "%p_Val2_59 = add i18 %p_Val2_57, %p_Val2_56" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 60 'add' 'p_Val2_59' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_59, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 61 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_50, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 62 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_3 = and i1 %p_Result_49, %xor_ln786" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 63 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%xor_ln340_41 = xor i1 %p_Result_49, %p_Result_50" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 64 'xor' 'xor_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%xor_ln340 = xor i1 %p_Result_49, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 65 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%or_ln340 = or i1 %p_Result_50, %xor_ln340" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 66 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%select_ln340 = select i1 %xor_ln340_41, i18 131071, i18 %p_Val2_59" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 67 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_59" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 68 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_56 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 69 'select' 'select_ln340_56' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret i18 %select_ln340_56" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_offset_read (read     ) [ 000]
empty           (trunc    ) [ 000]
x_0_V_read      (read     ) [ 000]
zext_ln43       (zext     ) [ 000]
x_1_V_read      (read     ) [ 000]
zext_ln43_4     (zext     ) [ 000]
x_2_V_read      (read     ) [ 000]
zext_ln43_5     (zext     ) [ 000]
x_3_V_read      (read     ) [ 000]
zext_ln43_6     (zext     ) [ 000]
x_4_V_read      (read     ) [ 000]
zext_ln43_7     (zext     ) [ 000]
x_5_V_read      (read     ) [ 000]
zext_ln43_8     (zext     ) [ 000]
x_6_V_read      (read     ) [ 000]
zext_ln43_9     (zext     ) [ 000]
x_7_V_read      (read     ) [ 000]
zext_ln43_10    (zext     ) [ 000]
p_Val2_s        (mux      ) [ 000]
add_ln43        (add      ) [ 000]
p_Val2_50       (mux      ) [ 000]
lhs_V_2         (sext     ) [ 000]
rhs_V_2         (sext     ) [ 000]
ret_V           (add      ) [ 000]
p_Result_s      (bitselect) [ 000]
p_Val2_52       (add      ) [ 000]
p_Result_46     (bitselect) [ 000]
xor_ln786_12    (xor      ) [ 000]
underflow       (and      ) [ 000]
xor_ln340_37    (xor      ) [ 000]
xor_ln340_38    (xor      ) [ 000]
or_ln340_24     (or       ) [ 000]
select_ln340_52 (select   ) [ 000]
select_ln388_24 (select   ) [ 000]
p_Val2_56       (select   ) [ 001]
add_ln45        (add      ) [ 000]
p_Val2_53       (mux      ) [ 000]
add_ln43_1      (add      ) [ 000]
p_Val2_2        (mux      ) [ 000]
lhs_V_3         (sext     ) [ 000]
rhs_V_3         (sext     ) [ 000]
ret_V_2         (add      ) [ 000]
p_Result_47     (bitselect) [ 000]
p_Val2_55       (add      ) [ 000]
p_Result_48     (bitselect) [ 000]
xor_ln786_13    (xor      ) [ 000]
underflow_2     (and      ) [ 000]
xor_ln340_39    (xor      ) [ 000]
xor_ln340_40    (xor      ) [ 000]
or_ln340_25     (or       ) [ 000]
select_ln340_54 (select   ) [ 000]
select_ln388_25 (select   ) [ 000]
p_Val2_57       (select   ) [ 001]
lhs_V           (sext     ) [ 000]
rhs_V           (sext     ) [ 000]
ret_V_3         (add      ) [ 000]
p_Result_49     (bitselect) [ 000]
p_Val2_59       (add      ) [ 000]
p_Result_50     (bitselect) [ 000]
xor_ln786       (xor      ) [ 000]
underflow_3     (and      ) [ 000]
xor_ln340_41    (xor      ) [ 000]
xor_ln340       (xor      ) [ 000]
or_ln340        (or       ) [ 000]
select_ln340    (select   ) [ 000]
select_ln388    (select   ) [ 000]
select_ln340_56 (select   ) [ 000]
ret_ln45        (ret      ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_V_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i18.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="x_V_offset_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="5" slack="0"/>
<pin id="46" dir="0" index="1" bw="5" slack="0"/>
<pin id="47" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_offset_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_0_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="17" slack="0"/>
<pin id="52" dir="0" index="1" bw="17" slack="0"/>
<pin id="53" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_1_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="17" slack="0"/>
<pin id="58" dir="0" index="1" bw="17" slack="0"/>
<pin id="59" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_2_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="17" slack="0"/>
<pin id="64" dir="0" index="1" bw="17" slack="0"/>
<pin id="65" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_3_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="17" slack="0"/>
<pin id="70" dir="0" index="1" bw="17" slack="0"/>
<pin id="71" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_4_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="17" slack="0"/>
<pin id="76" dir="0" index="1" bw="17" slack="0"/>
<pin id="77" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_5_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="17" slack="0"/>
<pin id="82" dir="0" index="1" bw="17" slack="0"/>
<pin id="83" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_6_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_7_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln43_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln43_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="17" slack="0"/>
<pin id="108" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln43_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="17" slack="0"/>
<pin id="112" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln43_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln43_7_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln43_8_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln43_9_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln43_10_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_10/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="0" index="2" bw="17" slack="0"/>
<pin id="138" dir="0" index="3" bw="17" slack="0"/>
<pin id="139" dir="0" index="4" bw="17" slack="0"/>
<pin id="140" dir="0" index="5" bw="17" slack="0"/>
<pin id="141" dir="0" index="6" bw="17" slack="0"/>
<pin id="142" dir="0" index="7" bw="17" slack="0"/>
<pin id="143" dir="0" index="8" bw="17" slack="0"/>
<pin id="144" dir="0" index="9" bw="3" slack="0"/>
<pin id="145" dir="1" index="10" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln43_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_50_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="0" index="2" bw="17" slack="0"/>
<pin id="166" dir="0" index="3" bw="17" slack="0"/>
<pin id="167" dir="0" index="4" bw="17" slack="0"/>
<pin id="168" dir="0" index="5" bw="17" slack="0"/>
<pin id="169" dir="0" index="6" bw="17" slack="0"/>
<pin id="170" dir="0" index="7" bw="17" slack="0"/>
<pin id="171" dir="0" index="8" bw="17" slack="0"/>
<pin id="172" dir="0" index="9" bw="3" slack="0"/>
<pin id="173" dir="1" index="10" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_50/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lhs_V_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="18" slack="0"/>
<pin id="186" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rhs_V_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="18" slack="0"/>
<pin id="190" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ret_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="18" slack="0"/>
<pin id="195" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Result_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="19" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_52_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="18" slack="0"/>
<pin id="208" dir="0" index="1" bw="18" slack="0"/>
<pin id="209" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_52/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_46_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_46/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln786_12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_12/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="underflow_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln340_37_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_37/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln340_38_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_38/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln340_24_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_24/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln340_52_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="18" slack="0"/>
<pin id="253" dir="0" index="2" bw="18" slack="0"/>
<pin id="254" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_52/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln388_24_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="18" slack="0"/>
<pin id="261" dir="0" index="2" bw="18" slack="0"/>
<pin id="262" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_24/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_56_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="18" slack="0"/>
<pin id="269" dir="0" index="2" bw="18" slack="0"/>
<pin id="270" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_56/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln45_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_53_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="18" slack="0"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="0" index="2" bw="17" slack="0"/>
<pin id="284" dir="0" index="3" bw="17" slack="0"/>
<pin id="285" dir="0" index="4" bw="17" slack="0"/>
<pin id="286" dir="0" index="5" bw="17" slack="0"/>
<pin id="287" dir="0" index="6" bw="17" slack="0"/>
<pin id="288" dir="0" index="7" bw="17" slack="0"/>
<pin id="289" dir="0" index="8" bw="17" slack="0"/>
<pin id="290" dir="0" index="9" bw="3" slack="0"/>
<pin id="291" dir="1" index="10" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_53/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln43_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Val2_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="18" slack="0"/>
<pin id="310" dir="0" index="1" bw="17" slack="0"/>
<pin id="311" dir="0" index="2" bw="17" slack="0"/>
<pin id="312" dir="0" index="3" bw="17" slack="0"/>
<pin id="313" dir="0" index="4" bw="17" slack="0"/>
<pin id="314" dir="0" index="5" bw="17" slack="0"/>
<pin id="315" dir="0" index="6" bw="17" slack="0"/>
<pin id="316" dir="0" index="7" bw="17" slack="0"/>
<pin id="317" dir="0" index="8" bw="17" slack="0"/>
<pin id="318" dir="0" index="9" bw="3" slack="0"/>
<pin id="319" dir="1" index="10" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lhs_V_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="0"/>
<pin id="332" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="rhs_V_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="18" slack="0"/>
<pin id="336" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ret_V_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="18" slack="0"/>
<pin id="340" dir="0" index="1" bw="18" slack="0"/>
<pin id="341" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_47_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="19" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Val2_55_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="18" slack="0"/>
<pin id="354" dir="0" index="1" bw="18" slack="0"/>
<pin id="355" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_55/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_48_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="18" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_48/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln786_13_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_13/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="underflow_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln340_39_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_39/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln340_40_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_40/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln340_25_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_25/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln340_54_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="18" slack="0"/>
<pin id="399" dir="0" index="2" bw="18" slack="0"/>
<pin id="400" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_54/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln388_25_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="18" slack="0"/>
<pin id="407" dir="0" index="2" bw="18" slack="0"/>
<pin id="408" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_25/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Val2_57_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="18" slack="0"/>
<pin id="416" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_57/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="lhs_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="18" slack="1"/>
<pin id="422" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="rhs_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="18" slack="1"/>
<pin id="425" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ret_V_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="0"/>
<pin id="428" dir="0" index="1" bw="18" slack="0"/>
<pin id="429" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Result_49_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="19" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_49/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Val2_59_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="18" slack="1"/>
<pin id="442" dir="0" index="1" bw="18" slack="1"/>
<pin id="443" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_59/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Result_50_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="18" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_50/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln786_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="underflow_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln340_41_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_41/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln340_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln340_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln340_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="18" slack="0"/>
<pin id="485" dir="0" index="2" bw="18" slack="0"/>
<pin id="486" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln388_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="0"/>
<pin id="493" dir="0" index="2" bw="18" slack="0"/>
<pin id="494" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln340_56_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="18" slack="0"/>
<pin id="501" dir="0" index="2" bw="18" slack="0"/>
<pin id="502" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_56/2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_Val2_56_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="18" slack="1"/>
<pin id="508" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_56 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_Val2_57_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="18" slack="1"/>
<pin id="514" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="44" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="50" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="56" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="74" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="80" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="86" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="102" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="148"><net_src comp="106" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="110" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="150"><net_src comp="114" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="151"><net_src comp="118" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="152"><net_src comp="122" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="153"><net_src comp="126" pin="1"/><net_sink comp="134" pin=7"/></net>

<net id="154"><net_src comp="130" pin="1"/><net_sink comp="134" pin=8"/></net>

<net id="155"><net_src comp="98" pin="1"/><net_sink comp="134" pin=9"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="98" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="102" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="176"><net_src comp="106" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="177"><net_src comp="110" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="114" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="179"><net_src comp="118" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="180"><net_src comp="122" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="181"><net_src comp="126" pin="1"/><net_sink comp="162" pin=7"/></net>

<net id="182"><net_src comp="130" pin="1"/><net_sink comp="162" pin=8"/></net>

<net id="183"><net_src comp="156" pin="2"/><net_sink comp="162" pin=9"/></net>

<net id="187"><net_src comp="134" pin="10"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="162" pin="10"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="134" pin="10"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="162" pin="10"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="198" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="198" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="212" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="198" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="212" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="232" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="206" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="226" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="206" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="244" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="250" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="258" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="98" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="293"><net_src comp="102" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="294"><net_src comp="106" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="295"><net_src comp="110" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="114" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="297"><net_src comp="118" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="298"><net_src comp="122" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="299"><net_src comp="126" pin="1"/><net_sink comp="280" pin=7"/></net>

<net id="300"><net_src comp="130" pin="1"/><net_sink comp="280" pin=8"/></net>

<net id="301"><net_src comp="274" pin="2"/><net_sink comp="280" pin=9"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="98" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="102" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="322"><net_src comp="106" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="323"><net_src comp="110" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="324"><net_src comp="114" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="325"><net_src comp="118" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="326"><net_src comp="122" pin="1"/><net_sink comp="308" pin=6"/></net>

<net id="327"><net_src comp="126" pin="1"/><net_sink comp="308" pin=7"/></net>

<net id="328"><net_src comp="130" pin="1"/><net_sink comp="308" pin=8"/></net>

<net id="329"><net_src comp="302" pin="2"/><net_sink comp="308" pin=9"/></net>

<net id="333"><net_src comp="280" pin="10"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="308" pin="10"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="280" pin="10"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="308" pin="10"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="344" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="344" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="358" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="344" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="358" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="378" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="352" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="372" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="352" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="390" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="396" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="404" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="26" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="432" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="432" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="444" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="432" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="444" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="464" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="440" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="458" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="440" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="476" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="482" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="490" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="266" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="515"><net_src comp="412" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="440" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_0_V | {}
	Port: x_1_V | {}
	Port: x_2_V | {}
	Port: x_3_V | {}
	Port: x_4_V | {}
	Port: x_5_V | {}
	Port: x_6_V | {}
	Port: x_7_V | {}
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_0_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_1_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_2_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_3_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_4_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_5_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_6_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_7_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.2 : x_V_offset | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		add_ln43 : 1
		p_Val2_50 : 2
		lhs_V_2 : 2
		rhs_V_2 : 3
		ret_V : 4
		p_Result_s : 5
		p_Val2_52 : 3
		p_Result_46 : 4
		xor_ln786_12 : 5
		underflow : 5
		xor_ln340_37 : 6
		xor_ln340_38 : 6
		or_ln340_24 : 6
		select_ln340_52 : 6
		select_ln388_24 : 5
		p_Val2_56 : 6
		add_ln45 : 1
		p_Val2_53 : 2
		add_ln43_1 : 1
		p_Val2_2 : 2
		lhs_V_3 : 3
		rhs_V_3 : 3
		ret_V_2 : 4
		p_Result_47 : 5
		p_Val2_55 : 3
		p_Result_48 : 4
		xor_ln786_13 : 5
		underflow_2 : 5
		xor_ln340_39 : 6
		xor_ln340_40 : 6
		or_ln340_25 : 6
		select_ln340_54 : 6
		select_ln388_25 : 5
		p_Val2_57 : 6
	State 2
		ret_V_3 : 1
		p_Result_49 : 2
		p_Result_50 : 1
		xor_ln786 : 2
		underflow_3 : 2
		xor_ln340_41 : 3
		xor_ln340 : 3
		or_ln340 : 3
		select_ln340 : 3
		select_ln388 : 2
		select_ln340_56 : 3
		ret_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       p_Val2_s_fu_134      |    0    |    55   |
|    mux   |      p_Val2_50_fu_162      |    0    |    55   |
|          |      p_Val2_53_fu_280      |    0    |    55   |
|          |       p_Val2_2_fu_308      |    0    |    55   |
|----------|----------------------------|---------|---------|
|          |       add_ln43_fu_156      |    0    |    12   |
|          |        ret_V_fu_192        |    0    |    25   |
|          |      p_Val2_52_fu_206      |    0    |    25   |
|          |       add_ln45_fu_274      |    0    |    12   |
|    add   |      add_ln43_1_fu_302     |    0    |    12   |
|          |       ret_V_2_fu_338       |    0    |    25   |
|          |      p_Val2_55_fu_352      |    0    |    25   |
|          |       ret_V_3_fu_426       |    0    |    25   |
|          |      p_Val2_59_fu_440      |    0    |    25   |
|----------|----------------------------|---------|---------|
|          |   select_ln340_52_fu_250   |    0    |    18   |
|          |   select_ln388_24_fu_258   |    0    |    18   |
|          |      p_Val2_56_fu_266      |    0    |    18   |
|          |   select_ln340_54_fu_396   |    0    |    18   |
|  select  |   select_ln388_25_fu_404   |    0    |    18   |
|          |      p_Val2_57_fu_412      |    0    |    18   |
|          |     select_ln340_fu_482    |    0    |    18   |
|          |     select_ln388_fu_490    |    0    |    18   |
|          |   select_ln340_56_fu_498   |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |     xor_ln786_12_fu_220    |    0    |    2    |
|          |     xor_ln340_37_fu_232    |    0    |    2    |
|          |     xor_ln340_38_fu_238    |    0    |    2    |
|          |     xor_ln786_13_fu_366    |    0    |    2    |
|    xor   |     xor_ln340_39_fu_378    |    0    |    2    |
|          |     xor_ln340_40_fu_384    |    0    |    2    |
|          |      xor_ln786_fu_452      |    0    |    2    |
|          |     xor_ln340_41_fu_464    |    0    |    2    |
|          |      xor_ln340_fu_470      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      underflow_fu_226      |    0    |    2    |
|    and   |     underflow_2_fu_372     |    0    |    2    |
|          |     underflow_3_fu_458     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     or_ln340_24_fu_244     |    0    |    2    |
|    or    |     or_ln340_25_fu_390     |    0    |    2    |
|          |       or_ln340_fu_476      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | x_V_offset_read_read_fu_44 |    0    |    0    |
|          |    x_0_V_read_read_fu_50   |    0    |    0    |
|          |    x_1_V_read_read_fu_56   |    0    |    0    |
|          |    x_2_V_read_read_fu_62   |    0    |    0    |
|   read   |    x_3_V_read_read_fu_68   |    0    |    0    |
|          |    x_4_V_read_read_fu_74   |    0    |    0    |
|          |    x_5_V_read_read_fu_80   |    0    |    0    |
|          |    x_6_V_read_read_fu_86   |    0    |    0    |
|          |    x_7_V_read_read_fu_92   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         empty_fu_98        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln43_fu_102      |    0    |    0    |
|          |     zext_ln43_4_fu_106     |    0    |    0    |
|          |     zext_ln43_5_fu_110     |    0    |    0    |
|   zext   |     zext_ln43_6_fu_114     |    0    |    0    |
|          |     zext_ln43_7_fu_118     |    0    |    0    |
|          |     zext_ln43_8_fu_122     |    0    |    0    |
|          |     zext_ln43_9_fu_126     |    0    |    0    |
|          |     zext_ln43_10_fu_130    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       lhs_V_2_fu_184       |    0    |    0    |
|          |       rhs_V_2_fu_188       |    0    |    0    |
|   sext   |       lhs_V_3_fu_330       |    0    |    0    |
|          |       rhs_V_3_fu_334       |    0    |    0    |
|          |        lhs_V_fu_420        |    0    |    0    |
|          |        rhs_V_fu_423        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_s_fu_198     |    0    |    0    |
|          |     p_Result_46_fu_212     |    0    |    0    |
| bitselect|     p_Result_47_fu_344     |    0    |    0    |
|          |     p_Result_48_fu_358     |    0    |    0    |
|          |     p_Result_49_fu_432     |    0    |    0    |
|          |     p_Result_50_fu_444     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   598   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|p_Val2_56_reg_506|   18   |
|p_Val2_57_reg_512|   18   |
+-----------------+--------+
|      Total      |   36   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   598  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   598  |
+-----------+--------+--------+
