m255
K3
13
cModel Technology
Z0 dE:\project\FPGA\ip_test\simulation\modelsim
vdemo
Im]jk[6lNSA>e8eN]h1MYj1
V10>GNhkXL`^JZa80;]W<P3
Z1 dE:\project\FPGA\ip_test\simulation\modelsim
w1683168972
8E:/project/FPGA/ip_test/demo.v
FE:/project/FPGA/ip_test/demo.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
!i10b 1
!s100 fB5ShnC:DcL7KckRccKed2
!s85 0
!s108 1683169531.972000
!s107 E:/project/FPGA/ip_test/demo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/project/FPGA/ip_test|E:/project/FPGA/ip_test/demo.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+E:/project/FPGA/ip_test -O0
vdemo_vlg_tst
!i10b 1
!s100 mhoKbCG]QQfbWlAAa1P@;3
IYh173@0EF5MSoaZ7hT5G[3
VDVVRW5Sd]7B_hkWkC]Ime1
R1
w1683169522
8E:/project/FPGA/ip_test/simulation/modelsim/demo.vt
FE:/project/FPGA/ip_test/simulation/modelsim/demo.vt
L0 3
R2
r1
!s85 0
31
!s108 1683169532.101000
!s107 E:/project/FPGA/ip_test/simulation/modelsim/demo.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/project/FPGA/ip_test/simulation/modelsim|E:/project/FPGA/ip_test/simulation/modelsim/demo.vt|
!s101 -O0
R3
!s92 -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/simulation/modelsim -O0
vip_pll
I27Q7=ao?DC<i39^b?6_FY2
VF09f6j1dIf];IjL<SlmhT1
R1
w1683167195
8E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v
FE:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v
L0 39
R2
r1
31
R3
!i10b 1
!s100 ?6U`JAI0=UMdnIJ[?2OkM3
!s85 0
!s108 1683169532.012000
!s107 E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/project/FPGA/ip_test/ip_cores/ip_pll|E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/ip_cores/ip_pll -O0
vip_rom
IlQCKoW2Fnf>Po`:k40N_z0
VJ<_hXk9d?9zdOj]DZb1UL3
R1
w1683168677
8E:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.v
FE:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.v
L0 39
R2
r1
31
R3
!i10b 1
!s100 U6PLV1cXoRZ`GSGWLdcMX3
!s85 0
!s108 1683169532.051000
!s107 E:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/project/FPGA/ip_test/ip_cores/ip_rom|E:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+E:/project/FPGA/ip_test/ip_cores/ip_rom -O0
