$date
	Mon Jan 24 19:10:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_or_xor_gate_tb $end
$var wire 1 ! e $end
$var wire 1 " d $end
$var wire 1 # c $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # c $end
$var wire 1 " d $end
$var wire 1 ! e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1%
#20
0%
1$
#30
1#
0!
1%
#40
