// Seed: 167034159
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_6 = 32'd90,
    parameter id_7 = 32'd47
) (
    input  tri1 id_0,
    input  tri  _id_1,
    output wand id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  tri0 id_5,
    output wor  _id_6,
    output tri  _id_7
);
  wire id_9;
  logic [id_1 : 1] id_10;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_9,
      id_10
  );
  logic [id_6 : id_7] id_11;
endmodule
