

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Jan 27 00:49:48 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34065|    34065|  0.341 ms|  0.341 ms|  34066|  34066|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630                     |top_kernel_Pipeline_VITIS_LOOP_66_4                     |       66|       66|   0.660 us|   0.660 us|    65|    65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652                     |top_kernel_Pipeline_VITIS_LOOP_88_7                     |       10|       10|   0.100 us|   0.100 us|     9|     9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784                     |top_kernel_Pipeline_VITIS_LOOP_74_5                     |       55|       55|   0.550 us|   0.550 us|     9|     9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886  |top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10  |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_3  |    32000|    32000|       125|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   56|   31370|  30145|    -|
|Memory           |       24|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   1154|    -|
|Register         |        -|    -|    1597|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       24|   56|   32967|  31418|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   15|      23|     44|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-------+-------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886  |top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10  |        0|  16|    436|   2079|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630                     |top_kernel_Pipeline_VITIS_LOOP_66_4                     |        0|   0|     37|    236|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784                     |top_kernel_Pipeline_VITIS_LOOP_74_5                     |        0|   0|  28551|  25568|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652                     |top_kernel_Pipeline_VITIS_LOOP_88_7                     |        0|  40|   2346|   2262|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                              |                                                        |        0|  56|  31370|  30145|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                         Memory                        |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    +-------------------------------------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                  |                                                                 |       24|  0|   0|    0| 16384|  192|     8|       393216|
    +-------------------------------------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_1320_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln71_fu_1607_p2     |         +|   0|  0|  32|          25|          17|
    |and_ln71_fu_1639_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_fu_1314_p2    |      icmp|   0|  0|  17|           9|          10|
    |denom_1_fu_1659_p3      |    select|   0|  0|  24|           1|          24|
    |select_ln71_fu_1651_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln71_1_fu_1645_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln71_fu_1633_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 119|          48|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                             | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |A_0_address0                                                  |  14|          3|   11|         33|
    |A_0_ce0                                                       |  14|          3|    1|          3|
    |A_1_address0                                                  |  14|          3|   11|         33|
    |A_1_ce0                                                       |  14|          3|    1|          3|
    |A_2_address0                                                  |  14|          3|   11|         33|
    |A_2_ce0                                                       |  14|          3|    1|          3|
    |A_3_address0                                                  |  14|          3|   11|         33|
    |A_3_ce0                                                       |  14|          3|    1|          3|
    |A_4_address0                                                  |  14|          3|   11|         33|
    |A_4_ce0                                                       |  14|          3|    1|          3|
    |A_5_address0                                                  |  14|          3|   11|         33|
    |A_5_ce0                                                       |  14|          3|    1|          3|
    |A_6_address0                                                  |  14|          3|   11|         33|
    |A_6_ce0                                                       |  14|          3|    1|          3|
    |A_7_address0                                                  |  14|          3|   11|         33|
    |A_7_ce0                                                       |  14|          3|    1|          3|
    |ap_NS_fsm                                                     |  49|          9|    1|          9|
    |col_sum_bank_10_fu_414                                        |   9|          2|   24|         48|
    |col_sum_bank_11_fu_418                                        |   9|          2|   24|         48|
    |col_sum_bank_12_fu_422                                        |   9|          2|   24|         48|
    |col_sum_bank_13_fu_426                                        |   9|          2|   24|         48|
    |col_sum_bank_14_fu_430                                        |   9|          2|   24|         48|
    |col_sum_bank_15_fu_434                                        |   9|          2|   24|         48|
    |col_sum_bank_16_fu_438                                        |   9|          2|   24|         48|
    |col_sum_bank_17_fu_442                                        |   9|          2|   24|         48|
    |col_sum_bank_18_fu_446                                        |   9|          2|   24|         48|
    |col_sum_bank_19_fu_450                                        |   9|          2|   24|         48|
    |col_sum_bank_1_fu_378                                         |   9|          2|   24|         48|
    |col_sum_bank_20_fu_454                                        |   9|          2|   24|         48|
    |col_sum_bank_21_fu_458                                        |   9|          2|   24|         48|
    |col_sum_bank_22_fu_462                                        |   9|          2|   24|         48|
    |col_sum_bank_23_fu_466                                        |   9|          2|   24|         48|
    |col_sum_bank_24_fu_470                                        |   9|          2|   24|         48|
    |col_sum_bank_25_fu_474                                        |   9|          2|   24|         48|
    |col_sum_bank_26_fu_478                                        |   9|          2|   24|         48|
    |col_sum_bank_27_fu_482                                        |   9|          2|   24|         48|
    |col_sum_bank_28_fu_486                                        |   9|          2|   24|         48|
    |col_sum_bank_29_fu_490                                        |   9|          2|   24|         48|
    |col_sum_bank_2_fu_382                                         |   9|          2|   24|         48|
    |col_sum_bank_30_fu_494                                        |   9|          2|   24|         48|
    |col_sum_bank_31_fu_498                                        |   9|          2|   24|         48|
    |col_sum_bank_32_fu_502                                        |   9|          2|   24|         48|
    |col_sum_bank_33_fu_506                                        |   9|          2|   24|         48|
    |col_sum_bank_34_fu_510                                        |   9|          2|   24|         48|
    |col_sum_bank_35_fu_514                                        |   9|          2|   24|         48|
    |col_sum_bank_36_fu_518                                        |   9|          2|   24|         48|
    |col_sum_bank_37_fu_522                                        |   9|          2|   24|         48|
    |col_sum_bank_38_fu_526                                        |   9|          2|   24|         48|
    |col_sum_bank_39_fu_530                                        |   9|          2|   24|         48|
    |col_sum_bank_3_fu_386                                         |   9|          2|   24|         48|
    |col_sum_bank_40_fu_534                                        |   9|          2|   24|         48|
    |col_sum_bank_41_fu_538                                        |   9|          2|   24|         48|
    |col_sum_bank_42_fu_542                                        |   9|          2|   24|         48|
    |col_sum_bank_43_fu_546                                        |   9|          2|   24|         48|
    |col_sum_bank_44_fu_550                                        |   9|          2|   24|         48|
    |col_sum_bank_45_fu_554                                        |   9|          2|   24|         48|
    |col_sum_bank_46_fu_558                                        |   9|          2|   24|         48|
    |col_sum_bank_47_fu_562                                        |   9|          2|   24|         48|
    |col_sum_bank_48_fu_566                                        |   9|          2|   24|         48|
    |col_sum_bank_49_fu_570                                        |   9|          2|   24|         48|
    |col_sum_bank_4_fu_390                                         |   9|          2|   24|         48|
    |col_sum_bank_50_fu_574                                        |   9|          2|   24|         48|
    |col_sum_bank_51_fu_578                                        |   9|          2|   24|         48|
    |col_sum_bank_52_fu_582                                        |   9|          2|   24|         48|
    |col_sum_bank_53_fu_586                                        |   9|          2|   24|         48|
    |col_sum_bank_54_fu_590                                        |   9|          2|   24|         48|
    |col_sum_bank_55_fu_594                                        |   9|          2|   24|         48|
    |col_sum_bank_56_fu_598                                        |   9|          2|   24|         48|
    |col_sum_bank_57_fu_602                                        |   9|          2|   24|         48|
    |col_sum_bank_58_fu_606                                        |   9|          2|   24|         48|
    |col_sum_bank_59_fu_610                                        |   9|          2|   24|         48|
    |col_sum_bank_5_fu_394                                         |   9|          2|   24|         48|
    |col_sum_bank_60_fu_614                                        |   9|          2|   24|         48|
    |col_sum_bank_61_fu_618                                        |   9|          2|   24|         48|
    |col_sum_bank_62_fu_622                                        |   9|          2|   24|         48|
    |col_sum_bank_63_fu_626                                        |   9|          2|   24|         48|
    |col_sum_bank_6_fu_398                                         |   9|          2|   24|         48|
    |col_sum_bank_7_fu_402                                         |   9|          2|   24|         48|
    |col_sum_bank_8_fu_406                                         |   9|          2|   24|         48|
    |col_sum_bank_9_fu_410                                         |   9|          2|   24|         48|
    |col_sum_bank_fu_374                                           |   9|          2|   24|         48|
    |i_fu_110                                                      |   9|          2|    9|         18|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0         |   9|          2|    1|          2|
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                         |1154|        251| 1746|       3691|
    +--------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   8|   0|    8|          0|
    |col_sum_bank_10_fu_414                                                          |  24|   0|   24|          0|
    |col_sum_bank_11_fu_418                                                          |  24|   0|   24|          0|
    |col_sum_bank_12_fu_422                                                          |  24|   0|   24|          0|
    |col_sum_bank_13_fu_426                                                          |  24|   0|   24|          0|
    |col_sum_bank_14_fu_430                                                          |  24|   0|   24|          0|
    |col_sum_bank_15_fu_434                                                          |  24|   0|   24|          0|
    |col_sum_bank_16_fu_438                                                          |  24|   0|   24|          0|
    |col_sum_bank_17_fu_442                                                          |  24|   0|   24|          0|
    |col_sum_bank_18_fu_446                                                          |  24|   0|   24|          0|
    |col_sum_bank_19_fu_450                                                          |  24|   0|   24|          0|
    |col_sum_bank_1_fu_378                                                           |  24|   0|   24|          0|
    |col_sum_bank_20_fu_454                                                          |  24|   0|   24|          0|
    |col_sum_bank_21_fu_458                                                          |  24|   0|   24|          0|
    |col_sum_bank_22_fu_462                                                          |  24|   0|   24|          0|
    |col_sum_bank_23_fu_466                                                          |  24|   0|   24|          0|
    |col_sum_bank_24_fu_470                                                          |  24|   0|   24|          0|
    |col_sum_bank_25_fu_474                                                          |  24|   0|   24|          0|
    |col_sum_bank_26_fu_478                                                          |  24|   0|   24|          0|
    |col_sum_bank_27_fu_482                                                          |  24|   0|   24|          0|
    |col_sum_bank_28_fu_486                                                          |  24|   0|   24|          0|
    |col_sum_bank_29_fu_490                                                          |  24|   0|   24|          0|
    |col_sum_bank_2_fu_382                                                           |  24|   0|   24|          0|
    |col_sum_bank_30_fu_494                                                          |  24|   0|   24|          0|
    |col_sum_bank_31_fu_498                                                          |  24|   0|   24|          0|
    |col_sum_bank_32_fu_502                                                          |  24|   0|   24|          0|
    |col_sum_bank_33_fu_506                                                          |  24|   0|   24|          0|
    |col_sum_bank_34_fu_510                                                          |  24|   0|   24|          0|
    |col_sum_bank_35_fu_514                                                          |  24|   0|   24|          0|
    |col_sum_bank_36_fu_518                                                          |  24|   0|   24|          0|
    |col_sum_bank_37_fu_522                                                          |  24|   0|   24|          0|
    |col_sum_bank_38_fu_526                                                          |  24|   0|   24|          0|
    |col_sum_bank_39_fu_530                                                          |  24|   0|   24|          0|
    |col_sum_bank_3_fu_386                                                           |  24|   0|   24|          0|
    |col_sum_bank_40_fu_534                                                          |  24|   0|   24|          0|
    |col_sum_bank_41_fu_538                                                          |  24|   0|   24|          0|
    |col_sum_bank_42_fu_542                                                          |  24|   0|   24|          0|
    |col_sum_bank_43_fu_546                                                          |  24|   0|   24|          0|
    |col_sum_bank_44_fu_550                                                          |  24|   0|   24|          0|
    |col_sum_bank_45_fu_554                                                          |  24|   0|   24|          0|
    |col_sum_bank_46_fu_558                                                          |  24|   0|   24|          0|
    |col_sum_bank_47_fu_562                                                          |  24|   0|   24|          0|
    |col_sum_bank_48_fu_566                                                          |  24|   0|   24|          0|
    |col_sum_bank_49_fu_570                                                          |  24|   0|   24|          0|
    |col_sum_bank_4_fu_390                                                           |  24|   0|   24|          0|
    |col_sum_bank_50_fu_574                                                          |  24|   0|   24|          0|
    |col_sum_bank_51_fu_578                                                          |  24|   0|   24|          0|
    |col_sum_bank_52_fu_582                                                          |  24|   0|   24|          0|
    |col_sum_bank_53_fu_586                                                          |  24|   0|   24|          0|
    |col_sum_bank_54_fu_590                                                          |  24|   0|   24|          0|
    |col_sum_bank_55_fu_594                                                          |  24|   0|   24|          0|
    |col_sum_bank_56_fu_598                                                          |  24|   0|   24|          0|
    |col_sum_bank_57_fu_602                                                          |  24|   0|   24|          0|
    |col_sum_bank_58_fu_606                                                          |  24|   0|   24|          0|
    |col_sum_bank_59_fu_610                                                          |  24|   0|   24|          0|
    |col_sum_bank_5_fu_394                                                           |  24|   0|   24|          0|
    |col_sum_bank_60_fu_614                                                          |  24|   0|   24|          0|
    |col_sum_bank_61_fu_618                                                          |  24|   0|   24|          0|
    |col_sum_bank_62_fu_622                                                          |  24|   0|   24|          0|
    |col_sum_bank_63_fu_626                                                          |  24|   0|   24|          0|
    |col_sum_bank_6_fu_398                                                           |  24|   0|   24|          0|
    |col_sum_bank_7_fu_402                                                           |  24|   0|   24|          0|
    |col_sum_bank_8_fu_406                                                           |  24|   0|   24|          0|
    |col_sum_bank_9_fu_410                                                           |  24|   0|   24|          0|
    |col_sum_bank_fu_374                                                             |  24|   0|   24|          0|
    |denom_1_reg_3103                                                                |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg                     |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg                     |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg                     |   1|   0|    1|          0|
    |i_fu_110                                                                        |   9|   0|    9|          0|
    |tmp_s_reg_3098                                                                  |   8|   0|   11|          3|
    |trunc_ln62_reg_2772                                                             |   8|   0|    8|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |1597|   0| 1600|          3|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_0_address0  |  out|   11|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|   24|   ap_memory|           A_0|         array|
|A_1_address0  |  out|   11|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   24|   ap_memory|           A_1|         array|
|A_2_address0  |  out|   11|   ap_memory|           A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0        |   in|   24|   ap_memory|           A_2|         array|
|A_3_address0  |  out|   11|   ap_memory|           A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0        |   in|   24|   ap_memory|           A_3|         array|
|A_4_address0  |  out|   11|   ap_memory|           A_4|         array|
|A_4_ce0       |  out|    1|   ap_memory|           A_4|         array|
|A_4_q0        |   in|   24|   ap_memory|           A_4|         array|
|A_5_address0  |  out|   11|   ap_memory|           A_5|         array|
|A_5_ce0       |  out|    1|   ap_memory|           A_5|         array|
|A_5_q0        |   in|   24|   ap_memory|           A_5|         array|
|A_6_address0  |  out|   11|   ap_memory|           A_6|         array|
|A_6_ce0       |  out|    1|   ap_memory|           A_6|         array|
|A_6_q0        |   in|   24|   ap_memory|           A_6|         array|
|A_7_address0  |  out|   11|   ap_memory|           A_7|         array|
|A_7_ce0       |  out|    1|   ap_memory|           A_7|         array|
|A_7_q0        |   in|   24|   ap_memory|           A_7|         array|
|C_0_address0  |  out|   11|   ap_memory|           C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|           C_0|         array|
|C_0_d0        |  out|   24|   ap_memory|           C_0|         array|
|C_1_address0  |  out|   11|   ap_memory|           C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|           C_1|         array|
|C_1_d0        |  out|   24|   ap_memory|           C_1|         array|
|C_2_address0  |  out|   11|   ap_memory|           C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|           C_2|         array|
|C_2_d0        |  out|   24|   ap_memory|           C_2|         array|
|C_3_address0  |  out|   11|   ap_memory|           C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|           C_3|         array|
|C_3_d0        |  out|   24|   ap_memory|           C_3|         array|
|C_4_address0  |  out|   11|   ap_memory|           C_4|         array|
|C_4_ce0       |  out|    1|   ap_memory|           C_4|         array|
|C_4_we0       |  out|    1|   ap_memory|           C_4|         array|
|C_4_d0        |  out|   24|   ap_memory|           C_4|         array|
|C_5_address0  |  out|   11|   ap_memory|           C_5|         array|
|C_5_ce0       |  out|    1|   ap_memory|           C_5|         array|
|C_5_we0       |  out|    1|   ap_memory|           C_5|         array|
|C_5_d0        |  out|   24|   ap_memory|           C_5|         array|
|C_6_address0  |  out|   11|   ap_memory|           C_6|         array|
|C_6_ce0       |  out|    1|   ap_memory|           C_6|         array|
|C_6_we0       |  out|    1|   ap_memory|           C_6|         array|
|C_6_d0        |  out|   24|   ap_memory|           C_6|         array|
|C_7_address0  |  out|   11|   ap_memory|           C_7|         array|
|C_7_ce0       |  out|    1|   ap_memory|           C_7|         array|
|C_7_we0       |  out|    1|   ap_memory|           C_7|         array|
|C_7_d0        |  out|   24|   ap_memory|           C_7|         array|
+--------------+-----+-----+------------+--------------+--------------+

