Fitter report for Add_Frame
Fri Feb 27 11:16:20 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Routing Usage Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing Summary
 30. Estimated Delay Added for Hold Timing Details
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Feb 27 11:16:20 2015       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; Add_Frame                                   ;
; Top-level Entity Name           ; Add_Frame                                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 193 / 56,480 ( < 1 % )                      ;
; Total registers                 ; 254                                         ;
; Total pins                      ; 94 / 268 ( 35 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX Channels          ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 0 / 13 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC7C7F23C8                        ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.59        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  19.6%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+--------------------------------+-------------------------------+
; Pin Name                       ; Reason                        ;
+--------------------------------+-------------------------------+
; Avalon_MM_Slave_writedata[16]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[17]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[18]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[19]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[20]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[21]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[22]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[23]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[24]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[25]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[26]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[27]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[28]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[29]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[30]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[31]  ; Incomplete set of assignments ;
; Avalon_ST_Sink_ready           ; Incomplete set of assignments ;
; Avalon_ST_Source_data[0]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[1]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[2]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[3]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[4]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[5]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[6]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[7]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[8]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[9]       ; Incomplete set of assignments ;
; Avalon_ST_Source_data[10]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[11]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[12]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[13]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[14]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[15]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[16]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[17]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[18]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[19]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[20]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[21]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[22]      ; Incomplete set of assignments ;
; Avalon_ST_Source_data[23]      ; Incomplete set of assignments ;
; Avalon_ST_Source_endofpacket   ; Incomplete set of assignments ;
; Avalon_ST_Source_startofpacket ; Incomplete set of assignments ;
; Avalon_ST_Source_valid         ; Incomplete set of assignments ;
; Avalon_ST_Source_ready         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[0]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[1]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[2]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[3]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[4]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[5]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[6]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[7]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[8]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[9]         ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[10]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[11]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[12]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[13]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[14]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[15]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[16]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[17]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[18]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[19]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[20]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[21]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[22]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_data[23]        ; Incomplete set of assignments ;
; Avalon_ST_Sink_endofpacket     ; Incomplete set of assignments ;
; Avalon_ST_Sink_startofpacket   ; Incomplete set of assignments ;
; Avalon_ST_Sink_valid           ; Incomplete set of assignments ;
; Clock                          ; Incomplete set of assignments ;
; aclr                           ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[1]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_write          ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[0]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[2]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_address[1]     ; Incomplete set of assignments ;
; Avalon_MM_Slave_address[0]     ; Incomplete set of assignments ;
; Avalon_MM_Slave_address[2]     ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[4]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[7]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[6]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[5]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[11]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[14]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[13]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[12]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[10]  ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[9]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[8]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[3]   ; Incomplete set of assignments ;
; Avalon_MM_Slave_writedata[15]  ; Incomplete set of assignments ;
+--------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                     ;
+--------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node               ; Action  ; Operation ; Reason                     ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+--------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; Clock~inputCLKENA0 ; Created ; Placement ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
; aclr~inputCLKENA0  ; Created ; Placement ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
+--------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 759 ) ; 0.00 % ( 0 / 759 )         ; 0.00 % ( 0 / 759 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 759 ) ; 0.00 % ( 0 / 759 )         ; 0.00 % ( 0 / 759 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 759 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/Add_Frame.pin.


+-------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                       ;
+-------------------------------------------------------------+---------------+-------+
; Resource                                                    ; Usage         ; %     ;
+-------------------------------------------------------------+---------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 193 / 56,480  ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 193           ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 237 / 56,480  ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 69            ;       ;
;         [b] ALMs used for LUT logic                         ; 114           ;       ;
;         [c] ALMs used for registers                         ; 54            ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0             ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 47 / 56,480   ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 56,480    ; < 1 % ;
;         [a] Due to location constrained logic               ; 0             ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0             ;       ;
;         [c] Due to LAB input limits                         ; 3             ;       ;
;         [d] Due to virtual I/Os                             ; 0             ;       ;
;                                                             ;               ;       ;
; Difficulty packing design                                   ; Low           ;       ;
;                                                             ;               ;       ;
; Total LABs:  partially or completely used                   ; 32 / 5,648    ; < 1 % ;
;     -- Logic LABs                                           ; 32            ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0             ;       ;
;                                                             ;               ;       ;
; Combinational ALUT usage for logic                          ; 316           ;       ;
;     -- 7 input functions                                    ; 0             ;       ;
;     -- 6 input functions                                    ; 90            ;       ;
;     -- 5 input functions                                    ; 35            ;       ;
;     -- 4 input functions                                    ; 22            ;       ;
;     -- <=3 input functions                                  ; 169           ;       ;
; Combinational ALUT usage for route-throughs                 ; 28            ;       ;
; Dedicated logic registers                                   ; 254           ;       ;
;     -- By type:                                             ;               ;       ;
;         -- Primary logic registers                          ; 245 / 112,960 ; < 1 % ;
;         -- Secondary logic registers                        ; 9 / 112,960   ; < 1 % ;
;     -- By function:                                         ;               ;       ;
;         -- Design implementation registers                  ; 254           ;       ;
;         -- Routing optimization registers                   ; 0             ;       ;
;                                                             ;               ;       ;
; Virtual pins                                                ; 0             ;       ;
; I/O pins                                                    ; 94 / 268      ; 35 %  ;
;     -- Clock pins                                           ; 4 / 11        ; 36 %  ;
;     -- Dedicated input pins                                 ; 0 / 23        ; 0 %   ;
;                                                             ;               ;       ;
; Global signals                                              ; 2             ;       ;
; M10K blocks                                                 ; 0 / 686       ; 0 %   ;
; Total MLAB memory bits                                      ; 0             ;       ;
; Total block memory bits                                     ; 0 / 7,024,640 ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 7,024,640 ; 0 %   ;
; Total DSP Blocks                                            ; 0 / 156       ; 0 %   ;
; Fractional PLLs                                             ; 0 / 7         ; 0 %   ;
; Global clocks                                               ; 2 / 16        ; 13 %  ;
; Quadrant clocks                                             ; 0 / 88        ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18        ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120       ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120       ; 0 %   ;
; JTAGs                                                       ; 0 / 1         ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1         ; 0 %   ;
; CRC blocks                                                  ; 0 / 1         ; 0 %   ;
; Remote update blocks                                        ; 0 / 1         ; 0 %   ;
; Hard IPs                                                    ; 0 / 1         ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6         ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6         ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6         ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6         ; 0 %   ;
; Channel PLLs                                                ; 0 / 6         ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3         ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2         ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0% / 0% / 0%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 4% / 4% / 4%  ;       ;
; Maximum fan-out                                             ; 254           ;       ;
; Highest non-global fan-out                                  ; 68            ;       ;
; Total fan-out                                               ; 2343          ;       ;
; Average fan-out                                             ; 2.97          ;       ;
+-------------------------------------------------------------+---------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 193 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 193                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 237 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 69                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 114                    ; 0                              ;
;         [c] ALMs used for registers                         ; 54                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 47 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 56480 ( < 1 % )    ; 0 / 56480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 3                      ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 32 / 5648 ( < 1 % )    ; 0 / 5648 ( 0 % )               ;
;     -- Logic LABs                                           ; 32                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 316                    ; 0                              ;
;     -- 7 input functions                                    ; 0                      ; 0                              ;
;     -- 6 input functions                                    ; 90                     ; 0                              ;
;     -- 5 input functions                                    ; 35                     ; 0                              ;
;     -- 4 input functions                                    ; 22                     ; 0                              ;
;     -- <=3 input functions                                  ; 169                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 28                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 245 / 112960 ( < 1 % ) ; 0 / 112960 ( 0 % )             ;
;         -- Secondary logic registers                        ; 9 / 112960 ( < 1 % )   ; 0 / 112960 ( 0 % )             ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 254                    ; 0                              ;
;         -- Routing optimization registers                   ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 94                     ; 0                              ;
; I/O registers                                               ; 0                      ; 0                              ;
; Total block memory bits                                     ; 0                      ; 0                              ;
; Total block memory implementation bits                      ; 0                      ; 0                              ;
; Clock enable block                                          ; 2 / 122 ( 1 % )        ; 0 / 122 ( 0 % )                ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 0                      ; 0                              ;
;     -- Registered Input Connections                         ; 0                      ; 0                              ;
;     -- Output Connections                                   ; 0                      ; 0                              ;
;     -- Registered Output Connections                        ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 2343                   ; 0                              ;
;     -- Registered Connections                               ; 712                    ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 66                     ; 0                              ;
;     -- Output Ports                                         ; 28                     ; 0                              ;
;     -- Bidir Ports                                          ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name                          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Avalon_MM_Slave_address[0]    ; H8    ; 8A       ; 38           ; 81           ; 34           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_address[1]    ; B10   ; 8A       ; 34           ; 81           ; 40           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_address[2]    ; E15   ; 7A       ; 66           ; 81           ; 40           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_write         ; A12   ; 7A       ; 54           ; 81           ; 51           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[0]  ; A13   ; 7A       ; 60           ; 81           ; 51           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[10] ; J19   ; 7A       ; 68           ; 81           ; 34           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[11] ; K21   ; 5B       ; 89           ; 38           ; 37           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[12] ; C15   ; 7A       ; 62           ; 81           ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[13] ; M20   ; 5B       ; 89           ; 37           ; 37           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[14] ; D13   ; 7A       ; 54           ; 81           ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[15] ; H14   ; 7A       ; 60           ; 81           ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[16] ; Y17   ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[17] ; B6    ; 8A       ; 32           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[18] ; L22   ; 5B       ; 89           ; 36           ; 54           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[19] ; M7    ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[1]  ; C13   ; 7A       ; 54           ; 81           ; 17           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[20] ; W19   ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[21] ; Y22   ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[22] ; A18   ; 7A       ; 74           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[23] ; AB20  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[24] ; G8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[25] ; D6    ; 8A       ; 30           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[26] ; AA15  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[27] ; A22   ; 7A       ; 78           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[28] ; G20   ; 7A       ; 80           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[29] ; D19   ; 7A       ; 86           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[2]  ; L19   ; 5B       ; 89           ; 38           ; 3            ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[30] ; W21   ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[31] ; AB11  ; 3B       ; 38           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[3]  ; B12   ; 7A       ; 54           ; 81           ; 34           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[4]  ; K20   ; 7A       ; 72           ; 81           ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[5]  ; A14   ; 7A       ; 66           ; 81           ; 91           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[6]  ; U15   ; 4A       ; 60           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[7]  ; L18   ; 5B       ; 89           ; 38           ; 20           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[8]  ; A15   ; 7A       ; 66           ; 81           ; 74           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_MM_Slave_writedata[9]  ; F20   ; 7A       ; 76           ; 81           ; 51           ; 4                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[0]        ; F12   ; 7A       ; 56           ; 81           ; 51           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[10]       ; M21   ; 5B       ; 89           ; 37           ; 54           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[11]       ; D12   ; 7A       ; 50           ; 81           ; 40           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[12]       ; C11   ; 7A       ; 50           ; 81           ; 74           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[13]       ; H11   ; 7A       ; 52           ; 81           ; 0            ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[14]       ; B11   ; 7A       ; 50           ; 81           ; 91           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[15]       ; F15   ; 7A       ; 66           ; 81           ; 57           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[16]       ; G12   ; 7A       ; 52           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[17]       ; G17   ; 7A       ; 70           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[18]       ; J11   ; 7A       ; 58           ; 81           ; 74           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[19]       ; E14   ; 7A       ; 58           ; 81           ; 40           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[1]        ; B13   ; 7A       ; 60           ; 81           ; 34           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[20]       ; G18   ; 7A       ; 68           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[21]       ; H16   ; 7A       ; 64           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[22]       ; K22   ; 5B       ; 89           ; 38           ; 54           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[23]       ; A19   ; 7A       ; 74           ; 81           ; 91           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[2]        ; J13   ; 7A       ; 60           ; 81           ; 17           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[3]        ; B15   ; 7A       ; 62           ; 81           ; 17           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[4]        ; J8    ; 8A       ; 38           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[5]        ; E12   ; 7A       ; 50           ; 81           ; 57           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[6]        ; A17   ; 7A       ; 74           ; 81           ; 57           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[7]        ; D22   ; 7A       ; 80           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[8]        ; M18   ; 5B       ; 89           ; 36           ; 20           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_data[9]        ; Y14   ; 4A       ; 54           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_endofpacket    ; H15   ; 7A       ; 64           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_startofpacket  ; D17   ; 7A       ; 70           ; 81           ; 0            ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Sink_valid          ; C16   ; 7A       ; 72           ; 81           ; 51           ; 5                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Avalon_ST_Source_ready        ; T13   ; 4A       ; 52           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Clock                         ; M16   ; 5B       ; 89           ; 35           ; 60           ; 254                   ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; aclr                          ; N16   ; 5B       ; 89           ; 35           ; 43           ; 250                   ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Avalon_ST_Sink_ready           ; AA13  ; 4A       ; 52           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[0]       ; G15   ; 7A       ; 62           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[10]      ; L7    ; 8A       ; 40           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[11]      ; K9    ; 7A       ; 52           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[12]      ; F10   ; 8A       ; 40           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[13]      ; B22   ; 7A       ; 78           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[14]      ; K7    ; 8A       ; 40           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[15]      ; F19   ; 7A       ; 76           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[16]      ; G11   ; 7A       ; 56           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[17]      ; L17   ; 5B       ; 89           ; 37           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[18]      ; H10   ; 7A       ; 58           ; 81           ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[19]      ; G10   ; 8A       ; 40           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[1]       ; H18   ; 7A       ; 68           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[20]      ; J18   ; 7A       ; 68           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[21]      ; J17   ; 7A       ; 64           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[22]      ; F14   ; 7A       ; 62           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[23]      ; K19   ; 7A       ; 72           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[2]       ; A20   ; 7A       ; 74           ; 81           ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[3]       ; E16   ; 7A       ; 70           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[4]       ; F13   ; 7A       ; 58           ; 81           ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[5]       ; L8    ; 7A       ; 52           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[6]       ; H13   ; 7A       ; 56           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[7]       ; J7    ; 8A       ; 38           ; 81           ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[8]       ; G13   ; 7A       ; 56           ; 81           ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_data[9]       ; K17   ; 5B       ; 89           ; 37           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_endofpacket   ; K16   ; 7A       ; 64           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_startofpacket ; G16   ; 7A       ; 70           ; 81           ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Avalon_ST_Source_valid         ; B16   ; 7A       ; 72           ; 81           ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 10 / 48 ( 21 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 12 / 16 ( 75 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 59 / 80 ( 74 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 11 / 32 ( 34 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; Avalon_MM_Slave_write           ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A13      ; 432        ; 7A       ; Avalon_MM_Slave_writedata[0]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A14      ; 420        ; 7A       ; Avalon_MM_Slave_writedata[5]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A15      ; 418        ; 7A       ; Avalon_MM_Slave_writedata[8]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; Avalon_ST_Sink_data[6]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A18      ; 401        ; 7A       ; Avalon_MM_Slave_writedata[22]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A19      ; 404        ; 7A       ; Avalon_ST_Sink_data[23]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A20      ; 402        ; 7A       ; Avalon_ST_Source_data[2]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; Avalon_MM_Slave_writedata[27]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA1      ; 39         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 38         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 139        ; 4A       ; Avalon_ST_Sink_ready            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 142        ; 4A       ; Avalon_MM_Slave_writedata[26]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 126        ; 3B       ; Avalon_MM_Slave_writedata[31]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB12     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; Avalon_MM_Slave_writedata[23]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB21     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; Avalon_MM_Slave_writedata[17]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; Avalon_MM_Slave_address[1]      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B11      ; 452        ; 7A       ; Avalon_ST_Sink_data[14]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B12      ; 442        ; 7A       ; Avalon_MM_Slave_writedata[3]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B13      ; 430        ; 7A       ; Avalon_ST_Sink_data[1]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; Avalon_ST_Sink_data[3]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B16      ; 406        ; 7A       ; Avalon_ST_Source_valid          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; Avalon_ST_Source_data[13]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; Avalon_ST_Sink_data[12]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; Avalon_MM_Slave_writedata[1]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; Avalon_MM_Slave_writedata[12]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C16      ; 408        ; 7A       ; Avalon_ST_Sink_valid            ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; Avalon_MM_Slave_writedata[25]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; Avalon_ST_Sink_data[11]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D13      ; 441        ; 7A       ; Avalon_MM_Slave_writedata[14]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D14      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; Avalon_ST_Sink_startofpacket    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; Avalon_MM_Slave_writedata[29]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; Avalon_ST_Sink_data[7]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E1       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; Avalon_ST_Sink_data[5]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; Avalon_ST_Sink_data[19]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E15      ; 417        ; 7A       ; Avalon_MM_Slave_address[2]      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E16      ; 411        ; 7A       ; Avalon_ST_Source_data[3]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 14         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; Avalon_ST_Source_data[12]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; Avalon_ST_Sink_data[0]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F13      ; 435        ; 7A       ; Avalon_ST_Source_data[4]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F14      ; 428        ; 7A       ; Avalon_ST_Source_data[22]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F15      ; 419        ; 7A       ; Avalon_ST_Sink_data[15]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; Avalon_ST_Source_data[15]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F20      ; 400        ; 7A       ; Avalon_MM_Slave_writedata[9]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 15         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; Avalon_MM_Slave_writedata[24]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; Avalon_ST_Source_data[19]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 438        ; 7A       ; Avalon_ST_Source_data[16]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G12      ; 447        ; 7A       ; Avalon_ST_Sink_data[16]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G13      ; 439        ; 7A       ; Avalon_ST_Source_data[8]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; Avalon_ST_Source_data[0]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G16      ; 412        ; 7A       ; Avalon_ST_Source_startofpacket  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G17      ; 410        ; 7A       ; Avalon_ST_Sink_data[17]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G18      ; 413        ; 7A       ; Avalon_ST_Sink_data[20]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; Avalon_MM_Slave_writedata[28]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; Avalon_MM_Slave_address[0]      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; Avalon_ST_Source_data[18]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H11      ; 445        ; 7A       ; Avalon_ST_Sink_data[13]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; Avalon_ST_Source_data[6]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H14      ; 429        ; 7A       ; Avalon_MM_Slave_writedata[15]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H15      ; 423        ; 7A       ; Avalon_ST_Sink_endofpacket      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ; 421        ; 7A       ; Avalon_ST_Sink_data[21]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; Avalon_ST_Source_data[1]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 24         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 25         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; Avalon_ST_Source_data[7]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J8       ; 459        ; 8A       ; Avalon_ST_Sink_data[4]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; Avalon_ST_Sink_data[18]         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; Avalon_ST_Sink_data[2]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; Avalon_ST_Source_data[21]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J18      ; 416        ; 7A       ; Avalon_ST_Source_data[20]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J19      ; 414        ; 7A       ; Avalon_MM_Slave_writedata[10]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; Avalon_ST_Source_data[14]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; Avalon_ST_Source_data[11]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; Avalon_ST_Source_endofpacket    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K17      ; 284        ; 5B       ; Avalon_ST_Source_data[9]        ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; Avalon_ST_Source_data[23]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K20      ; 405        ; 7A       ; Avalon_MM_Slave_writedata[4]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K21      ; 289        ; 5B       ; Avalon_MM_Slave_writedata[11]   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K22      ; 291        ; 5B       ; Avalon_ST_Sink_data[22]         ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L1       ; 27         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 26         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; Avalon_ST_Source_data[10]       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L8       ; 446        ; 7A       ; Avalon_ST_Source_data[5]        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; Avalon_ST_Source_data[17]       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L18      ; 290        ; 5B       ; Avalon_MM_Slave_writedata[7]    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L19      ; 288        ; 5B       ; Avalon_MM_Slave_writedata[2]    ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; Avalon_MM_Slave_writedata[18]   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 66         ; 3A       ; Avalon_MM_Slave_writedata[19]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; Clock                           ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; Avalon_ST_Sink_data[8]          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; Avalon_MM_Slave_writedata[13]   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M21      ; 287        ; 5B       ; Avalon_ST_Sink_data[10]         ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 28         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 29         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; aclr                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 31         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 30         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 138        ; 4A       ; Avalon_ST_Source_ready          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 32         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 33         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; Avalon_MM_Slave_writedata[6]    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 35         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 34         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; Avalon_MM_Slave_writedata[20]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; Avalon_MM_Slave_writedata[30]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 36         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 37         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; Avalon_ST_Sink_data[9]          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y15      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 151        ; 4A       ; Avalon_MM_Slave_writedata[16]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; Avalon_MM_Slave_writedata[21]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Add_Frame                                                                                                      ; 192.5 (0.5)          ; 236.0 (0.5)                      ; 46.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 316 (1)             ; 254 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 94   ; 0            ; |Add_Frame                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|                                                           ; 192.0 (0.0)          ; 235.5 (0.0)                      ; 46.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 315 (0)             ; 254 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0                                                                                                                                                                                                                                                                                          ; work         ;
;       |Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|                                    ; 192.0 (0.0)          ; 235.5 (0.0)                      ; 46.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 315 (0)             ; 254 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0                                                                                                                                                                                                                     ; work         ;
;          |Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|       ; 22.7 (0.0)           ; 34.1 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0                                                                                                                      ; work         ;
;             |alt_dspbuilder_counter_GNW5IG44CT:counter|                                                         ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter                                                                            ; work         ;
;                |lpm_counter:Counteri|                                                                           ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri                                                       ; work         ;
;                   |cntr_adn:auto_generated|                                                                     ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated                               ; work         ;
;             |alt_dspbuilder_delay_GNGQ56ZS4N:delay1|                                                            ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1                                                                               ; work         ;
;                |alt_dspbuilder_SDelay:Delay1i|                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i                                                 ; work         ;
;             |alt_dspbuilder_delay_GNXEWPAYC5:delay3|                                                            ; 2.9 (0.0)            ; 5.0 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3                                                                               ; work         ;
;                |alt_dspbuilder_SDelay:Delay1i|                                                                  ; 2.9 (2.9)            ; 5.0 (5.0)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i                                                 ; work         ;
;             |alt_dspbuilder_delay_GNXEWPAYC5:delay4|                                                            ; 2.2 (0.0)            ; 5.3 (0.0)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4                                                                               ; work         ;
;                |alt_dspbuilder_SDelay:Delay1i|                                                                  ; 2.2 (2.2)            ; 5.3 (5.3)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i                                                 ; work         ;
;             |alt_dspbuilder_delay_GNXEWPAYC5:delay5|                                                            ; 2.1 (0.0)            ; 4.7 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5                                                                               ; work         ;
;                |alt_dspbuilder_SDelay:Delay1i|                                                                  ; 2.1 (2.1)            ; 4.7 (4.7)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i                                                 ; work         ;
;             |alt_dspbuilder_delay_GNZCCH64DU:delay|                                                             ; 3.6 (0.0)            ; 4.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay                                                                                ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 3.6 (3.6)            ; 4.1 (4.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit                                        ; work         ;
;             |alt_dspbuilder_delay_GNZCCH64DU:delay2|                                                            ; 3.6 (0.0)            ; 4.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2                                                                               ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 3.6 (3.6)            ; 4.1 (4.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit                                       ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|                                     ; 4.2 (0.0)            ; 5.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator                                                        ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 4.2 (4.2)            ; 5.0 (5.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori         ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|                                    ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4                                                       ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori        ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator5|                                    ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator5                                                       ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator5|alt_dspbuilder_SBitLogical:LogicalBitOperatori        ; work         ;
;          |Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0| ; 38.6 (0.0)           ; 56.8 (0.0)                       ; 19.3 (0.0)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0                                                                                                                ; work         ;
;             |alt_dspbuilder_decoder_GN7UJNSI7B:decoder8|                                                        ; 0.1 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8                                                                     ; work         ;
;                |alt_dspbuilder_sdecoderaltr:Decoderi|                                                           ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8|alt_dspbuilder_sdecoderaltr:Decoderi                                ; work         ;
;             |alt_dspbuilder_decoder_GN7W55JURN:decoder6|                                                        ; 1.6 (0.0)            ; 2.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6                                                                     ; work         ;
;                |alt_dspbuilder_sdecoderaltr:Decoderi|                                                           ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi                                ; work         ;
;             |alt_dspbuilder_decoder_GNASZZCDAR:decoder10|                                                       ; 0.1 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNASZZCDAR:decoder10                                                                    ; work         ;
;                |alt_dspbuilder_sdecoderaltr:Decoderi|                                                           ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNASZZCDAR:decoder10|alt_dspbuilder_sdecoderaltr:Decoderi                               ; work         ;
;             |alt_dspbuilder_decoder_GNBHXAVAPH:decoder2|                                                        ; 0.1 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2                                                                     ; work         ;
;                |alt_dspbuilder_sdecoderaltr:Decoderi|                                                           ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2|alt_dspbuilder_sdecoderaltr:Decoderi                                ; work         ;
;             |alt_dspbuilder_decoder_GNBT6YIKS3:decoder4|                                                        ; 0.1 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4                                                                     ; work         ;
;                |alt_dspbuilder_sdecoderaltr:Decoderi|                                                           ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4|alt_dspbuilder_sdecoderaltr:Decoderi                                ; work         ;
;             |alt_dspbuilder_decoder_GNQPHUITBS:decoder|                                                         ; 0.1 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNQPHUITBS:decoder                                                                      ; work         ;
;                |alt_dspbuilder_sdecoderaltr:Decoderi|                                                           ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNQPHUITBS:decoder|alt_dspbuilder_sdecoderaltr:Decoderi                                 ; work         ;
;             |alt_dspbuilder_delay_GNFEQ57IEX:delay12|                                                           ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12                                                                        ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit                                ; work         ;
;             |alt_dspbuilder_delay_GNFEQ57IEX:delay3|                                                            ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNUECIBFDH:delay4|                                                            ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNUECIBFDH:delay5|                                                            ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay5                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay5|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay1|                                                            ; 3.8 (0.0)            ; 5.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 3.8 (3.8)            ; 5.0 (5.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay10|                                                           ; 5.3 (0.0)            ; 7.0 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10                                                                        ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 5.3 (5.3)            ; 7.0 (7.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit                                ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay11|                                                           ; 3.2 (0.0)            ; 4.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11                                                                        ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 3.2 (3.2)            ; 4.1 (4.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit                                ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay2|                                                            ; 3.8 (0.0)            ; 4.7 (0.0)                        ; 1.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 3.8 (3.8)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay6|                                                            ; 2.0 (0.0)            ; 6.2 (0.0)                        ; 4.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 2.0 (2.0)            ; 6.2 (6.2)                        ; 4.3 (4.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay7|                                                            ; 5.3 (0.0)            ; 5.8 (0.0)                        ; 1.1 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 5.3 (5.3)            ; 5.8 (5.8)                        ; 1.1 (1.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay8|                                                            ; 2.4 (0.0)            ; 5.9 (0.0)                        ; 3.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 2.4 (2.4)            ; 5.9 (5.9)                        ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_delay_GNWON5MXYC:delay9|                                                            ; 2.5 (0.0)            ; 6.0 (0.0)                        ; 3.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9                                                                         ; work         ;
;                |alt_dspbuilder_SInitDelay:DelayWithInit|                                                        ; 2.5 (2.5)            ; 6.0 (6.0)                        ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit                                 ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|                                   ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11                                                ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator12|                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator12                                                ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator12|alt_dspbuilder_SBitLogical:LogicalBitOperatori ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2                                                 ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori  ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4                                                 ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori  ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator6|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator6                                                 ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori  ; work         ;
;             |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator8|                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator8                                                 ; work         ;
;                |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator8|alt_dspbuilder_SBitLogical:LogicalBitOperatori  ; work         ;
;          |FrameControl:frame_control|                                                                           ; 5.8 (5.8)            ; 6.8 (6.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control                                                                                                                                                                                          ; work         ;
;          |alt_dspbuilder_counter_GNCXSYJEM5:counter|                                                            ; 8.2 (0.0)            ; 8.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter                                                                                                                                                                           ; work         ;
;             |lpm_counter:Counteri|                                                                              ; 8.2 (0.0)            ; 8.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri                                                                                                                                                      ; work         ;
;                |cntr_uen:auto_generated|                                                                        ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated                                                                                                                              ; work         ;
;          |alt_dspbuilder_counter_GNCXSYJEM5:counter1|                                                           ; 8.2 (0.0)            ; 9.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1                                                                                                                                                                          ; work         ;
;             |lpm_counter:Counteri|                                                                              ; 8.2 (0.0)            ; 9.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri                                                                                                                                                     ; work         ;
;                |cntr_uen:auto_generated|                                                                        ; 8.2 (8.2)            ; 9.0 (9.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated                                                                                                                             ; work         ;
;          |alt_dspbuilder_delay_GNHYCSAEGT:delay2|                                                               ; 0.1 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay2                                                                                                                                                                              ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                                                                     ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                ; work         ;
;          |alt_dspbuilder_delay_GNHYCSAEGT:delay3|                                                               ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay3                                                                                                                                                                              ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay3|alt_dspbuilder_SDelay:Delay1i                                                                                                                                                ; work         ;
;          |alt_dspbuilder_delay_GNUECIBFDH:delay1|                                                               ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1                                                                                                                                                                              ; work         ;
;             |alt_dspbuilder_SInitDelay:DelayWithInit|                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit                                                                                                                                      ; work         ;
;          |alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|                                                  ; 42.8 (42.8)          ; 42.0 (42.0)                      ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement                                                                                                                                                                 ; work         ;
;          |alt_dspbuilder_if_statement_GNUCFELPE2:if_statement2|                                                 ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement2                                                                                                                                                                ; work         ;
;          |alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|                                                 ; 7.8 (7.8)            ; 8.0 (8.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3                                                                                                                                                                ; work         ;
;          |alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|                                                 ; 5.0 (5.0)            ; 6.3 (6.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4                                                                                                                                                                ; work         ;
;          |alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|                                       ; 3.5 (0.0)            ; 5.2 (0.0)                        ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6                                                                                                                                                      ; work         ;
;             |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                    ; 3.5 (3.5)            ; 5.2 (5.2)                        ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori                                                                                                       ; work         ;
;          |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|                                        ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator                                                                                                                                                       ; work         ;
;             |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori                                                                                                        ; work         ;
;          |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2                                                                                                                                                      ; work         ;
;             |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori                                                                                                       ; work         ;
;          |alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|                                       ; 10.6 (0.0)           ; 11.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7                                                                                                                                                      ; work         ;
;             |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                    ; 10.6 (10.6)          ; 11.8 (11.8)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori                                                                                                       ; work         ;
;          |alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4|                                       ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4                                                                                                                                                      ; work         ;
;             |alt_dspbuilder_SBitLogical:LogicalBitOperatori|                                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori                                                                                                       ; work         ;
;          |alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|                                                   ; 9.0 (0.0)            ; 16.3 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1                                                                                                                                                                  ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|                                                          ; 9.0 (0.0)            ; 16.3 (0.5)                       ; 7.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (1)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                                                                         ; work         ;
;                |lpm_mux:\gc:U0|                                                                                 ; 9.0 (0.0)            ; 15.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                                                                          ; work         ;
;                   |mux_r1e:auto_generated|                                                                      ; 9.0 (9.0)            ; 15.8 (15.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated                                                                                   ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder                                                                                                                                                           ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                 ; work         ;
;                |lpm_add_sub:\gnp:gusn:U0|                                                                       ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0                                                                                        ; work         ;
;                   |add_sub_umi:auto_generated|                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated                                                             ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|                                           ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1                                                                                                                                                          ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                         ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                ; work         ;
;                |lpm_add_sub:\gnp:gusn:U0|                                                                       ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0                                                                                       ; work         ;
;                   |add_sub_umi:auto_generated|                                                                  ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated                                                            ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|                                           ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2                                                                                                                                                          ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                         ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                ; work         ;
;                |lpm_add_sub:\gnp:gusn:U0|                                                                       ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0                                                                                       ; work         ;
;                   |add_sub_umi:auto_generated|                                                                  ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated                                                            ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|                                           ; 4.4 (0.0)            ; 4.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3                                                                                                                                                          ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                         ; 4.4 (0.0)            ; 4.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                ; work         ;
;                |lpm_add_sub:\gnp:gusn:U0|                                                                       ; 4.4 (0.0)            ; 4.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0                                                                                       ; work         ;
;                   |add_sub_umi:auto_generated|                                                                  ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated                                                            ; work         ;
;          |alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|                                           ; 4.4 (0.0)            ; 4.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4                                                                                                                                                          ; work         ;
;             |alt_dspbuilder_sLpmAddSub:PipelinedAdderi|                                                         ; 4.4 (0.0)            ; 4.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi                                                                                                                ; work         ;
;                |lpm_add_sub:\gnp:gusn:U0|                                                                       ; 4.4 (0.0)            ; 4.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0                                                                                       ; work         ;
;                   |add_sub_umi:auto_generated|                                                                  ; 4.4 (4.4)            ; 4.6 (4.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated                                                            ; work         ;
;          |alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse|                                                  ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse                                                                                                                                                                 ; work         ;
;             |alt_dspbuilder_sStepAltr:SinglePulsei|                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Add_Frame|Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse|alt_dspbuilder_sStepAltr:SinglePulsei                                                                                                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                           ;
+--------------------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                           ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Avalon_MM_Slave_writedata[16]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[17]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[18]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[19]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[20]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[21]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[22]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[23]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[24]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[25]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[26]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[27]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[28]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[29]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[30]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[31]  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_ready           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[10]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[11]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[12]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[13]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[14]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[15]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[16]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[17]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[18]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[19]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[20]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[21]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[22]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_data[23]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_endofpacket   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_startofpacket ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_valid         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Avalon_ST_Source_ready         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[0]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[2]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[3]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[4]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[5]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[6]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[7]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[8]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[9]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[10]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[11]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[12]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[13]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[14]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[15]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[16]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[17]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[18]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[19]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[20]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[21]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[22]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_data[23]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_endofpacket     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_startofpacket   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_ST_Sink_valid           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Clock                          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; aclr                           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[1]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_write          ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[0]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[2]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_address[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_address[0]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_address[2]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[4]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[7]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[6]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[5]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[11]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[14]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[13]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[12]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[10]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[9]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[8]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[3]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Avalon_MM_Slave_writedata[15]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Avalon_MM_Slave_writedata[16]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[17]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[18]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[19]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[20]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[21]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[22]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[23]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[24]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[25]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[26]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[27]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[28]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[29]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[30]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_MM_Slave_writedata[31]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; Avalon_ST_Source_ready                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Avalon_ST_Sink_ready~output                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; Avalon_ST_Sink_data[0]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[0]~0                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4 ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~6         ; 0                 ; 0       ;
; Avalon_ST_Sink_data[1]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[1]~1                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4 ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~6         ; 0                 ; 0       ;
; Avalon_ST_Sink_data[2]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[2]~2                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4 ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~6         ; 0                 ; 0       ;
; Avalon_ST_Sink_data[3]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[3]~3                                                                           ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                        ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~6         ; 1                 ; 0       ;
; Avalon_ST_Sink_data[4]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[4]~4                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[5]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[5]~5                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[6]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[6]~6                                                                           ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 1                 ; 0       ;
; Avalon_ST_Sink_data[7]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[7]~7                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[8]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[8]~8                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[9]                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[9]~9                                                                           ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3         ; 0                 ; 0       ;
; Avalon_ST_Sink_data[10]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[10]~10                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3         ; 1                 ; 0       ;
; Avalon_ST_Sink_data[11]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[11]~11                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2         ; 1                 ; 0       ;
; Avalon_ST_Sink_data[12]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[12]~12                                                                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1 ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2         ; 0                 ; 0       ;
; Avalon_ST_Sink_data[13]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[13]~13                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1         ; 1                 ; 0       ;
; Avalon_ST_Sink_data[14]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[14]~14                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1         ; 1                 ; 0       ;
; Avalon_ST_Sink_data[15]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[15]~15                                                                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~5 ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1                                                                                                        ; 0                 ; 0       ;
; Avalon_ST_Sink_data[16]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[16]~16                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 1                 ; 0       ;
; Avalon_ST_Sink_data[17]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[17]~17                                                                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[18]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[18]~18                                                                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[19]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[19]~19                                                                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[20]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[20]~20                                                                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 0                 ; 0       ;
; Avalon_ST_Sink_data[21]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[21]~21                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 1                 ; 0       ;
; Avalon_ST_Sink_data[22]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[22]~22                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3 ; 1                 ; 0       ;
; Avalon_ST_Sink_data[23]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[23]~23                                                                         ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3 ; 1                 ; 0       ;
; Avalon_ST_Sink_endofpacket                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                       ; 1                 ; 0       ;
;      - Avalon_ST_Source_endofpacket~output                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; Avalon_ST_Sink_startofpacket                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4         ; 1                 ; 0       ;
;      - Avalon_ST_Source_startofpacket~output                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; Avalon_ST_Sink_valid                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|_~0                                                                                                                                   ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3                                                                                                       ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator5|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|_~0                                    ; 1                 ; 0       ;
;      - Avalon_ST_Source_valid~output                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; Clock                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; aclr                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; Avalon_MM_Slave_writedata[1]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                              ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                              ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                             ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                              ; 0                 ; 0       ;
; Avalon_MM_Slave_write                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator12|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]~0                              ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator8|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[0]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]~0                              ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]~feeder                         ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[2]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]~feeder                         ; 1                 ; 0       ;
; Avalon_MM_Slave_address[1]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~0                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~1                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~2                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~3                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~4                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~5                                ; 0                 ; 0       ;
; Avalon_MM_Slave_address[0]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~0                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~1                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~2                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~3                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~4                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~5                                ; 1                 ; 0       ;
; Avalon_MM_Slave_address[2]                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~0                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~1                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~2                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~3                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~4                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~5                                ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[4]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[7]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]~feeder                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]~feeder                        ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[6]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]~feeder                        ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]~feeder                         ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[5]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]~feeder                         ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]~feeder                        ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[11]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]~feeder                        ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]~feeder                       ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[14]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]~feeder                        ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]~feeder                       ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[13]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                              ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]~feeder                        ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[12]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                              ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[10]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                              ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[9]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                               ; 0                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 0                 ; 0       ;
; Avalon_MM_Slave_writedata[8]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[3]                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                              ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                              ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                             ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                              ; 1                 ; 0       ;
; Avalon_MM_Slave_writedata[15]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1                 ; 0       ;
;      - Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]~feeder                       ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                               ; Location             ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|_~0                                    ; LABCELL_X57_Y71_N21  ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                                                ; FF_X56_Y73_N20       ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1        ; LABCELL_X57_Y71_N3   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator5|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; MLABCELL_X59_Y73_N48 ; 36      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~5 ; LABCELL_X56_Y73_N6   ; 68      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator12|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; LABCELL_X55_Y73_N12  ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; LABCELL_X55_Y73_N6   ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; LABCELL_X55_Y73_N54  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; LABCELL_X55_Y73_N30  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator8|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; LABCELL_X55_Y73_N51  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|_~0                                                                                                                                  ; MLABCELL_X52_Y71_N48 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|_~0                                                                                                                                   ; LABCELL_X55_Y72_N54  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                                                                                                                     ; FF_X56_Y73_N2        ; 27      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                       ; LABCELL_X55_Y72_N48  ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Clock                                                                                                                                                                                                                                                                                                                                              ; PIN_M16              ; 254     ; Clock        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; aclr                                                                                                                                                                                                                                                                                                                                               ; PIN_N16              ; 250     ; Async. clear ; yes    ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Clock ; PIN_M16  ; 254     ; Global Clock         ; GCLK10           ; --                        ;
; aclr  ; PIN_N16  ; 250     ; Global Clock         ; GCLK9            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~5 ; 68      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator5|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 36      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse|alt_dspbuilder_sStepAltr:SinglePulsei|iq                                                                                                                                 ; 36      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1        ; 32      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                                                      ; 32      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                               ; 28      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                               ; 28      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                                                                                                                     ; 27      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                               ; 17      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator8|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0  ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|_~0                                                                                                                                  ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|_~0                                                                                                                                   ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                       ; 16      ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[13]                                                                                                                   ; 9       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[12]                                                                                                                   ; 9       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[11]                                                                                                                   ; 9       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[13]                                                                                                                  ; 8       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[11]                                                                                                                  ; 8       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[14]                                                                                                                   ; 8       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                                                   ; 8       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[10]                                                                                                                   ; 8       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[9]                                                                                                                    ; 8       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[14]                                                                                                                  ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[12]                                                                                                                  ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                                                  ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[10]                                                                                                                  ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[9]                                                                                                                   ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[1]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[2]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[3]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[0]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[8]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[5]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[6]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[7]                                                                                                                    ; 7       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[4]                                                                                                                    ; 7       ;
; Avalon_MM_Slave_address[2]~input                                                                                                                                                                                                                                                                                                                   ; 6       ;
; Avalon_MM_Slave_address[0]~input                                                                                                                                                                                                                                                                                                                   ; 6       ;
; Avalon_MM_Slave_address[1]~input                                                                                                                                                                                                                                                                                                                   ; 6       ;
; Avalon_MM_Slave_writedata[0]~input                                                                                                                                                                                                                                                                                                                 ; 6       ;
; Avalon_MM_Slave_write~input                                                                                                                                                                                                                                                                                                                        ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                                                ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[1]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[0]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[3]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[2]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[7]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[6]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[5]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[4]                                                                                                                   ; 6       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[8]                                                                                                                   ; 6       ;
; Avalon_MM_Slave_writedata[2]~input                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Avalon_MM_Slave_writedata[1]~input                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Avalon_ST_Sink_valid~input                                                                                                                                                                                                                                                                                                                         ; 5       ;
; Avalon_ST_Sink_data[3]~input                                                                                                                                                                                                                                                                                                                       ; 5       ;
; Avalon_ST_Sink_data[2]~input                                                                                                                                                                                                                                                                                                                       ; 5       ;
; Avalon_ST_Sink_data[1]~input                                                                                                                                                                                                                                                                                                                       ; 5       ;
; Avalon_ST_Sink_data[0]~input                                                                                                                                                                                                                                                                                                                       ; 5       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan1~2                                                                                                                                                              ; 5       ;
; Avalon_MM_Slave_writedata[15]~input                                                                                                                                                                                                                                                                                                                ; 4       ;
; Avalon_MM_Slave_writedata[3]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Avalon_MM_Slave_writedata[8]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Avalon_MM_Slave_writedata[9]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Avalon_MM_Slave_writedata[10]~input                                                                                                                                                                                                                                                                                                                ; 4       ;
; Avalon_MM_Slave_writedata[12]~input                                                                                                                                                                                                                                                                                                                ; 4       ;
; Avalon_MM_Slave_writedata[13]~input                                                                                                                                                                                                                                                                                                                ; 4       ;
; Avalon_MM_Slave_writedata[14]~input                                                                                                                                                                                                                                                                                                                ; 4       ;
; Avalon_MM_Slave_writedata[11]~input                                                                                                                                                                                                                                                                                                                ; 4       ;
; Avalon_MM_Slave_writedata[5]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Avalon_MM_Slave_writedata[6]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Avalon_MM_Slave_writedata[7]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Avalon_MM_Slave_writedata[4]~input                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~4                                                                                                                                                              ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal3~3                                                                                                                                                                 ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal3~2                                                                                                                                                                 ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal3~1                                                                                                                                                                 ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal3~0                                                                                                                                                                 ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~1                                                                                                                                                                   ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal1~3                                                                                                                                                                 ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan1~1                                                                                                                                                              ; 4       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan1~0                                                                                                                                                              ; 4       ;
; Avalon_ST_Sink_startofpacket~input                                                                                                                                                                                                                                                                                                                 ; 3       ;
; Avalon_ST_Sink_data[15]~input                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Avalon_ST_Sink_data[14]~input                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Avalon_ST_Sink_data[13]~input                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Avalon_ST_Sink_data[12]~input                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Avalon_ST_Sink_data[11]~input                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Avalon_ST_Sink_data[10]~input                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Avalon_ST_Sink_data[9]~input                                                                                                                                                                                                                                                                                                                       ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|_~0                                    ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator12|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.DATA                                                                                                                                                                                       ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.CTRL                                                                                                                                                                                       ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~0                                                                                                                                                              ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay9|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~5                                                                                                                                                                 ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~0                                                                                                                                                              ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan1~3                                                                                                                                                              ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[19]~19                                                                         ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[18]~18                                                                         ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[17]~17                                                                         ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[16]~16                                                                         ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[8]~8                                                                           ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[4]~4                                                                           ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[12]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[11]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[13]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[10]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[9]                                                           ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[15]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[14]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[13]                                                          ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[15]                                                           ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[14]                                                           ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[13]                                                           ; 3       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[12]                                                           ; 3       ;
; Avalon_ST_Sink_endofpacket~input                                                                                                                                                                                                                                                                                                                   ; 2       ;
; Avalon_ST_Sink_data[23]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[22]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[21]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[20]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[19]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[18]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[17]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[16]~input                                                                                                                                                                                                                                                                                                                      ; 2       ;
; Avalon_ST_Sink_data[8]~input                                                                                                                                                                                                                                                                                                                       ; 2       ;
; Avalon_ST_Sink_data[7]~input                                                                                                                                                                                                                                                                                                                       ; 2       ;
; Avalon_ST_Sink_data[6]~input                                                                                                                                                                                                                                                                                                                       ; 2       ;
; Avalon_ST_Sink_data[5]~input                                                                                                                                                                                                                                                                                                                       ; 2       ;
; Avalon_ST_Sink_data[4]~input                                                                                                                                                                                                                                                                                                                       ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[2]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[1]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[0]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[3]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[10]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[9]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[8]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[16]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[3]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[2]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[8]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[19]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[9]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[18]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[17]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[1]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[0]                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[11]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[11]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[0]~24                                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|Equal2~0                                                                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~5         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[10]                                               ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.IDLE                                                                                                                                                                                       ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~15                                                                                                      ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~4                                                                                                                                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~3                                                                                                                                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~1                                                                                                                                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~4                                                                                                                                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~3                                                                                                                                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~1                                                                                                                                                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~12                                                                                                      ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~8                                                                                                                                                              ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~6                                                                                                                                                              ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~3                                                                                                                                                              ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~11                                                                                                      ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~10                                                                                                      ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay5|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~9                                                                                                       ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~7                                                                                                       ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~5                                                                                                       ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~2                                                                                                                                                              ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~1                                                                                                                                                              ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal2~2                                                                                                                                                                 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1                                                                                                       ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~10                                                                                                                                                                  ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~9                                                                                                                                                                   ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~7                                                                                                                                                                   ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~5                                                                                                                                                                   ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal1~1                                                                                                                                                                 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~1                                                                                                                                                                 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~1                                                                                                                                                              ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~0                                                                                                                                                                 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~0                                                                                                                                                                   ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0 ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[23]~23                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[22]~22                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[21]~21                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[20]~20                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[15]~15                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[11]~11                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[10]~10                                                                         ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[9]~9                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[7]~7                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[6]~6                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[5]~5                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[3]~3                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[2]~2                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[1]~1                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[0]~0                                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_reg_bit[0]                     ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_reg_bit[1]                     ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_reg_bit[2]                     ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[2]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[1]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[0]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[8]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[7]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[6]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[5]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[4]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[3]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[15]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[14]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[12]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[11]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[13]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[10]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[9]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[2]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[1]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[0]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[8]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[7]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[6]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[5]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[4]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[3]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[12]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[11]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[10]                                                          ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[9]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[0]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[2]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[1]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[8]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[7]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[6]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[5]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[4]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[3]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[11]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[10]                                                           ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[9]                                                            ; 2       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse|alt_dspbuilder_sStepAltr:SinglePulsei|iq~feeder                                                                                                                          ; 1       ;
; Avalon_ST_Source_ready~input                                                                                                                                                                                                                                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]~1                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]~0                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~12                                                                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]~1                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]~0                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~6         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~5                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~4                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[16]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[19]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[18]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[17]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~3                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~2                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7UJNSI7B:decoder8|alt_dspbuilder_sdecoderaltr:Decoderi|dec                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~1                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|dec                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[8]                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[19]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[18]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[0]                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[11]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[1]                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[10]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[9]                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[17]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[16]                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[3]                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[2]                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator4|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0        ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.IDLE~0                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1                                                                                                        ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                        ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator2|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]~0                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNQPHUITBS:decoder|alt_dspbuilder_sdecoderaltr:Decoderi|dec                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNBT6YIKS3:decoder4|alt_dspbuilder_sdecoderaltr:Decoderi|dec                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNBHXAVAPH:decoder2|alt_dspbuilder_sdecoderaltr:Decoderi|dec                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay10|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNZCCH64DU:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GN7W55JURN:decoder6|alt_dspbuilder_sdecoderaltr:Decoderi|Equal0~0                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.DATA~2                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.DATA~1                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.DATA~0                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.CTRL~3                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.CTRL~2                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.CTRL~1                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.CTRL~0                                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~10                                                                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal1~5                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~14                                                                                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~11                                                                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~13                                                                                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result~0                                                                                                                                      ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay3|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay2|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay2|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~5                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement2|Equal0~1                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~1                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator6|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement2|Equal0~0                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay6|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~8                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~7                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~6                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~8                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~7                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~6                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~5                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~2                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement3|Equal0~0                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~5                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~2                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNUCFELPE2:if_statement4|Equal0~0                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNASZZCDAR:decoder10|alt_dspbuilder_sdecoderaltr:Decoderi|dec                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.FRAME~1                                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|reg_fstate.FRAME~0                                                                                                                                                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~10                                                                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~9                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~8                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~7                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~6                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~5                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~4                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan2~3                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~9                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~7                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~5                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~2                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~1                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan3~0                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~10                                                                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~9                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~8                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~6                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~7                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~6                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~5                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~4                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~8                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~6                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~3                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~2                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal2~1                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal2~0                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal3~5                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal3~4                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~8                                                                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~6                                                                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~4                                                                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~3                                                                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|true~2                                                                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal1~4                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator7|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~0                                                                                                       ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal1~2                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal1~0                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~4                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~3                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|Equal0~2                                                                                                                                                                 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~3                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_if_statement_GNHRNNRV37:if_statement|LessThan0~2                                                                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator11|alt_dspbuilder_SBitLogical:LogicalBitOperatori|Equal0~4 ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay3|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[14]~14                                                                         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[13]~13                                                                         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_multiplexer_GNRF25WCVA:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_r1e:auto_generated|result_node[12]~12                                                                         ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_comb_bita0~COUT                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_comb_bita0                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_comb_bita1~COUT                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_comb_bita1                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_counter_GNW5IG44CT:counter|lpm_counter:Counteri|cntr_adn:auto_generated|counter_comb_bita2                     ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~2                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~2                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~2                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita1~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita1                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita0~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita0                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita3~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita3                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita2~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita2                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita7~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita7                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita6~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita6                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita5~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita5                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita4~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita4                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita8~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita8                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita14~COUT                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita14                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita13~COUT                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita13                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita12~COUT                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita12                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita11~COUT                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita11                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita15                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita10~COUT                                                                                                             ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita10                                                                                                                  ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[4]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[4]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[3]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[3]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[2]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[2]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[14]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[14]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[13]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[13]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[10]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[10]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[1]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[1]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[0]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[6]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[6]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[5]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[5]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[15]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[7]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[7]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[12]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[12]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[9]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[9]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[8]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[8]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[11]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[11]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita9~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita9                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita1~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita1                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita2~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita2                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita3~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita3                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita0~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita0                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita8~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita8                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita5~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita5                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita6~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita6                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita7~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita7                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita4~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita4                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita13~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita13                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita12~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita12                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita14~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita14                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita15                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita11~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita11                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita10~COUT                                                                                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita10                                                                                                                   ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[2]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[1]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[8]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[7]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[6]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[12]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[11]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[13]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[10]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[9]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[5]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[4]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[3]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder3|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[14]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[2]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[2]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[1]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[1]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[0]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[8]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[8]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[7]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[7]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[6]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[6]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[12]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[11]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[13]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[10]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[9]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[5]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[5]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[4]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[4]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[3]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[3]                                                           ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[15]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[14]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder4|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|result[14]                                                          ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita9~COUT                                                                                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_comb_bita9                                                                                                                    ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[2]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[1]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[8]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[7]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[6]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[5]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[4]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[3]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[14]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[13]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[12]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[11]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[10]~COUT                                              ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[9]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[0]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[2]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[1]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[8]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[7]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[6]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[5]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[4]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[3]~COUT                                                ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[14]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[13]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[12]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[11]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[10]~COUT                                               ; 1       ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder|alt_dspbuilder_sLpmAddSub:PipelinedAdderi|lpm_add_sub:\gnp:gusn:U0|add_sub_umi:auto_generated|add_sub_cella[9]~COUT                                                ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 699 / 374,484 ( < 1 % ) ;
; C12 interconnects            ; 65 / 16,664 ( < 1 % )   ;
; C2 interconnects             ; 209 / 155,012 ( < 1 % ) ;
; C4 interconnects             ; 149 / 72,600 ( < 1 % )  ;
; DQS bus muxes                ; 0 / 30 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 30 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 30 ( 0 % )          ;
; Direct links                 ; 101 / 374,484 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Horizontal periphery clocks  ; 0 / 72 ( 0 % )          ;
; Local interconnects          ; 158 / 112,960 ( < 1 % ) ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 41 / 15,868 ( < 1 % )   ;
; R14/C12 interconnect drivers ; 68 / 27,256 ( < 1 % )   ;
; R3 interconnects             ; 280 / 169,296 ( < 1 % ) ;
; R6 interconnects             ; 365 / 330,800 ( < 1 % ) ;
; Spine clocks                 ; 2 / 480 ( < 1 % )       ;
; Wire stub REs                ; 0 / 20,834 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                      ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 94        ; 0            ; 0            ; 94        ; 94        ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable             ; 94           ; 94           ; 94           ; 94           ; 94           ; 0         ; 94           ; 94           ; 0         ; 0         ; 94           ; 66           ; 94           ; 94           ; 94           ; 94           ; 66           ; 94           ; 94           ; 94           ; 94           ; 66           ; 94           ; 94           ; 94           ; 94           ; 94           ; 94           ;
; Total Fail                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Avalon_MM_Slave_writedata[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[20]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[21]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[22]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[23]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[24]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[25]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[26]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[27]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[28]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[29]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[30]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[31]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_ready           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_data[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_endofpacket   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_startofpacket ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_valid         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Source_ready         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_data[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_endofpacket     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_startofpacket   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_ST_Sink_valid           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Clock                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; aclr                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_write          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_address[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_address[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_address[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Avalon_MM_Slave_writedata[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; Clock           ; Clock                ; 2.9               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_decoder_GNQPHUITBS:decoder|alt_dspbuilder_sdecoderaltr:Decoderi|dec         ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNUECIBFDH:delay4|alt_dspbuilder_SInitDelay:DelayWithInit|result[0] ; 0.370             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay2|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                                                  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                                                                                      ; 0.355             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay3|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                                                  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                                                                                      ; 0.323             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[15] ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.313             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNUECIBFDH:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]                                                                                                        ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_delay_GNHYCSAEGT:delay2|alt_dspbuilder_SDelay:Delay1i|result[0]                                                                                                                ; 0.307             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNFEQ57IEX:delay12|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_single_pulse_GN2XGKTRR3:single_pulse|alt_dspbuilder_sStepAltr:SinglePulsei|iq                                                                                                    ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Avalon_ST_Sink_data[19]                                                                                                                                                                                                                                                                                               ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Avalon_ST_Sink_data[20]                                                                                                                                                                                                                                                                                               ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Avalon_ST_Sink_data[21]                                                                                                                                                                                                                                                                                               ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Avalon_ST_Sink_data[22]                                                                                                                                                                                                                                                                                               ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Avalon_ST_Sink_data[23]                                                                                                                                                                                                                                                                                               ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                         ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay1|alt_dspbuilder_SDelay:Delay1i|result[0]                 ; 0.288             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[15]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[14] ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[13] ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[12] ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[11] ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[10] ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay7|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay11|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                      ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[14]                                                                                      ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[13]                                                                                      ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[12]                                                                                      ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[10]                                                                                      ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[11]                                                                                      ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[8]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[7]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[5]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[4]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[3]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[1]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[0]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[6]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[2]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[9]                                                                                       ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.FRAME                                                                                                                                                       ; 0.166             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.CTRL                                                                                                                                                        ; 0.111             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[14]  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.CTRL                                                                                                                                                        ; 0.107             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_FRAME_PARAMETER:add_frame_add_frame_module_frame_parameter_0|alt_dspbuilder_delay_GNWON5MXYC:delay8|alt_dspbuilder_SInitDelay:DelayWithInit|result[0]   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|FrameControl:frame_control|fstate.CTRL                                                                                                                                                        ; 0.096             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[11]                  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.094             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[11]                  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.094             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[9]                   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.094             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[16]                  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.094             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay4|alt_dspbuilder_SDelay:Delay1i|result[3]                   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay3|alt_dspbuilder_SDelay:Delay1i|result[3]                 ; 0.085             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[0]                   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.083             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[8]                   ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.083             ;
; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|Add_Frame_GN_Add_Frame_Add_Frame_Module_CTRL_DECODER:add_frame_add_frame_module_ctrl_decoder_0|alt_dspbuilder_delay_GNXEWPAYC5:delay5|alt_dspbuilder_SDelay:Delay1i|result[10]                  ; Add_Frame_GN:\Add_Frame_GN_0:inst_Add_Frame_GN_0|Add_Frame_GN_Add_Frame_Add_Frame_Module:add_frame_add_frame_module_0|alt_dspbuilder_counter_GNCXSYJEM5:counter1|lpm_counter:Counteri|cntr_uen:auto_generated|counter_reg_bit[15]                                                                                   ; 0.077             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 73 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CGXFC7C7F23C8 for design "Add_Frame"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 94 pins of 94 total pins
    Info (169086): Pin Avalon_MM_Slave_writedata[16] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[17] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[18] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[19] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[20] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[21] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[22] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[23] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[24] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[25] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[26] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[27] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[28] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[29] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[30] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[31] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_ready not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[0] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[1] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[2] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[3] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[4] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[5] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[6] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[7] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[8] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[9] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[10] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[11] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[12] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[13] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[14] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[15] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[16] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[17] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[18] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[19] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[20] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[21] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[22] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_data[23] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_endofpacket not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_startofpacket not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_valid not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Source_ready not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[0] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[1] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[2] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[3] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[4] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[5] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[6] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[7] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[8] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[9] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[10] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[11] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[12] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[13] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[14] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[15] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[16] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[17] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[18] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[19] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[20] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[21] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[22] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_data[23] not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_endofpacket not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_startofpacket not assigned to an exact location on the device
    Info (169086): Pin Avalon_ST_Sink_valid not assigned to an exact location on the device
    Info (169086): Pin Clock not assigned to an exact location on the device
    Info (169086): Pin aclr not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[1] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_write not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[0] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[2] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_address[1] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_address[0] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_address[2] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[4] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[7] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[6] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[5] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[11] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[14] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[13] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[12] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[10] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[9] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[8] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[3] not assigned to an exact location on the device
    Info (169086): Pin Avalon_MM_Slave_writedata[15] not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): Clock~inputCLKENA0 with 254 fanout uses global clock CLKCTRL_G10
    Info (11162): aclr~inputCLKENA0 with 250 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332104): Reading SDC File: 'Add_Frame.sdc'
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    7.499        Clock
Info (176233): Starting register packing
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y70 to location X66_Y81
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Warning (114001): Time value "7.499999999999999 ns" truncated to "7.499 ns"
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (144001): Generated suppressed messages file E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/Add_Frame.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2125 megabytes
    Info: Processing ended: Fri Feb 27 11:16:21 2015
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Add_Frame/Add_Frame_dspbuilder/Add_Frame.fit.smsg.


