

================================================================
== Vitis HLS Report for 'op_data_exe_wb_Pipeline_exe'
================================================================
* Date:           Sun May 19 16:11:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- exe     |       87|       87|        39|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    414|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    2448|   1788|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|     513|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    2961|   2426|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_2_1_U12    |mul_32s_32s_32_2_1    |        0|   3|   165|    50|    0|
    |sdiv_32s_32s_32_36_1_U13  |sdiv_32s_32s_32_36_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |Total                     |                      |        0|   3|  2448|  1788|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_121_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln168_fu_274_p2                 |         +|   0|  0|  39|          32|           5|
    |add_ln172_fu_268_p2                 |         +|   0|  0|  39|          32|           5|
    |add_ln193_fu_175_p2                 |         +|   0|  0|  39|          32|          32|
    |sub_ln185_1_fu_228_p2               |         -|   0|  0|  39|           1|          32|
    |sub_ln185_fu_155_p2                 |         -|   0|  0|  39|           1|          32|
    |sub_ln189_1_fu_190_p2               |         -|   0|  0|  39|           1|          32|
    |sub_ln189_fu_140_p2                 |         -|   0|  0|  39|           1|          32|
    |sub_ln197_fu_170_p2                 |         -|   0|  0|  39|          32|          32|
    |ap_predicate_op144_write_state39    |       and|   0|  0|   2|           1|           1|
    |icmp_ln157_fu_115_p2                |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage0_iter38  |        or|   0|  0|   2|           1|           1|
    |select_ln185_fu_247_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln189_fu_209_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 414|         151|         278|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |data_a_blk_n             |   9|          2|    1|          2|
    |data_b_blk_n             |   9|          2|    1|          2|
    |data_result_blk_n        |   9|          2|    1|          2|
    |data_result_din          |  65|         12|   32|        384|
    |i_5_fu_66                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         26|   49|        418|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ALU_operation_MEM_load_reg_327     |  32|   0|   32|          0|
    |a_reg_296                          |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_predicate_pred254_state39       |   1|   0|    1|          0|
    |ap_predicate_pred261_state39       |   1|   0|    1|          0|
    |ap_predicate_pred266_state39       |   1|   0|    1|          0|
    |ap_predicate_pred271_state39       |   1|   0|    1|          0|
    |ap_predicate_pred276_state39       |   1|   0|    1|          0|
    |ap_predicate_pred281_state39       |   1|   0|    1|          0|
    |ap_predicate_pred286_state39       |   1|   0|    1|          0|
    |ap_predicate_pred291_state39       |   1|   0|    1|          0|
    |ap_predicate_pred296_state39       |   1|   0|    1|          0|
    |ap_predicate_pred301_state39       |   1|   0|    1|          0|
    |b_reg_309                          |  32|   0|   32|          0|
    |i_5_fu_66                          |   6|   0|    6|          0|
    |i_reg_287                          |   6|   0|    6|          0|
    |lshr_ln185_1_reg_346               |  31|   0|   31|          0|
    |lshr_ln189_1_reg_341               |  31|   0|   31|          0|
    |mul_ln201_reg_336                  |  32|   0|   32|          0|
    |sdiv_ln205_reg_331                 |  32|   0|   32|          0|
    |ALU_operation_MEM_load_reg_327     |  64|  32|   32|          0|
    |a_reg_296                          |  64|  32|   32|          0|
    |b_reg_309                          |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 513|  96|  417|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_exe|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_exe|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_exe|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_exe|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_exe|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_exe|  return value|
|data_a_dout                 |   in|   32|     ap_fifo|                       data_a|       pointer|
|data_a_empty_n              |   in|    1|     ap_fifo|                       data_a|       pointer|
|data_a_read                 |  out|    1|     ap_fifo|                       data_a|       pointer|
|data_b_dout                 |   in|   32|     ap_fifo|                       data_b|       pointer|
|data_b_empty_n              |   in|    1|     ap_fifo|                       data_b|       pointer|
|data_b_read                 |  out|    1|     ap_fifo|                       data_b|       pointer|
|data_result_din             |  out|   32|     ap_fifo|                  data_result|       pointer|
|data_result_full_n          |   in|    1|     ap_fifo|                  data_result|       pointer|
|data_result_write           |  out|    1|     ap_fifo|                  data_result|       pointer|
|ALU_operation_MEM_address0  |  out|    6|   ap_memory|            ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0       |  out|    1|   ap_memory|            ALU_operation_MEM|         array|
|ALU_operation_MEM_q0        |   in|   32|   ap_memory|            ALU_operation_MEM|         array|
+----------------------------+-----+-----+------------+-----------------------------+--------------+

