

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.330 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                           |                                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                          Instance                                         |                                     Module                                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104  |dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.33>
ST_1 : Operation 3 [1/1] (1.36ns)   --->   "%indvars_iv26_read = read i5 @_ssdm_op_Read.ap_fifo.i5P0A, i5 %indvars_iv26"   --->   Operation 3 'read' 'indvars_iv26_read' <Predicate = true> <Delay = 1.36> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 3> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %indvars_iv26_read, i3 0"   --->   Operation 4 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%local_C_0_7_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_7"   --->   Operation 5 'read' 'local_C_0_7_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%local_C_0_6_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_6"   --->   Operation 6 'read' 'local_C_0_6_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%local_C_0_5_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_5"   --->   Operation 7 'read' 'local_C_0_5_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%local_C_0_4_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_4"   --->   Operation 8 'read' 'local_C_0_4_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%local_C_0_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_3"   --->   Operation 9 'read' 'local_C_0_3_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%local_C_0_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_2"   --->   Operation 10 'read' 'local_C_0_2_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%local_C_0_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0_1"   --->   Operation 11 'read' 'local_C_0_1_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%local_C_0_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_C_0"   --->   Operation 12 'read' 'local_C_0_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [2/2] (1.90ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj, i8 %tmp, i32 %local_C_0_7_read, i32 %local_C_0_6_read, i32 %local_C_0_5_read, i32 %local_C_0_4_read, i32 %local_C_0_3_read, i32 %local_C_0_2_read, i32 %local_C_0_1_read, i32 %local_C_0_read, i32 %v219"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %indvars_iv26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj, i8 %tmp, i32 %local_C_0_7_read, i32 %local_C_0_6_read, i32 %local_C_0_5_read, i32 %local_C_0_4_read, i32 %local_C_0_3_read, i32 %local_C_0_2_read, i32 %local_C_0_1_read, i32 %local_C_0_read, i32 %v219"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_C_0_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv26_read (read          ) [ 000]
tmp               (bitconcatenate) [ 001]
local_C_0_7_read  (read          ) [ 001]
local_C_0_6_read  (read          ) [ 001]
local_C_0_5_read  (read          ) [ 001]
local_C_0_4_read  (read          ) [ 001]
local_C_0_3_read  (read          ) [ 001]
local_C_0_2_read  (read          ) [ 001]
local_C_0_1_read  (read          ) [ 001]
local_C_0_read    (read          ) [ 001]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
call_ln0          (call          ) [ 000]
ret_ln0           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_C_0_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_C_0_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_C_0_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_C_0_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_C_0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_C_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_C_0_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_C_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="indvars_iv26">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv26"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v219">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v219"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="indvars_iv26_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="5" slack="0"/>
<pin id="53" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv26_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="local_C_0_7_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_7_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="local_C_0_6_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_6_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_C_0_5_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_5_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="local_C_0_4_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_4_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="local_C_0_3_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_3_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="local_C_0_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="local_C_0_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="local_C_0_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="5" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="1"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="141" class="1005" name="local_C_0_7_read_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_7_read "/>
</bind>
</comp>

<comp id="146" class="1005" name="local_C_0_6_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_6_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="local_C_0_5_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_5_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="local_C_0_4_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_4_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="local_C_0_3_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_3_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="local_C_0_2_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_2_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="local_C_0_1_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_1_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="local_C_0_read_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="118"><net_src comp="56" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="62" pin="2"/><net_sink comp="104" pin=3"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="104" pin=4"/></net>

<net id="121"><net_src comp="74" pin="2"/><net_sink comp="104" pin=5"/></net>

<net id="122"><net_src comp="80" pin="2"/><net_sink comp="104" pin=6"/></net>

<net id="123"><net_src comp="86" pin="2"/><net_sink comp="104" pin=7"/></net>

<net id="124"><net_src comp="92" pin="2"/><net_sink comp="104" pin=8"/></net>

<net id="125"><net_src comp="98" pin="2"/><net_sink comp="104" pin=9"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="50" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="144"><net_src comp="56" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="149"><net_src comp="62" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="154"><net_src comp="68" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="159"><net_src comp="74" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="104" pin=6"/></net>

<net id="169"><net_src comp="86" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="104" pin=7"/></net>

<net id="174"><net_src comp="92" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="104" pin=8"/></net>

<net id="179"><net_src comp="98" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="104" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v219 | {1 2 }
 - Input state : 
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_7 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_6 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_5 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_4 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_3 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_2 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0_1 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : local_C_0 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc : indvars_iv26 | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                      Functional Unit                                      |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |    4    |    82   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|          |                                indvars_iv26_read_read_fu_50                               |    0    |    0    |
|          |                                local_C_0_7_read_read_fu_56                                |    0    |    0    |
|          |                                local_C_0_6_read_read_fu_62                                |    0    |    0    |
|          |                                local_C_0_5_read_read_fu_68                                |    0    |    0    |
|   read   |                                local_C_0_4_read_read_fu_74                                |    0    |    0    |
|          |                                local_C_0_3_read_read_fu_80                                |    0    |    0    |
|          |                                local_C_0_2_read_read_fu_86                                |    0    |    0    |
|          |                                local_C_0_1_read_read_fu_92                                |    0    |    0    |
|          |                                 local_C_0_read_read_fu_98                                 |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|bitconcatenate|                                         tmp_fu_127                                        |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                           |    4    |    82   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|local_C_0_1_read_reg_171|   32   |
|local_C_0_2_read_reg_166|   32   |
|local_C_0_3_read_reg_161|   32   |
|local_C_0_4_read_reg_156|   32   |
|local_C_0_5_read_reg_151|   32   |
|local_C_0_6_read_reg_146|   32   |
|local_C_0_7_read_reg_141|   32   |
| local_C_0_read_reg_176 |   32   |
|       tmp_reg_136      |    8   |
+------------------------+--------+
|          Total         |   264  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Comp                                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p1  |   2  |   8  |   16   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p2  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p3  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p4  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p5  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p6  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p7  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p8  |   2  |  32  |   64   ||    9    |
| grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                           Total                                           |      |      |      |   528  ||  3.483  ||    81   |
|-------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    4   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   81   |
|  Register |    -   |   264  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   268  |   163  |
+-----------+--------+--------+--------+
