From 4c04e3936b30765b881aa40d8e97a9e572865a15 Mon Sep 17 00:00:00 2001
From: Larisa Ileana Grigore <larisa.grigore@nxp.com>
Date: Tue, 9 Feb 2021 06:51:36 -0600
Subject: [PATCH 05/42] clk: s32g389a: Update core frequency to 1.3GHz

Upstream-Status: Pending

Issue: ALB-6603
Signed-off-by: Larisa Ileana Grigore <larisa.grigore@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/clock/s32gen1-clock-freq.h | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/include/dt-bindings/clock/s32gen1-clock-freq.h b/include/dt-bindings/clock/s32gen1-clock-freq.h
index 6db683ca27..c352bd07b3 100644
--- a/include/dt-bindings/clock/s32gen1-clock-freq.h
+++ b/include/dt-bindings/clock/s32gen1-clock-freq.h
@@ -41,15 +41,15 @@
 #define S32GEN1_XBAR_2X_FREQ			(800 * MHZ)
 
 #elif defined(CONFIG_NXP_S32G3XX)
-#define S32GEN1_A53_MAX_FREQ			(1111000434UL)
-#define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(2222000868UL)
-#define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1111000434)
+#define S32GEN1_A53_MAX_FREQ			(1300 * MHZ)
+#define S32GEN1_ARM_PLL_VCO_MAX_FREQ		(2600 * MHZ)
+#define S32GEN1_ARM_PLL_PHI0_MAX_FREQ		(1300 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI0_MIN_FREQ	(100 * MHZ)
 #define S32GEN1_PERIPH_PLL_PHI2_MIN_FREQ	(40 * MHZ)
 #define S32GEN1_QSPI_MAX_FREQ			(200 * MHZ)
 #define S32GEN1_DDR_PLL_VCO_FREQ		(1600 * MHZ)
 #define S32GEN1_DDR_FREQ			(800 * MHZ)
-#define S32GEN1_XBAR_2X_FREQ			(799920312UL)
+#define S32GEN1_XBAR_2X_FREQ			(793220338UL)
 #else
 #error Undefined platform
 #endif
-- 
2.25.1

