Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 14 16:38:11 2025
| Host         : DESKTOP-RM8PM6P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.898ns  (logic 5.509ns (50.554%)  route 5.388ns (49.446%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.977     3.534    A_IBUF[0]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.658 f  resultado_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.091     4.749    resultado_OBUF[0]
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.873 f  zero_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.795     5.668    zero_OBUF_inst_i_2_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.792 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     7.318    zero_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.580    10.898 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    10.898    zero
    U17                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.853ns  (logic 5.511ns (50.776%)  route 5.342ns (49.224%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 f  A_IBUF[1]_inst/O
                         net (fo=11, routed)          2.092     3.657    A_IBUF[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.781 f  resultado_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.691     4.472    resultado_OBUF[3]_inst_i_7_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  overflow_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.498     5.094    overflow_OBUF_inst_i_2_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.124     5.218 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.061     7.280    overflow_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.574    10.853 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    10.853    overflow
    V13                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            resultado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 5.553ns (52.855%)  route 4.953ns (47.145%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  A_IBUF[1]_inst/O
                         net (fo=11, routed)          2.092     3.657    A_IBUF[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.781 r  resultado_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.681     4.462    resultado_OBUF[3]_inst_i_7_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  resultado_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.324     4.910    resultado_OBUF[3]_inst_i_5_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.034 r  resultado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856     6.890    resultado_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.616    10.506 r  resultado_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.506    resultado[3]
    U14                                                               r  resultado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            resultado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.208ns  (logic 5.647ns (55.320%)  route 4.561ns (44.680%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.992     3.549    A_IBUF[0]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.150     3.699 r  resultado_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.857     4.556    resultado_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.328     4.884 r  resultado_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.597    resultado_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.612    10.208 r  resultado_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.208    resultado[2]
    U15                                                               r  resultado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            resultado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.124ns  (logic 5.320ns (52.551%)  route 4.804ns (47.449%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  B_IBUF[1]_inst/O
                         net (fo=13, routed)          1.961     3.503    B_IBUF[1]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.627 f  resultado_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.485     4.112    resultado_OBUF[1]_inst_i_2_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.236 r  resultado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.358     6.593    resultado_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.531    10.124 r  resultado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.124    resultado[1]
    V17                                                               r  resultado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            resultado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.853ns  (logic 5.208ns (52.862%)  route 4.644ns (47.138%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.977     3.534    A_IBUF[0]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  resultado_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.668     6.326    resultado_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.527     9.853 r  resultado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.853    resultado[0]
    V18                                                               r  resultado[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.700ns (66.700%)  route 0.849ns (33.300%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.330     0.330 f  A_IBUF[2]_inst/O
                         net (fo=6, routed)           0.514     0.844    A_IBUF[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.889 f  zero_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.054     0.943    zero_OBUF_inst_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.988 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.280     1.268    zero_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.280     2.548 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000     2.548    zero
    U17                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.694ns (62.221%)  route 1.029ns (37.779%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  A_IBUF[2]_inst/O
                         net (fo=6, routed)           0.459     0.789    A_IBUF[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.834 f  overflow_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.082     0.916    overflow_OBUF_inst_i_3_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.961 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.487     1.448    overflow_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.274     2.723 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.723    overflow
    V13                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            resultado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.689ns (62.034%)  route 1.034ns (37.966%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  A_IBUF[1]_inst/O
                         net (fo=11, routed)          0.679     1.011    A_IBUF[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  resultado_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.355     1.411    resultado_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         1.312     2.723 r  resultado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.723    resultado[2]
    U15                                                               r  resultado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            resultado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.755ns (64.131%)  route 0.982ns (35.869%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.453     0.802    B_IBUF[3]
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.847 f  resultado_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.118     0.965    resultado_OBUF[3]_inst_i_5_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.010 r  resultado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.421    resultado_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         1.316     2.737 r  resultado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.737    resultado[3]
    U14                                                               r  resultado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            resultado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.905ns  (logic 1.499ns (51.612%)  route 1.406ns (48.388%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  opcode_IBUF[0]_inst/O
                         net (fo=8, routed)           0.634     0.860    opcode_IBUF[0]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.045     0.905 r  resultado_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.772     1.677    resultado_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         1.228     2.905 r  resultado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.905    resultado[0]
    V18                                                               r  resultado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            resultado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.576ns (53.453%)  route 1.373ns (46.547%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  opcode_IBUF[2]_inst/O
                         net (fo=10, routed)          0.729     1.029    opcode_IBUF[2]
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.074 r  resultado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.644     1.718    resultado_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.231     2.949 r  resultado_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.949    resultado[1]
    V17                                                               r  resultado[1] (OUT)
  -------------------------------------------------------------------    -------------------





