 ** Message System Log
 ** Database: 
 ** Date:   Sat Jul 16 16:13:40 2022


****************
Macro Parameters
****************

Name                            : SRAM_DRR
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : DDR
Variation                       : With Regular Input Buffers
Clear Polarity                  : Active Low
Width                           : 20

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      1  Total:   3072   (0.03%)
    IO (W/ clocks)             Used:     20  Total:    100   (20.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/Clyde/Clyde/smartgen\SRAM_DRR\SRAM_DRR.v.

 ** Log Ended:   Sat Jul 16 16:13:41 2022

