---
aliases:
  - plas
  - multi-level logic
  - pla
---
We refer to the traditional circuits as multi-level logic.
But we also have something called **two-level logic** ([SOP & POS forms](4.%20SOP%20&%20POS.md)), or **PLA** (Programmable Logic Array), which is a circuit in which we have **a level of all AND**s and **a level of all OR**s.

![](../z_images/Pasted%20image%2020250113143208.png)


> [!hint]
> It's basically a [SOP](4.%20SOP%20&%20POS.md#SOP%20(sum%20of%20products)) made with a circuit.
> It's called two-level logic because we have two layers with all the same gates.

> [!note] Turning to [NAND](7.%20De%20Morgan's%20Theorem.md#^NAND)
> If for some reason we want to convert to NAND-NAND form, this is how:
> ![](../z_images/Pasted%20image%2020250113143611.png)

---

## How to draw it correctly

![](../z_images/Pasted%20image%2020250113143756.png)
![](../z_images/Pasted%20image%2020250113143845.png)
