INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3676] redeclaration of ansi port 'currentstate' is not allowed [D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'nextstate' is not allowed [D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ram_din' is not allowed [D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ram_dout' is not allowed [D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ram_wea' is not allowed [D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sources_1/new/cache.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab1_Cache/Lab1_Cache.srcs/sim_1/new/cache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_sim
