// Seed: 1388179901
module module_0 (
    input wire id_0,
    output tri id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    input wor id_8,
    input wor id_9
);
  assign id_1 = {1{-1}};
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    output uwire id_9,
    output tri0 id_10,
    input wor id_11,
    output wire id_12,
    input uwire id_13,
    input tri0 id_14,
    output supply1 id_15
    , id_20,
    input wand id_16,
    input uwire id_17,
    input supply0 id_18
    , id_21
);
  wire  id_22;
  uwire id_23 = 1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_2,
      id_3,
      id_12,
      id_0,
      id_13,
      id_2,
      id_18,
      id_18
  );
  assign modCall_1.id_3 = 0;
endmodule
