# axiMemoryMapped_lab
The focus of this lab is communication between master and slave components through an AXI memory- mapped protocol. Your task consists of designing modules and testbenches for the master component,  the bus, and the two slave components.
