
*** Running vivado
    with args -log BConvEngine_8PE_V2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source BConvEngine_8PE_V2.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2_AR000036317 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source BConvEngine_8PE_V2.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 488.219 ; gain = 191.848
Command: link_design -top BConvEngine_8PE_V2 -part xcu280-fsvh2892-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.711 . Memory (MB): peak = 2028.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1527 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2_AR000036317
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projects/BConv/BConv.srcs/constrs_1/new/timing.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2307.762 ; gain = 34.891
Finished Parsing XDC File [D:/Projects/BConv/BConv.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2307.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 144 instances

The system cannot find the path specified.
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2307.762 ; gain = 1819.543
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2323.766 ; gain = 16.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e0be02e3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2738.055 ; gain = 414.289

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e0be02e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3125.820 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e0be02e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3125.820 ; gain = 0.000
Phase 1 Initialization | Checksum: e0be02e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3125.820 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e0be02e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.234 ; gain = 7.414

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e0be02e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.234 ; gain = 7.414
Phase 2 Timer Update And Timing Data Collection | Checksum: e0be02e3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.234 ; gain = 7.414

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5988 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ddbfca60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3133.234 ; gain = 7.414
Retarget | Checksum: ddbfca60
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 71dec02b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3133.234 ; gain = 7.414
Constant propagation | Checksum: 71dec02b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 126118527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3133.234 ; gain = 7.414
Sweep | Checksum: 126118527
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 126118527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3133.234 ; gain = 7.414
BUFG optimization | Checksum: 126118527
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 126118527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3133.234 ; gain = 7.414
Shift Register Optimization | Checksum: 126118527
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 126118527

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3133.234 ; gain = 7.414
Post Processing Netlist | Checksum: 126118527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1554a952a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.234 ; gain = 7.414

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3133.234 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1554a952a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.234 ; gain = 7.414
Phase 9 Finalization | Checksum: 1554a952a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.234 ; gain = 7.414
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1554a952a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3133.234 ; gain = 7.414
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 3133.234 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1554a952a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3133.234 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1554a952a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3133.234 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3133.234 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1554a952a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3133.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 3133.234 ; gain = 825.473
INFO: [runtcl-4] Executing : report_drc -file BConvEngine_8PE_V2_drc_opted.rpt -pb BConvEngine_8PE_V2_drc_opted.pb -rpx BConvEngine_8PE_V2_drc_opted.rpx
Command: report_drc -file BConvEngine_8PE_V2_drc_opted.rpt -pb BConvEngine_8PE_V2_drc_opted.pb -rpx BConvEngine_8PE_V2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projects/BConv/BConv.runs/impl_1/BConvEngine_8PE_V2_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3133.234 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 3151.039 ; gain = 0.020
INFO: [Common 17-1381] The checkpoint 'D:/Projects/BConv/BConv.runs/impl_1/BConvEngine_8PE_V2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3151.039 ; gain = 17.805
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3168.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dfa91b4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3168.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3168.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdb17e3d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 4646.047 ; gain = 1477.719

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cb86eab5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:20 . Memory (MB): peak = 4787.699 ; gain = 1619.371

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cb86eab5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:20 . Memory (MB): peak = 4787.699 ; gain = 1619.371
Phase 1 Placer Initialization | Checksum: 1cb86eab5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:20 . Memory (MB): peak = 4787.699 ; gain = 1619.371

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: dec970e3

Time (s): cpu = 00:01:47 ; elapsed = 00:01:32 . Memory (MB): peak = 4787.699 ; gain = 1619.371

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 19bba7ba7

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 4787.699 ; gain = 1619.371

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 19bba7ba7

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 5195.125 ; gain = 2026.797

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 12dd65a4c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:07 . Memory (MB): peak = 5199.980 ; gain = 2031.652

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 12dd65a4c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:07 . Memory (MB): peak = 5199.980 ; gain = 2031.652
Phase 2.1.1 Partition Driven Placement | Checksum: 12dd65a4c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:07 . Memory (MB): peak = 5199.980 ; gain = 2031.652
Phase 2.1 Floorplanning | Checksum: 12dd65a4c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:07 . Memory (MB): peak = 5199.980 ; gain = 2031.652

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 5216.645 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 12dd65a4c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:08 . Memory (MB): peak = 5216.645 ; gain = 2048.316

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 12dd65a4c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:08 . Memory (MB): peak = 5216.645 ; gain = 2048.316

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 170f5056b

Time (s): cpu = 00:02:51 ; elapsed = 00:02:08 . Memory (MB): peak = 5216.645 ; gain = 2048.316

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1f19b4a2e

Time (s): cpu = 00:12:08 ; elapsed = 00:07:20 . Memory (MB): peak = 5831.582 ; gain = 2663.254

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1467 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 473 nets or LUTs. Breaked 0 LUT, combined 473 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 28 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 28 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 5831.582 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_z0/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_y0/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_y0/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_y0/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/pipe_z3/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/pipe_z3/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/pipe_z3/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w5/mul_0/out_reg. No change.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_z0/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w5/mul_0/out_reg. No change.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[3].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/pipe_z3/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/pipe_z3/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_z0/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_y0/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_z4/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[0].RBU_i/ModMul_0/mul_w5/mul_0/out_reg. No change.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[5].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_w1/mul_0/out_reg. No change.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_z0/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/pipe_z3/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_w5/mul_0/out_reg. No change.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_z0/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[4].RBU_i/ModMul_0/mul_w5/mul_0/out_reg. No change.
INFO: [Physopt 32-666] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w5/mul_0/out_reg. No change.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_y0/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_w_mu_4/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_y4/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_z2/out_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_y2/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[2].RBU_i/ModMul_0/mul_w_mu_2/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[6].RBU_i/ModMul_0/pipe_z5/out_reg. 34 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[1].RBU_i/ModMul_0/mul_y0/out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell RBUA_unit/RBU_inst[7].RBU_i/ModMul_0/mul_w_mu_0/out_reg. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 91 nets or cells. Created 2318 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 5831.582 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 5831.582 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            473  |                   473  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |         2318  |              0  |                    91  |           0  |           1  |  00:00:19  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         2318  |            473  |                   565  |           0  |          10  |  00:00:22  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 162e0919b

Time (s): cpu = 00:12:35 ; elapsed = 00:07:47 . Memory (MB): peak = 5831.582 ; gain = 2663.254
