#  RISCV-Reference_SOC_TapeOut_Program_IITGN-VSD 
## From concepts to Silicon, Shaping INDIA's Semiconductor Program ğŸ¤
<p align="center">
  <img width="491" height="279" alt="image" src="https://github.com/user-attachments/assets/8c1416df-2490-43b8-906b-666b3d9aad75" />
</p>

## ğŸ“Œ Organiser: IIT Gandhinagar (IITGN) + VSD + SCL + Synopsys + Platforms + RISV core and Efabless 
It is an program organised by *Indian Institute of Technology, Gandhinagar* in collaboration with *VSD (VLSI System Design)* and *Efabless* with open-source EDA community tools.
---

## ğŸ“Œ Program Objectives
The program focuses on hands-on chip design using open-source tools like: Yosys (logic synthesis), OpenROAD/OpenLane (place & route), Magic/KLayout (layout & DRC/LVS checks), with SkyWater 130nm PDK (open-source process design kit)
The repository is created as Weekly assignment given under the umberella for RISCV-Reference SOC TapeOut program for 10 weeks.

## ğŸ§ Now, let's us see the individual term one by one to #ğŸ§ -ğŸ’­think how the Program is being formulated and floated
<p align="justify">

<table>
  <tr>
    <td>ğŸ–¥ï¸âš™ï¸</td>
    <td><b>RISC-V</b>: An open-source Instruction Set Architecture (ISA), widely used in academia and industry for research and processor development.</td>
  </tr>
  <tr>
    <td>ğŸ“¦ğŸ”—</td>
    <td><b>SoC (System-on-Chip)</b>: A complete system (CPU, memory, peripherals, interconnects) integrated onto a single silicon die.</td>
  </tr>
  <tr>
    <td>ğŸš€ğŸ“</td>
    <td><b>Reference SoC (Caravel)</b>: Caravel is a baseline RISC-V SoC design that participants use as a template for customization, learning, and final tapeout. It allows developers to integrate their custom IP (Intellectual Property) into the platform and test its functionality using an open-source toolchain. Caravel is used with Efabless's Open MPW (Multi-Project Wafer) and chipIgnite shuttles, and it's built on the Sky130 technology node from SkyWater Technologies.</td>
  </tr>
  <tr>
    <td>ğŸ”²ğŸ§©</td>
    <td><b>Tapeout</b>: The final step of the IC design flow, where the design is signed off and sent to fabrication.</td>
  </tr>
</table>

</p>
ğŸ‘‰ Essentially, itâ€™s a real-world tapeout training program for students to learn chip design and actually fabricate a working RISC-V chip. 
VLSI is not just a buzzword but a career that demands patience, depth, and constant learning. With India emerging as a global hub for chip design and the market booming, itâ€™s the right time for aspirants to focus on core skills like RTL, Verification, PD, DFT, AMS, and scripting

## ğŸ“Œ ğŸ“‹ Task Progress
## ğŸ“… Week 0 â€” Setup & Tools


| Task   | Description | Status   | Help Material | Submission Date |
|--------|-------------|----------|---------------|-----------------|
| Task 0 | ğŸ› ï¸ Tools Installation â€” Installed **Iverilog**, **Yosys**, and **GTKWave** | âœ… Done | [Link / Notes]() |20th september 2025|
| Task 1 | âœï¸ (Add your task here) | â³ In Progress | [Link / Notes]() |
| Task 2 | âœï¸ (Add your task here) | â³ In Progress | [Link / Notes]() |
| Task 3 | âœï¸ (Add your task here) | â³ In Progress | [Link / Notes]() |


## ğŸ™ Acknowledgment
I am thankful to <u>**Kunal Ghosh**</u> and Team <u>**VLSI System Design (VSD)**</u> for the opportunity to participate in the ongoing <u>**RISC-V SoC Tapeout Program**</u>.  
I also acknowledge the support of <u>**RISC-V International**</u>, <u>**India Semiconductor Mission (ISM)**</u>, <u>**VLSI Society of India (VSI)**</u>, and <u>**Efabless**</u> for making this initiative possible.  
