0.7
2020.2
Oct 14 2022
05:20:55
E:/FPGA_work/Artix_7/Happy_sim/top.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
E:/FPGA_work/Artix_7/Happy_sim/top.srcs/sim_1/new/top_tb.v,1680936302,verilog,,,,top_tb,,uvm,,,,,,
E:/FPGA_work/Artix_7/Happy_sim/top.srcs/sources_1/new/top.sv,1680936122,systemVerilog,,,,top,,uvm,,,,,,
