# KatanaCore
32-bit pipelined MIPS CPU in Verilog with hazard handling.
