#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 16 08:06:21 2019
# Process ID: 10912
# Current directory: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent536 C:\Users\FoersterGame\Documents\GitHub\FPGAintro\1_1_Parallel_c\1_1_Parallel_c.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_1_Parallel_c/1_1_Parallel_c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project 1_2_Sequential_a C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.sv
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Sequential_a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 818.090 ; gain = 63.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
ERROR: [Synth 8-27] procedural assign not supported [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:10]
ERROR: [Synth 8-6156] failed synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 860.863 ; gain = 105.789
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Sequential_a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 860.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
WARNING: [Synth 8-3917] design Sequential_a has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[7] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[5] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[3] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[1] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 870.105 ; gain = 9.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 870.105 ; gain = 9.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 870.105 ; gain = 9.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.383 ; gain = 390.520
7 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.383 ; gain = 390.520
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 08:16:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:16:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1349.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Sequential_a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
WARNING: [Synth 8-3917] design Sequential_a has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[7] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[5] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[3] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[1] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2406.609 ; gain = 0.000
6 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 08:20:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:20:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
WARNING: [Synth 8-3917] design Sequential_a has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[7] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[5] driven by constant 1
WARNING: [Synth 8-3917] design Sequential_a has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design Sequential_a has port LED[3] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.609 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 08:24:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:24:22 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3277.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3277.230 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3277.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3277.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3277.230 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 08:29:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:29:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.758 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3411.570 ; gain = 11.813
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 08:32:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:32:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port a is not allowed [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:8]
WARNING: [Synth 8-2611] redeclaration of ansi port c is not allowed [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:10]
ERROR: [Synth 8-1031] LED is not declared [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:16]
ERROR: [Synth 8-1031] LED is not declared [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:17]
ERROR: [Synth 8-1031] LED is not declared [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:18]
INFO: [Synth 8-2350] module Sequential_a ignored due to previous errors [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
Failed to read verilog 'C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3411.570 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 08:39:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:39:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
WARNING: [Synth 8-3330] design Sequential_a has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3411.570 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sequential_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Sequential_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/sources_1/imports/1_2_Sequential_a/1_2_Sequential_a.sv:3]
WARNING: [Synth 8-3330] design Sequential_a has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3411.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.srcs/constrs_1/imports/1_2_Sequential_a/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3411.570 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 08:45:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/synth_1/runme.log
[Sat Feb 16 08:45:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_2_Sequential_a/1_2_Sequential_a.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_project_as 1_3_Non-blocking C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_3_Non-blocking -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 16 08:52:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_3_Non-blocking/1_3_Non-blocking.runs/synth_1/runme.log
[Sat Feb 16 08:52:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_3_Non-blocking/1_3_Non-blocking.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3411.570 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3411.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3411.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_3_Non-blocking/1_3_Non-blocking.runs/impl_1/Sequential_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 16 08:55:03 2019...
