Timing Analyzer report for spi_mem
Sat Apr 19 17:15:10 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'
 14. Slow 1200mV 85C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'
 15. Slow 1200mV 85C Model Hold: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'
 17. Slow 1200mV 85C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'
 18. Slow 1200mV 85C Model Recovery: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'
 29. Slow 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'
 30. Slow 1200mV 0C Model Hold: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'
 32. Slow 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'
 33. Slow 1200mV 0C Model Recovery: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Removal: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'
 43. Fast 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'
 44. Fast 1200mV 0C Model Hold: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'
 46. Fast 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'
 47. Fast 1200mV 0C Model Recovery: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'clock_gen|pll|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; spi_mem                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                     ; Targets                                                        ;
+------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------+----------------------------------------------------------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 4           ;       ;        ;           ;            ; false    ; i_clk  ; clock_gen|pll|auto_generated|pll1|inclk[0] ; { clock_gen|pll|auto_generated|pll1|clk[0] }                   ;
; i_clk                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                            ; { i_clk }                                                      ;
; servant_spi_master_if:spi_master_if|serial_clk             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                            ; { servant_spi_master_if:spi_master_if|serial_clk }             ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                            ; { servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND } ;
+------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                               ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 81.27 MHz  ; 81.27 MHz       ; clock_gen|pll|auto_generated|pll1|clk[0]                   ;      ;
; 358.55 MHz ; 358.55 MHz      ; servant_spi_master_if:spi_master_if|serial_clk             ;      ;
; 472.14 MHz ; 472.14 MHz      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; -5.726 ; -218.947      ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -2.641 ; -20.715       ;
; servant_spi_master_if:spi_master_if|serial_clk             ; -1.789 ; -64.134       ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; -0.216 ; -0.216        ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.049 ; -0.049        ;
; servant_spi_master_if:spi_master_if|serial_clk             ; 0.010  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+------------------------------------------+---------+---------------+
; Clock                                    ; Slack   ; End Point TNS ;
+------------------------------------------+---------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; 309.664 ; 0.000         ;
+------------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                            ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.399 ; 0.000         ;
+------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; servant_spi_master_if:spi_master_if|serial_clk             ; -1.000  ; -41.000       ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.412   ; 0.000         ;
; i_clk                                                      ; 9.835   ; 0.000         ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 312.245 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                 ; Launch Clock                                               ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -5.726 ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.725      ;
; -5.718 ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.717      ;
; -5.691 ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.691      ;
; -5.688 ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.688      ;
; -5.683 ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.683      ;
; -5.683 ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.683      ;
; -5.512 ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.511      ;
; -5.487 ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.486      ;
; -5.480 ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.479      ;
; -5.477 ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.476      ;
; -5.456 ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.455      ;
; -5.447 ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.447      ;
; -5.441 ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.441      ;
; -5.425 ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.424      ;
; -5.418 ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.417      ;
; -5.414 ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.414      ;
; -5.409 ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.409      ;
; -5.406 ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.406      ;
; -5.400 ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.400      ;
; -5.379 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.453     ; 2.371      ;
; -5.346 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.447     ; 2.344      ;
; -5.319 ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.318      ;
; -5.312 ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.311      ;
; -5.291 ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.290      ;
; -5.273 ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.272      ;
; -5.231 ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.230      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[5]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[9]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[12]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.229 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[13]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.012     ; 1.662      ;
; -5.228 ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.228      ;
; -5.201 ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.200      ;
; -5.193 ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.192      ;
; -5.179 ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 2.179      ;
; -5.167 ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 2.166      ;
; -5.102 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.453     ; 2.094      ;
; -5.098 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.453     ; 2.090      ;
; -5.038 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.010     ; 1.473      ;
; -5.038 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.010     ; 1.473      ;
; -5.038 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.010     ; 1.473      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[4]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[3]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[14]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[6]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[7]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[8]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[10]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[11]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -5.013 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[15]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.658     ; 1.800      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[5]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[9]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[12]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.950 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[13]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.384      ;
; -4.944 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.378      ;
; -4.944 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.378      ;
; -4.937 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.383     ; 1.999      ;
; -4.923 ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 1.922      ;
; -4.919 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -4.011     ; 1.353      ;
; -4.912 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.097     ; 2.260      ;
; -4.911 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.097     ; 2.259      ;
; -4.892 ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.445     ; 1.892      ;
; -4.837 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.382     ; 1.900      ;
; -4.821 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.453     ; 1.813      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[4]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[3]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[14]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[6]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[7]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[8]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[10]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[11]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.735 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[15]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.657     ; 1.523      ;
; -4.725 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.384     ; 1.786      ;
; -4.715 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.656     ; 1.504      ;
; -4.710 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.655     ; 1.500      ;
; -4.635 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.097     ; 1.983      ;
; -4.634 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.097     ; 1.982      ;
; -4.569 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.376     ; 1.638      ;
; -4.556 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.382     ; 1.619      ;
; -4.447 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.384     ; 1.508      ;
; -4.370 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.026     ; 1.789      ;
; -4.369 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.026     ; 1.788      ;
; -4.351 ; servant_spi_master_if:spi_master_if|address_reg[7]  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.536     ; 1.760      ;
; -4.310 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|spi_out_reg[2]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.461     ; 1.794      ;
; -4.288 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.376     ; 1.357      ;
; -4.263 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[4]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.456     ; 1.752      ;
; -4.225 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.457     ; 1.713      ;
; -4.186 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[2]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.461     ; 1.670      ;
; -4.164 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.457     ; 1.652      ;
; -4.155 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.TEMP_STATE    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.027     ; 1.573      ;
; -4.155 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.027     ; 1.573      ;
; -4.128 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.456     ; 1.617      ;
; -4.106 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.TEMP_STATE    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.028     ; 1.523      ;
; -4.106 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.028     ; 1.523      ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -2.641 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE       ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 3.079      ; 4.473      ;
; -2.499 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 3.079      ; 4.331      ;
; -1.937 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.862      ; 4.432      ;
; -1.892 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.840      ; 4.376      ;
; -1.883 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.861      ; 4.535      ;
; -1.848 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.834      ; 4.327      ;
; -1.834 ; wb_mem_dat[10]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.861      ; 4.303      ;
; -1.813 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.841      ; 4.253      ;
; -1.783 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.841      ; 4.223      ;
; -1.698 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.840      ; 4.182      ;
; -1.698 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.841      ; 4.138      ;
; -1.686 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.840      ; 4.125      ;
; -1.685 ; wb_mem_dat[18]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.861      ; 4.168      ;
; -1.655 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.861      ; 4.307      ;
; -1.646 ; servant_spi_master_if:spi_master_if|configed               ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.850      ; 4.095      ;
; -1.642 ; wb_mem_adr[5]                                              ; servant_spi_master_if:spi_master_if|address_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.985      ; 4.149      ;
; -1.639 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.834      ; 4.118      ;
; -1.546 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.841      ; 4.158      ;
; -1.496 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.840      ; 3.980      ;
; -1.435 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|wb_ack          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 0.782      ; 2.003      ;
; -1.435 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.834      ; 3.914      ;
; -1.419 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.862      ; 3.914      ;
; -1.362 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.861      ; 4.014      ;
; -0.559 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 3.786      ; 4.251      ;
; -0.100 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 1.000        ; 3.786      ; 4.292      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.789 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.062     ; 2.722      ;
; -1.785 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.717      ;
; -1.785 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.717      ;
; -1.785 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.717      ;
; -1.763 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.695      ;
; -1.763 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.695      ;
; -1.763 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.695      ;
; -1.763 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.695      ;
; -1.763 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.695      ;
; -1.722 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.654      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.714 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.646      ;
; -1.708 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.062     ; 2.641      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.707 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.639      ;
; -1.696 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.628      ;
; -1.696 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.628      ;
; -1.696 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.628      ;
; -1.696 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.628      ;
; -1.696 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.628      ;
; -1.696 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.628      ;
; -1.664 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.596      ;
; -1.664 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.596      ;
; -1.664 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.596      ;
; -1.641 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.573      ;
; -1.640 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.572      ;
; -1.640 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.572      ;
; -1.640 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.572      ;
; -1.640 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.572      ;
; -1.640 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.572      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.629 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.561      ;
; -1.615 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.547      ;
; -1.615 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.547      ;
; -1.615 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.547      ;
; -1.615 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.547      ;
; -1.615 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.547      ;
; -1.615 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.547      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.537 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.063     ; 2.469      ;
; -1.337 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.648      ;
; -1.321 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.632      ;
; -1.301 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.612      ;
; -1.285 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.596      ;
; -1.185 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.898      ; 4.498      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.177 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.489      ;
; -1.158 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.898      ; 4.471      ;
; -1.137 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.898      ; 4.450      ;
; -1.126 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.438      ;
; -1.099 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.410      ;
; -1.091 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.403      ;
; -1.090 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.402      ;
; -1.090 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.402      ;
; -1.090 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.402      ;
; -1.090 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.402      ;
; -1.090 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.402      ;
; -1.090 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.402      ;
; -1.082 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.393      ;
; -1.078 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.390      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.377      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.377      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.377      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.377      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.377      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.377      ;
; -1.055 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.896      ; 4.366      ;
; -1.042 ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.898      ; 4.355      ;
; -1.042 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.354      ;
; -1.042 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.897      ; 4.354      ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                               ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.216 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.577      ;
; 0.074  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 1.237      ;
; 0.285  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; -0.500       ; 0.337      ; 0.578      ;
; 0.343  ; servant_spi_master_if:spi_master_if|state.IDLE              ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.356  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357  ; wb_mem_dat[18]                                              ; wb_mem_dat[18]                                              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_dat[10]                                              ; wb_mem_dat[10]                                              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_adr[5]                                               ; wb_mem_adr[5]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; done~reg0                                                   ; done~reg0                                                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_sel[0]                                               ; wb_mem_sel[0]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_sel[2]                                               ; wb_mem_sel[2]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_sel[1]                                               ; wb_mem_sel[1]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_we                                                   ; wb_mem_we                                                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; wb_mem_stb                                                  ; wb_mem_stb                                                  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; state.01001                                                 ; state.01001                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.01011                                                 ; state.01011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.00100                                                 ; state.00100                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.01010                                                 ; state.01010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.01000                                                 ; state.01000                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.00111                                                 ; state.00111                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.00110                                                 ; state.00110                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.00011                                                 ; state.00011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.00010                                                 ; state.00010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; state.00101                                                 ; state.00101                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373  ; servive_clock_gen:clock_gen|b[6]                            ; servive_clock_gen:clock_gen|b[7]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373  ; servive_clock_gen:clock_gen|b[4]                            ; servive_clock_gen:clock_gen|b[5]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373  ; servive_clock_gen:clock_gen|b[3]                            ; servive_clock_gen:clock_gen|b[4]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373  ; servive_clock_gen:clock_gen|b[2]                            ; servive_clock_gen:clock_gen|b[3]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373  ; servive_clock_gen:clock_gen|r[2]                            ; servive_clock_gen:clock_gen|r[3]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; servive_clock_gen:clock_gen|r[0]                            ; servive_clock_gen:clock_gen|r[1]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375  ; servive_clock_gen:clock_gen|r[8]                            ; servive_clock_gen:clock_gen|r[9]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375  ; servive_clock_gen:clock_gen|r[6]                            ; servive_clock_gen:clock_gen|r[7]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.384  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 1.547      ;
; 0.386  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 1.549      ;
; 0.392  ; state.00101                                                 ; state.00010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.401  ; state.01010                                                 ; state.01011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.414  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.203      ;
; 0.436  ; servive_clock_gen:clock_gen|b[9]                            ; temp_btn                                                    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.656      ;
; 0.455  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.245      ;
; 0.479  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.499  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.718      ;
; 0.515  ; servive_clock_gen:clock_gen|b[7]                            ; servive_clock_gen:clock_gen|b[8]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.516  ; servive_clock_gen:clock_gen|b[5]                            ; servive_clock_gen:clock_gen|b[6]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.518  ; servive_clock_gen:clock_gen|b[8]                            ; servive_clock_gen:clock_gen|b[9]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.738      ;
; 0.539  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.332      ;
; 0.552  ; servive_clock_gen:clock_gen|r[5]                            ; servive_clock_gen:clock_gen|r[6]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.787      ;
; 0.553  ; servive_clock_gen:clock_gen|r[1]                            ; servive_clock_gen:clock_gen|r[2]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554  ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; servive_clock_gen:clock_gen|r[7]                            ; servive_clock_gen:clock_gen|r[8]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; servive_clock_gen:clock_gen|r[4]                            ; servive_clock_gen:clock_gen|r[5]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; servive_clock_gen:clock_gen|r[3]                            ; servive_clock_gen:clock_gen|r[4]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555  ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.556  ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.790      ;
; 0.558  ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.572  ; state.00011                                                 ; state.00110                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.576  ; state.00010                                                 ; state.00011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.600  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.821      ;
; 0.610  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.198      ;
; 0.612  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.200      ;
; 0.618  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.840      ;
; 0.619  ; servive_clock_gen:clock_gen|b[0]                            ; servive_clock_gen:clock_gen|b[1]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.839      ;
; 0.628  ; state.00110                                                 ; state.00111                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.847      ;
; 0.628  ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.216      ;
; 0.643  ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.231      ;
; 0.652  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; -0.500       ; 0.707      ; 1.315      ;
; 0.692  ; state.00111                                                 ; state.01000                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.911      ;
; 0.701  ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.920      ;
; 0.701  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.289      ;
; 0.703  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.291      ;
; 0.719  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.719  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.724  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.312      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.729  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.317      ;
; 0.738  ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.326      ;
; 0.750  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.540      ;
; 0.753  ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.341      ;
; 0.753  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.543      ;
; 0.790  ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.010      ;
; 0.815  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.403      ;
; 0.820  ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.408      ;
; 0.828  ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.062      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.049 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.000        ; 3.945      ; 4.095      ;
; 0.401  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.945      ; 4.065      ;
; 0.683  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 3.652      ;
; 0.709  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.371      ; 3.650      ;
; 0.720  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.377      ; 3.667      ;
; 0.808  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 3.777      ;
; 0.823  ; servant_spi_master_if:spi_master_if|configed               ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.386      ; 3.779      ;
; 0.853  ; wb_mem_adr[5]                                              ; servant_spi_master_if:spi_master_if|address_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.527      ; 3.950      ;
; 0.859  ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.656      ; 4.085      ;
; 0.894  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.371      ; 3.835      ;
; 0.913  ; servant_spi_master_if:spi_master_if|state.TEMP_STATE       ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.656      ; 4.139      ;
; 0.915  ; wb_mem_dat[10]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 3.884      ;
; 0.932  ; wb_mem_dat[18]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 3.901      ;
; 0.932  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.377      ; 3.879      ;
; 0.935  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 3.904      ;
; 0.943  ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.378      ; 3.891      ;
; 0.945  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.378      ; 3.893      ;
; 0.962  ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|wb_ack          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 1.261      ; 1.793      ;
; 0.979  ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.377      ; 3.926      ;
; 1.028  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.378      ; 3.976      ;
; 1.028  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.378      ; 3.976      ;
; 1.053  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.371      ; 3.994      ;
; 1.081  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 4.050      ;
; 1.082  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.399      ; 4.051      ;
; 1.105  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.377      ; 4.052      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.010 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 3.387      ; 3.773      ;
; 0.091 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 3.387      ; 3.854      ;
; 0.356 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.577      ;
; 0.398 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.619      ;
; 0.399 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.620      ;
; 0.411 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.632      ;
; 0.437 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.387      ; 3.700      ;
; 0.471 ; servant_spi_master_if:spi_master_if|address_reg[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.184      ; 0.832      ;
; 0.490 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.387      ; 3.753      ;
; 0.503 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.724      ;
; 0.504 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.725      ;
; 0.504 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.725      ;
; 0.505 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.726      ;
; 0.505 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.726      ;
; 0.505 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.726      ;
; 0.505 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.726      ;
; 0.528 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.749      ;
; 0.541 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.762      ;
; 0.555 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.776      ;
; 0.574 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.795      ;
; 0.576 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.797      ;
; 0.634 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.855      ;
; 0.670 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.891      ;
; 0.709 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.930      ;
; 0.721 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.941      ;
; 0.722 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.942      ;
; 0.735 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.955      ;
; 0.741 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.961      ;
; 0.741 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.961      ;
; 0.741 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.962      ;
; 0.764 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.985      ;
; 0.794 ; servant_spi_master_if:spi_master_if|address_reg[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.183      ; 1.154      ;
; 0.828 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.007      ;
; 0.841 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 1.061      ;
; 0.854 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 1.074      ;
; 0.857 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 1.078      ;
; 0.862 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 1.083      ;
; 0.877 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 1.097      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.881 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.060      ;
; 0.883 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 1.104      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.886 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.066      ;
; 0.887 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 1.107      ;
; 0.891 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 1.112      ;
; 0.897 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.076      ;
; 0.897 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.076      ;
; 0.897 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.076      ;
; 0.897 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.076      ;
; 0.897 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.076      ;
; 0.898 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.077      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.910 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.091      ;
; 0.914 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.093      ;
; 0.917 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.096      ;
; 0.919 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.099      ;
; 0.919 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.099      ;
; 0.919 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.099      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.951 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.452      ; 4.130      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.952 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.454      ; 4.133      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
; 0.957 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 3.453      ; 4.137      ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 309.664 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 2.789      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.540 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 2.417      ;
; 622.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 2.246      ;
; 622.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 2.246      ;
; 622.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 2.246      ;
; 623.067 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.318      ; 2.246      ;
; 623.067 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.318      ; 2.246      ;
; 623.067 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.318      ; 2.246      ;
; 623.067 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.318      ; 2.246      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.080 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.316      ; 2.231      ;
; 623.189 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.041     ; 1.765      ;
; 623.189 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.041     ; 1.765      ;
; 623.189 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.041     ; 1.765      ;
; 623.189 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.041     ; 1.765      ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 1.399   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.639      ;
; 1.399   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.639      ;
; 1.399   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.639      ;
; 1.399   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.639      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.477   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.089      ;
; 1.497   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 2.111      ;
; 1.497   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 2.111      ;
; 1.497   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 2.111      ;
; 1.497   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 2.111      ;
; 1.867   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.111      ;
; 1.867   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.111      ;
; 1.867   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.111      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 1.982   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.226      ;
; 314.873 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; -312.500     ; 0.085      ; 2.635      ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 10 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6238.402 ns




+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 89.69 MHz  ; 89.69 MHz       ; clock_gen|pll|auto_generated|pll1|clk[0]                   ;      ;
; 391.85 MHz ; 391.85 MHz      ; servant_spi_master_if:spi_master_if|serial_clk             ;      ;
; 442.87 MHz ; 442.87 MHz      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; -5.003 ; -187.870      ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -2.479 ; -19.372       ;
; servant_spi_master_if:spi_master_if|serial_clk             ; -1.552 ; -55.979       ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; -0.273 ; -0.274        ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.019 ; -0.019        ;
; servant_spi_master_if:spi_master_if|serial_clk             ; 0.039  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+------------------------------------------+---------+---------------+
; Clock                                    ; Slack   ; End Point TNS ;
+------------------------------------------+---------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; 309.925 ; 0.000         ;
+------------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                             ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.280 ; 0.000         ;
+------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; servant_spi_master_if:spi_master_if|serial_clk             ; -1.000  ; -41.000       ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.446   ; 0.000         ;
; i_clk                                                      ; 9.818   ; 0.000         ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 312.242 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                 ; Launch Clock                                               ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -5.003 ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 2.471      ;
; -4.995 ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 2.463      ;
; -4.929 ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.398      ;
; -4.926 ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.395      ;
; -4.926 ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.395      ;
; -4.922 ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.391      ;
; -4.819 ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 2.287      ;
; -4.787 ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.256      ;
; -4.781 ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.250      ;
; -4.766 ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 2.234      ;
; -4.733 ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.202      ;
; -4.730 ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 2.198      ;
; -4.728 ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.197      ;
; -4.720 ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.189      ;
; -4.716 ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.185      ;
; -4.703 ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.172      ;
; -4.697 ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.166      ;
; -4.693 ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.162      ;
; -4.690 ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.159      ;
; -4.676 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.978     ; 2.143      ;
; -4.655 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.982     ; 2.118      ;
; -4.631 ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.100      ;
; -4.593 ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.062      ;
; -4.584 ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.053      ;
; -4.566 ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 2.035      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[5]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[9]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[12]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.531 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[13]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.503      ;
; -4.514 ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.983      ;
; -4.512 ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.981      ;
; -4.508 ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 1.976      ;
; -4.483 ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.952      ;
; -4.468 ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.937      ;
; -4.461 ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.930      ;
; -4.409 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.982     ; 1.872      ;
; -4.408 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.982     ; 1.871      ;
; -4.354 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.327      ;
; -4.354 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.327      ;
; -4.354 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.327      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[4]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[3]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[14]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[6]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[7]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[8]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[10]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[11]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.347 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[15]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.155     ; 1.637      ;
; -4.300 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.921     ; 1.824      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[5]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[9]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[12]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.287 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[13]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.260      ;
; -4.284 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.256      ;
; -4.284 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.256      ;
; -4.247 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.473     ; 1.219      ;
; -4.240 ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.709      ;
; -4.227 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.662     ; 2.010      ;
; -4.218 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.662     ; 2.001      ;
; -4.211 ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.976     ; 1.680      ;
; -4.190 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.921     ; 1.714      ;
; -4.162 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.982     ; 1.625      ;
; -4.105 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.922     ; 1.628      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[4]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[3]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[14]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[6]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[7]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[8]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[10]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[11]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.099 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[15]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.154     ; 1.390      ;
; -4.045 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.153     ; 1.337      ;
; -4.037 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -3.152     ; 1.330      ;
; -4.001 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.662     ; 1.784      ;
; -3.996 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.662     ; 1.779      ;
; -3.944 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.921     ; 1.468      ;
; -3.938 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.915     ; 1.468      ;
; -3.827 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.922     ; 1.350      ;
; -3.762 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.601     ; 1.606      ;
; -3.758 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.601     ; 1.602      ;
; -3.702 ; servant_spi_master_if:spi_master_if|address_reg[7]  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -3.075     ; 1.572      ;
; -3.692 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.915     ; 1.222      ;
; -3.653 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|spi_out_reg[2]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.999     ; 1.599      ;
; -3.607 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[4]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.994     ; 1.558      ;
; -3.572 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.995     ; 1.522      ;
; -3.555 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.TEMP_STATE    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.601     ; 1.399      ;
; -3.554 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.601     ; 1.398      ;
; -3.551 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.995     ; 1.501      ;
; -3.547 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[2]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.999     ; 1.493      ;
; -3.526 ; servant_spi_master_if:spi_master_if|wb_ack          ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.362     ; 2.609      ;
; -3.514 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.602     ; 1.357      ;
; -3.511 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.TEMP_STATE    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.602     ; 1.354      ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -2.479 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE       ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.645      ; 4.049      ;
; -2.355 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.645      ; 3.925      ;
; -1.765 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.466      ; 3.946      ;
; -1.737 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.906      ;
; -1.730 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.858      ;
; -1.719 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.465      ; 4.031      ;
; -1.702 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.830      ;
; -1.680 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.438      ; 3.843      ;
; -1.646 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.443      ; 3.773      ;
; -1.637 ; wb_mem_dat[10]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.465      ; 3.796      ;
; -1.630 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.758      ;
; -1.605 ; wb_mem_dat[18]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.465      ; 3.773      ;
; -1.605 ; wb_mem_adr[5]                                              ; servant_spi_master_if:spi_master_if|address_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.579      ; 3.801      ;
; -1.591 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.760      ;
; -1.545 ; servant_spi_master_if:spi_master_if|configed               ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.451      ; 3.680      ;
; -1.532 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.438      ; 3.695      ;
; -1.512 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.465      ; 3.824      ;
; -1.466 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.739      ;
; -1.416 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.444      ; 3.585      ;
; -1.387 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.438      ; 3.550      ;
; -1.368 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.466      ; 3.549      ;
; -1.320 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|wb_ack          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 0.625      ; 1.789      ;
; -1.302 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.465      ; 3.614      ;
; -0.629 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 3.344      ; 3.943      ;
; -0.004 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 1.000        ; 3.344      ; 3.818      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.552 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.053     ; 2.494      ;
; -1.545 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.486      ;
; -1.545 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.486      ;
; -1.545 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.486      ;
; -1.516 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.456      ;
; -1.516 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.456      ;
; -1.516 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.456      ;
; -1.516 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.456      ;
; -1.516 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.456      ;
; -1.485 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.426      ;
; -1.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.053     ; 2.421      ;
; -1.461 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.402      ;
; -1.461 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.402      ;
; -1.461 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.402      ;
; -1.461 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.402      ;
; -1.461 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.402      ;
; -1.461 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.402      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.449 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.389      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.425 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.366      ;
; -1.412 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.353      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.405 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.346      ;
; -1.396 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.337      ;
; -1.396 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.337      ;
; -1.396 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.337      ;
; -1.388 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.329      ;
; -1.388 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.329      ;
; -1.388 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.329      ;
; -1.388 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.329      ;
; -1.388 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.329      ;
; -1.388 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.054     ; 2.329      ;
; -1.367 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.307      ;
; -1.367 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.307      ;
; -1.367 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.307      ;
; -1.367 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.307      ;
; -1.367 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.307      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.320 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.055     ; 2.260      ;
; -1.286 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.193      ;
; -1.286 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.193      ;
; -1.208 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.115      ;
; -1.192 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.099      ;
; -1.156 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.493      ; 4.064      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.139 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 4.046      ;
; -1.137 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.493      ; 4.045      ;
; -1.127 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.494      ; 4.036      ;
; -1.099 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.491      ; 4.005      ;
; -1.089 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.996      ;
; -1.080 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.491      ; 3.986      ;
; -1.077 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.491      ; 3.983      ;
; -1.075 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.493      ; 3.983      ;
; -1.070 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.977      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.972      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.972      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.972      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.972      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.972      ;
; -1.065 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.972      ;
; -1.059 ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.493      ; 3.967      ;
; -1.046 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.953      ;
; -1.046 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.953      ;
; -1.046 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.953      ;
; -1.046 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.953      ;
; -1.046 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.953      ;
; -1.046 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.492      ; 3.953      ;
; -1.043 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.493      ; 3.951      ;
; -1.043 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 2.493      ; 3.951      ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                               ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.273 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 0.518      ;
; -0.001 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 1.123      ;
; 0.220  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; -0.500       ; 0.367      ; 0.511      ;
; 0.287  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 1.411      ;
; 0.289  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 1.413      ;
; 0.299  ; servant_spi_master_if:spi_master_if|state.IDLE              ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.309  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.097      ;
; 0.311  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; wb_mem_sel[0]                                               ; wb_mem_sel[0]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; wb_mem_sel[2]                                               ; wb_mem_sel[2]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; wb_mem_sel[1]                                               ; wb_mem_sel[1]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.01011                                                 ; state.01011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.00100                                                 ; state.00100                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.01010                                                 ; state.01010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.01001                                                 ; state.01001                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.01000                                                 ; state.01000                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.00111                                                 ; state.00111                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.00110                                                 ; state.00110                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.00011                                                 ; state.00011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.00010                                                 ; state.00010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; state.00101                                                 ; state.00101                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; wb_mem_dat[18]                                              ; wb_mem_dat[18]                                              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; wb_mem_dat[10]                                              ; wb_mem_dat[10]                                              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; wb_mem_adr[5]                                               ; wb_mem_adr[5]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; done~reg0                                                   ; done~reg0                                                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; wb_mem_we                                                   ; wb_mem_we                                                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; wb_mem_stb                                                  ; wb_mem_stb                                                  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.332  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.111      ;
; 0.339  ; servive_clock_gen:clock_gen|b[6]                            ; servive_clock_gen:clock_gen|b[7]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; servive_clock_gen:clock_gen|b[2]                            ; servive_clock_gen:clock_gen|b[3]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340  ; servive_clock_gen:clock_gen|b[4]                            ; servive_clock_gen:clock_gen|b[5]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; servive_clock_gen:clock_gen|b[3]                            ; servive_clock_gen:clock_gen|b[4]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; servive_clock_gen:clock_gen|r[2]                            ; servive_clock_gen:clock_gen|r[3]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; servive_clock_gen:clock_gen|r[8]                            ; servive_clock_gen:clock_gen|r[9]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; servive_clock_gen:clock_gen|r[6]                            ; servive_clock_gen:clock_gen|r[7]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; servive_clock_gen:clock_gen|r[0]                            ; servive_clock_gen:clock_gen|r[1]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.354  ; state.00101                                                 ; state.00010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.554      ;
; 0.361  ; state.01010                                                 ; state.01011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.387  ; servive_clock_gen:clock_gen|b[9]                            ; temp_btn                                                    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.586      ;
; 0.419  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.210      ;
; 0.431  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.631      ;
; 0.449  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.649      ;
; 0.465  ; servive_clock_gen:clock_gen|b[7]                            ; servive_clock_gen:clock_gen|b[8]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.467  ; servive_clock_gen:clock_gen|b[5]                            ; servive_clock_gen:clock_gen|b[6]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468  ; servive_clock_gen:clock_gen|b[8]                            ; servive_clock_gen:clock_gen|b[9]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.496  ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.709      ;
; 0.496  ; servive_clock_gen:clock_gen|r[5]                            ; servive_clock_gen:clock_gen|r[6]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.710      ;
; 0.498  ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; servive_clock_gen:clock_gen|r[4]                            ; servive_clock_gen:clock_gen|r[5]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; servive_clock_gen:clock_gen|r[3]                            ; servive_clock_gen:clock_gen|r[4]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; servive_clock_gen:clock_gen|r[1]                            ; servive_clock_gen:clock_gen|r[2]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; servive_clock_gen:clock_gen|r[7]                            ; servive_clock_gen:clock_gen|r[8]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.713      ;
; 0.501  ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.714      ;
; 0.502  ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.715      ;
; 0.502  ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.715      ;
; 0.513  ; state.00011                                                 ; state.00110                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.713      ;
; 0.518  ; state.00010                                                 ; state.00011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.718      ;
; 0.543  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.743      ;
; 0.546  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; -0.500       ; 0.700      ; 1.170      ;
; 0.547  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.078      ;
; 0.554  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.085      ;
; 0.561  ; state.00110                                                 ; state.00111                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.761      ;
; 0.567  ; servive_clock_gen:clock_gen|b[0]                            ; servive_clock_gen:clock_gen|b[1]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.766      ;
; 0.568  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.769      ;
; 0.571  ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.102      ;
; 0.583  ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.114      ;
; 0.589  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.368      ;
; 0.592  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.371      ;
; 0.625  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.156      ;
; 0.632  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.163      ;
; 0.633  ; state.00111                                                 ; state.01000                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.833      ;
; 0.638  ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.838      ;
; 0.650  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.181      ;
; 0.656  ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.187      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.657  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.188      ;
; 0.658  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.858      ;
; 0.658  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.858      ;
; 0.671  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.445      ;
; 0.672  ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.203      ;
; 0.721  ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.920      ;
; 0.728  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.259      ;
; 0.739  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.270      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.019 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.000        ; 3.483      ; 3.644      ;
; 0.591  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.483      ; 3.774      ;
; 0.787  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.941      ; 3.298      ;
; 0.803  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.912      ; 3.285      ;
; 0.838  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.918      ; 3.326      ;
; 0.916  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.940      ; 3.426      ;
; 0.948  ; wb_mem_adr[5]                                              ; servant_spi_master_if:spi_master_if|address_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.058      ; 3.576      ;
; 0.958  ; servant_spi_master_if:spi_master_if|configed               ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.925      ; 3.453      ;
; 0.980  ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.153      ; 3.703      ;
; 1.003  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.912      ; 3.485      ;
; 1.023  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.918      ; 3.511      ;
; 1.027  ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.918      ; 3.515      ;
; 1.028  ; servant_spi_master_if:spi_master_if|state.TEMP_STATE       ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 3.153      ; 3.751      ;
; 1.034  ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|wb_ack          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 1.049      ; 1.653      ;
; 1.068  ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.917      ; 3.555      ;
; 1.077  ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.916      ; 3.563      ;
; 1.085  ; wb_mem_dat[10]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.939      ; 3.594      ;
; 1.086  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.940      ; 3.596      ;
; 1.088  ; wb_mem_dat[18]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.939      ; 3.597      ;
; 1.103  ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.918      ; 3.591      ;
; 1.110  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.918      ; 3.598      ;
; 1.160  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.912      ; 3.642      ;
; 1.205  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.940      ; 3.715      ;
; 1.212  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.941      ; 3.723      ;
; 1.222  ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.918      ; 3.710      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.039 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 2.993      ; 3.376      ;
; 0.123 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 2.993      ; 3.460      ;
; 0.311 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.362 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.563      ;
; 0.374 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.574      ;
; 0.427 ; servant_spi_master_if:spi_master_if|address_reg[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.157      ; 0.748      ;
; 0.453 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.653      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.655      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.655      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.655      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.655      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.655      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.655      ;
; 0.487 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.687      ;
; 0.501 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.701      ;
; 0.529 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.728      ;
; 0.532 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.731      ;
; 0.581 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.780      ;
; 0.593 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.993      ; 3.430      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.993      ; 3.448      ;
; 0.614 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.813      ;
; 0.649 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.848      ;
; 0.671 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.870      ;
; 0.673 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.872      ;
; 0.679 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.878      ;
; 0.682 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.881      ;
; 0.683 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.882      ;
; 0.683 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.882      ;
; 0.685 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.884      ;
; 0.743 ; servant_spi_master_if:spi_master_if|address_reg[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.156      ; 1.063      ;
; 0.766 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.965      ;
; 0.773 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.972      ;
; 0.789 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.988      ;
; 0.791 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.990      ;
; 0.797 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.996      ;
; 0.806 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 1.005      ;
; 0.817 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 1.016      ;
; 0.819 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 1.018      ;
; 0.827 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 1.026      ;
; 0.936 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.982      ; 3.632      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.974 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.671      ;
; 0.978 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 1.177      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.982 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.679      ;
; 0.988 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.982      ; 3.684      ;
; 0.992 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.689      ;
; 0.992 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.689      ;
; 0.992 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.689      ;
; 0.992 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.689      ;
; 0.992 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.689      ;
; 1.006 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.982      ; 3.702      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.009 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.984      ; 3.707      ;
; 1.010 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.707      ;
; 1.010 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.707      ;
; 1.010 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.707      ;
; 1.010 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 1.209      ;
; 1.020 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.982      ; 3.716      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.026 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.723      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.034 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.731      ;
; 1.044 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.741      ;
; 1.044 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.741      ;
; 1.044 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.741      ;
; 1.044 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.741      ;
; 1.044 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.983      ; 3.741      ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 309.925 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 312.500      ; -0.044     ; 2.526      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.807 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.157      ;
; 622.943 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.021      ;
; 622.943 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.021      ;
; 622.943 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.031     ; 2.021      ;
; 623.263 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.289      ; 2.021      ;
; 623.263 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.289      ; 2.021      ;
; 623.263 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.289      ; 2.021      ;
; 623.263 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.289      ; 2.021      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.283 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.287      ; 1.999      ;
; 623.373 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.587      ;
; 623.373 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.587      ;
; 623.373 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.587      ;
; 623.373 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 1.587      ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 1.280   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.499      ;
; 1.280   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.499      ;
; 1.280   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.499      ;
; 1.280   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.499      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.359   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.913      ;
; 1.378   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.933      ;
; 1.378   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.933      ;
; 1.378   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.933      ;
; 1.378   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.933      ;
; 1.710   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.933      ;
; 1.710   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.933      ;
; 1.710   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.933      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 1.827   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.049      ;
; 314.683 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 2.414      ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 10 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6239.595 ns




+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; -3.233 ; -119.291      ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -1.228 ; -9.469        ;
; servant_spi_master_if:spi_master_if|serial_clk             ; -0.593 ; -20.920       ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; -0.121 ; -0.121        ;
; servant_spi_master_if:spi_master_if|serial_clk             ; -0.019 ; -0.019        ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.043  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+------------------------------------------+---------+---------------+
; Clock                                    ; Slack   ; End Point TNS ;
+------------------------------------------+---------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; 310.822 ; 0.000         ;
+------------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                             ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.767 ; 0.000         ;
+------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; servant_spi_master_if:spi_master_if|serial_clk             ; -1.000  ; -41.000       ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.314   ; 0.000         ;
; i_clk                                                      ; 9.587   ; 0.000         ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 312.273 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                 ; Launch Clock                                               ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.233 ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.510      ;
; -3.231 ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.508      ;
; -3.207 ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.485      ;
; -3.204 ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.482      ;
; -3.201 ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.479      ;
; -3.201 ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.479      ;
; -3.108 ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.385      ;
; -3.093 ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.370      ;
; -3.092 ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.369      ;
; -3.086 ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.363      ;
; -3.083 ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.360      ;
; -3.081 ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.359      ;
; -3.077 ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.355      ;
; -3.066 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.166     ; 1.337      ;
; -3.060 ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.338      ;
; -3.057 ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.335      ;
; -3.043 ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.320      ;
; -3.043 ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.320      ;
; -3.036 ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.314      ;
; -3.031 ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.309      ;
; -3.014 ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.291      ;
; -2.999 ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.276      ;
; -2.995 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.161     ; 1.271      ;
; -2.984 ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.261      ;
; -2.982 ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.259      ;
; -2.960 ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.237      ;
; -2.954 ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.232      ;
; -2.949 ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.226      ;
; -2.943 ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.220      ;
; -2.932 ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.210      ;
; -2.920 ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.197      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[5]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[9]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[12]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.913 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[13]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.902      ;
; -2.909 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.166     ; 1.180      ;
; -2.902 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.166     ; 1.173      ;
; -2.830 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.820      ;
; -2.830 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.820      ;
; -2.830 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.820      ;
; -2.829 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.092     ; 1.174      ;
; -2.829 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.975     ; 1.291      ;
; -2.823 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.975     ; 1.285      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[4]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[3]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[14]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[6]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[7]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[8]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[10]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[11]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.803 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|clk_cnt[15]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.258     ; 0.982      ;
; -2.790 ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.160     ; 1.067      ;
; -2.769 ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.159     ; 1.047      ;
; -2.768 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.757      ;
; -2.768 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.757      ;
; -2.768 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.448     ; 0.757      ;
; -2.752 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.166     ; 1.023      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[2]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[5]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[9]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[12]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.748 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[13]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.447     ; 0.738      ;
; -2.737 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.094     ; 1.080      ;
; -2.684 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 1.028      ;
; -2.672 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.975     ; 1.134      ;
; -2.669 ; servant_spi_master_if:spi_master_if|int_ack         ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.849      ;
; -2.667 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.256     ; 0.848      ;
; -2.666 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.975     ; 1.128      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[4]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[3]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[14]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[6]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[7]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[8]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[10]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[11]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.638 ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|clk_cnt[15]         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.257     ; 0.818      ;
; -2.573 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.094     ; 0.916      ;
; -2.556 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.089     ; 0.904      ;
; -2.524 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 0.868      ;
; -2.500 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.903     ; 1.034      ;
; -2.494 ; servant_spi_master_if:spi_master_if|last_byte[1]    ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.903     ; 1.028      ;
; -2.392 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -2.089     ; 0.740      ;
; -2.372 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.901     ; 0.908      ;
; -2.371 ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; servant_spi_master_if:spi_master_if|state.TEMP_STATE    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.901     ; 0.907      ;
; -2.341 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.876      ;
; -2.340 ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; servant_spi_master_if:spi_master_if|state.TEMP_STATE    ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.875      ;
; -2.319 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|state.FINISH        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.898     ; 0.858      ;
; -2.313 ; servant_spi_master_if:spi_master_if|last_byte[0]    ; servant_spi_master_if:spi_master_if|serial_clk          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -1.898     ; 0.852      ;
; -2.229 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|spi_out_reg[2]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.150     ; 1.016      ;
; -2.197 ; servant_spi_master_if:spi_master_if|address_reg[7]  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.155     ; 0.979      ;
; -2.196 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[4]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.144     ; 0.989      ;
; -2.193 ; servant_spi_master_if:spi_master_if|wb_ack          ; correct~reg0                                            ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.500        ; -0.973     ; 1.657      ;
; -2.172 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]      ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 1.000        ; -2.145     ; 0.964      ;
+--------+-----------------------------------------------------+---------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -1.228 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE       ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.912      ; 2.564      ;
; -1.149 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.912      ; 2.485      ;
; -0.931 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.685      ;
; -0.914 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.767      ; 2.660      ;
; -0.899 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.746      ;
; -0.888 ; wb_mem_dat[10]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.627      ;
; -0.874 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.761      ; 2.616      ;
; -0.812 ; wb_mem_adr[5]                                              ; servant_spi_master_if:spi_master_if|address_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.846      ; 2.570      ;
; -0.794 ; wb_mem_dat[18]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.543      ;
; -0.791 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.764      ; 2.509      ;
; -0.769 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.767      ; 2.515      ;
; -0.769 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.616      ;
; -0.758 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.761      ; 2.500      ;
; -0.723 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.764      ; 2.441      ;
; -0.717 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.765      ; 2.536      ;
; -0.705 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.764      ; 2.423      ;
; -0.659 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.764      ; 2.377      ;
; -0.651 ; servant_spi_master_if:spi_master_if|configed               ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.771      ; 2.376      ;
; -0.621 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|wb_ack          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 0.501      ; 1.190      ;
; -0.538 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.767      ; 2.284      ;
; -0.515 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.269      ;
; -0.500 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.761      ; 2.242      ;
; -0.499 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 1.781      ; 2.346      ;
; 0.053  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.500        ; 2.249      ; 2.354      ;
; 0.294  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 1.000        ; 2.249      ; 2.613      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.593 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.036     ; 1.544      ;
; -0.591 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.827      ; 2.825      ;
; -0.577 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.827      ; 2.811      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.570 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.520      ;
; -0.562 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.512      ;
; -0.562 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.512      ;
; -0.562 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.512      ;
; -0.556 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.556 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.556 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.545 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.036     ; 1.496      ;
; -0.542 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.491      ;
; -0.542 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.491      ;
; -0.542 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.491      ;
; -0.542 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.491      ;
; -0.542 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.491      ;
; -0.536 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.485      ;
; -0.536 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.485      ;
; -0.536 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.485      ;
; -0.536 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.485      ;
; -0.536 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.485      ;
; -0.531 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.480      ;
; -0.510 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; servant_spi_master_if:spi_master_if|byte_offset[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.460      ;
; -0.493 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.830      ; 2.730      ;
; -0.483 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.432      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.479 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.038     ; 1.428      ;
; -0.472 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.827      ; 2.706      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.464 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.414      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.697      ;
; -0.462 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; servant_spi_master_if:spi_master_if|byte_offset[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.037     ; 1.412      ;
; -0.458 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.827      ; 2.692      ;
; -0.431 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.666      ;
; -0.410 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.646      ;
; -0.410 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.646      ;
; -0.410 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.646      ;
; -0.410 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.646      ;
; -0.410 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.646      ;
; -0.410 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.646      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.830      ; 2.570      ;
; -0.318 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.554      ;
; -0.318 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.554      ;
; -0.318 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.554      ;
; -0.314 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.827      ; 2.548      ;
; -0.311 ; servant_spi_master_if:spi_master_if|bit_cnt[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.830      ; 2.548      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.307 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.829      ; 2.543      ;
; -0.298 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.533      ;
; -0.298 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.533      ;
; -0.298 ; servant_spi_master_if:spi_master_if|state.READ_DATA     ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; clock_gen|pll|auto_generated|pll1|clk[0]       ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.828      ; 2.533      ;
+--------+---------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                               ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.121 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 0.307      ;
; 0.031  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.658      ;
; 0.178  ; servant_spi_master_if:spi_master_if|state.IDLE              ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.185  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; wb_mem_dat[18]                                              ; wb_mem_dat[18]                                              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_dat[10]                                              ; wb_mem_dat[10]                                              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_adr[5]                                               ; wb_mem_adr[5]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; done~reg0                                                   ; done~reg0                                                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_sel[0]                                               ; wb_mem_sel[0]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_sel[2]                                               ; wb_mem_sel[2]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_sel[1]                                               ; wb_mem_sel[1]                                               ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_we                                                   ; wb_mem_we                                                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; wb_mem_stb                                                  ; wb_mem_stb                                                  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.01011                                                 ; state.01011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.00100                                                 ; state.00100                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.01010                                                 ; state.01010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.01001                                                 ; state.01001                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.01000                                                 ; state.01000                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.00111                                                 ; state.00111                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.00110                                                 ; state.00110                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.00011                                                 ; state.00011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.00010                                                 ; state.00010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; state.00101                                                 ; state.00101                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.814      ;
; 0.188  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.815      ;
; 0.193  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; servive_clock_gen:clock_gen|b[6]                            ; servive_clock_gen:clock_gen|b[7]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; servive_clock_gen:clock_gen|b[4]                            ; servive_clock_gen:clock_gen|b[5]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; servive_clock_gen:clock_gen|b[3]                            ; servive_clock_gen:clock_gen|b[4]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; servive_clock_gen:clock_gen|b[2]                            ; servive_clock_gen:clock_gen|b[3]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; servive_clock_gen:clock_gen|r[2]                            ; servive_clock_gen:clock_gen|r[3]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; servive_clock_gen:clock_gen|r[0]                            ; servive_clock_gen:clock_gen|r[1]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196  ; servive_clock_gen:clock_gen|r[8]                            ; servive_clock_gen:clock_gen|r[9]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; servive_clock_gen:clock_gen|r[6]                            ; servive_clock_gen:clock_gen|r[7]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.204  ; state.00101                                                 ; state.00010                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.208  ; state.01010                                                 ; state.01011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 0.634      ;
; 0.233  ; servive_clock_gen:clock_gen|b[9]                            ; temp_btn                                                    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.249  ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.700      ;
; 0.253  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.264  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266  ; servive_clock_gen:clock_gen|b[7]                            ; servive_clock_gen:clock_gen|b[8]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266  ; servive_clock_gen:clock_gen|b[5]                            ; servive_clock_gen:clock_gen|b[6]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269  ; servive_clock_gen:clock_gen|b[8]                            ; servive_clock_gen:clock_gen|b[9]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.282  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 0.710      ;
; 0.294  ; servive_clock_gen:clock_gen|r[5]                            ; servive_clock_gen:clock_gen|r[6]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296  ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; servive_clock_gen:clock_gen|r[7]                            ; servive_clock_gen:clock_gen|r[8]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; servive_clock_gen:clock_gen|r[4]                            ; servive_clock_gen:clock_gen|r[5]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; servive_clock_gen:clock_gen|r[3]                            ; servive_clock_gen:clock_gen|r[4]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; servive_clock_gen:clock_gen|r[1]                            ; servive_clock_gen:clock_gen|r[2]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.304  ; state.00011                                                 ; state.00110                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.307  ; state.00010                                                 ; state.00011                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.321  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.323  ; servive_clock_gen:clock_gen|b[0]                            ; servive_clock_gen:clock_gen|b[1]                            ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.323  ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.446      ;
; 0.326  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.644      ;
; 0.329  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.647      ;
; 0.330  ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.648      ;
; 0.337  ; state.00110                                                 ; state.00111                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.342  ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.660      ;
; 0.364  ; state.00111                                                 ; state.01000                                                 ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.369  ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.376  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.694      ;
; 0.378  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.697      ;
; 0.380  ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.382  ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.700      ;
; 0.387  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; -0.500       ; 0.139      ; 0.315      ;
; 0.393  ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.711      ;
; 0.395  ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.713      ;
; 0.405  ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.723      ;
; 0.416  ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.538      ;
; 0.425  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.876      ;
; 0.429  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.880      ;
; 0.430  ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.748      ;
; 0.443  ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.761      ;
; 0.445  ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.573      ;
; 0.445  ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.763      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.019 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 2.061      ; 2.251      ;
; 0.008  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 2.061      ; 2.278      ;
; 0.184  ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; servant_spi_master_if:spi_master_if|rd_data_reg[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.192  ; servant_spi_master_if:spi_master_if|address_reg[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.137      ; 0.433      ;
; 0.207  ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.329      ;
; 0.208  ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.330      ;
; 0.215  ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.337      ;
; 0.260  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.061      ; 2.030      ;
; 0.265  ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.387      ;
; 0.266  ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.388      ;
; 0.267  ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.389      ;
; 0.267  ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.389      ;
; 0.268  ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.390      ;
; 0.269  ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.391      ;
; 0.269  ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.391      ;
; 0.272  ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.394      ;
; 0.280  ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.402      ;
; 0.290  ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.412      ;
; 0.296  ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.418      ;
; 0.298  ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.315  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.061      ; 2.085      ;
; 0.333  ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.455      ;
; 0.350  ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.365  ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.487      ;
; 0.369  ; servant_spi_master_if:spi_master_if|address_reg[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.137      ; 0.610      ;
; 0.375  ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.496      ;
; 0.375  ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.496      ;
; 0.384  ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.505      ;
; 0.386  ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.507      ;
; 0.386  ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.508      ;
; 0.387  ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.508      ;
; 0.401  ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.039      ; 0.524      ;
; 0.429  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.249      ;
; 0.429  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.249      ;
; 0.429  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.249      ;
; 0.429  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.249      ;
; 0.429  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.249      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.437  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.258      ;
; 0.441  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.262      ;
; 0.441  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.262      ;
; 0.441  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.262      ;
; 0.442  ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.564      ;
; 0.445  ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.566      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.269      ;
; 0.448  ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.569      ;
; 0.451  ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.572      ;
; 0.456  ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.039      ; 0.579      ;
; 0.457  ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.579      ;
; 0.459  ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.580      ;
; 0.460  ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.582      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.473  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.294      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.475  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.295      ;
; 0.482  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.302      ;
; 0.487  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.308      ;
; 0.487  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.308      ;
; 0.487  ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.167      ; 2.308      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
; 0.503  ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 2.166      ; 2.323      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND'                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.043 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0.000        ; 2.342      ; 2.490      ;
; 0.284 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|spi_ss          ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.342      ; 2.251      ;
; 0.450 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.105      ; 2.125      ;
; 0.466 ; wb_mem_adr[5]                                              ; servant_spi_master_if:spi_master_if|address_reg[7]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.173      ; 2.209      ;
; 0.467 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.090      ; 2.127      ;
; 0.473 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.085      ; 2.128      ;
; 0.473 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.085      ; 2.128      ;
; 0.476 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.088      ; 2.134      ;
; 0.478 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.090      ; 2.138      ;
; 0.486 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[0]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.089      ; 2.145      ;
; 0.490 ; wb_mem_we                                                  ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.088      ; 2.148      ;
; 0.495 ; wb_mem_sel[2]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.105      ; 2.170      ;
; 0.499 ; servant_spi_master_if:spi_master_if|configed               ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.095      ; 2.164      ;
; 0.505 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.105      ; 2.180      ;
; 0.515 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.257      ; 2.342      ;
; 0.517 ; wb_mem_dat[18]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[21] ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.106      ; 2.193      ;
; 0.526 ; wb_mem_sel[0]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.088      ; 2.184      ;
; 0.530 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|cmd_reg[1]      ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.088      ; 2.188      ;
; 0.553 ; wb_mem_dat[10]                                             ; servant_spi_master_if:spi_master_if|wr_data_reg[6]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.106      ; 2.229      ;
; 0.573 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE       ; servant_spi_master_if:spi_master_if|int_ack         ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.257      ; 2.400      ;
; 0.575 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[0]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.085      ; 2.230      ;
; 0.593 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[0]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.105      ; 2.268      ;
; 0.600 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|last_byte[1]    ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.090      ; 2.260      ;
; 0.601 ; wb_mem_sel[1]                                              ; servant_spi_master_if:spi_master_if|address_reg[1]  ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 2.105      ; 2.276      ;
; 0.624 ; servant_spi_master_if:spi_master_if|state.FINISH           ; servant_spi_master_if:spi_master_if|wb_ack          ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -0.500       ; 0.789      ; 0.983      ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 310.822 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 312.500      ; 0.004      ; 1.669      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.532 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.437      ;
; 623.645 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.324      ;
; 623.645 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.324      ;
; 623.645 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.018     ; 1.324      ;
; 623.836 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.173      ; 1.324      ;
; 623.836 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.173      ; 1.324      ;
; 623.836 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.173      ; 1.324      ;
; 623.836 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.173      ; 1.324      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.839 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; 0.172      ; 1.320      ;
; 623.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.021     ; 1.019      ;
; 623.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.021     ; 1.019      ;
; 623.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.021     ; 1.019      ;
; 623.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 625.000      ; -0.021     ; 1.019      ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_gen|pll|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.767   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.903      ;
; 0.767   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.903      ;
; 0.767   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.903      ;
; 0.767   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.903      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.158      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.158      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.158      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.158      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 0.820   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.156      ;
; 1.019   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.158      ;
; 1.019   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.158      ;
; 1.019   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.158      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.107   ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 313.760 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; -312.500     ; 0.078      ; 1.442      ;
+---------+----------------------------------+-------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 10 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6243.531 ns




+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                            ; -5.726   ; -0.273 ; 309.664  ; 0.767   ; -1.000              ;
;  clock_gen|pll|auto_generated|pll1|clk[0]                   ; -5.726   ; -0.273 ; 309.664  ; 0.767   ; 312.242             ;
;  i_clk                                                      ; N/A      ; N/A    ; N/A      ; N/A     ; 9.587               ;
;  servant_spi_master_if:spi_master_if|serial_clk             ; -1.789   ; -0.019 ; N/A      ; N/A     ; -1.000              ;
;  servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -2.641   ; -0.049 ; N/A      ; N/A     ; 0.314               ;
; Design-wide TNS                                             ; -303.796 ; -0.293 ; 0.0      ; 0.0     ; -41.0               ;
;  clock_gen|pll|auto_generated|pll1|clk[0]                   ; -218.947 ; -0.274 ; 0.000    ; 0.000   ; 0.000               ;
;  i_clk                                                      ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  servant_spi_master_if:spi_master_if|serial_clk             ; -64.134  ; -0.019 ; N/A      ; N/A     ; -41.000             ;
;  servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; -20.715  ; -0.049 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; spi_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wb_clk_l      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso_l    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck_l     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss_l      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi_l    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; correct       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; btn_test      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_btn_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; wb_clk_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_miso_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck_l     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_ss_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_mosi_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; btn_test      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; wb_clk_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; spi_sck_l     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; btn_test      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wb_clk_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_sck_l     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; btn_test      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 1015     ; 0        ; 105      ; 23       ;
; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 1        ; 50       ; 9        ; 20       ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 5        ; 93       ; 3        ; 18       ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk             ; 0        ; 0        ; 145      ; 0        ;
; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk             ; 0        ; 0        ; 0        ; 103      ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk             ; 0        ; 0        ; 4        ; 6        ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0        ; 0        ; 23       ; 0        ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 1015     ; 0        ; 105      ; 23       ;
; servant_spi_master_if:spi_master_if|serial_clk             ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 1        ; 50       ; 9        ; 20       ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; 5        ; 93       ; 3        ; 18       ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|serial_clk             ; 0        ; 0        ; 145      ; 0        ;
; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk             ; 0        ; 0        ; 0        ; 103      ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|serial_clk             ; 0        ; 0        ; 4        ; 6        ;
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0        ; 0        ; 23       ; 0        ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                              ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 30       ; 0        ; 1        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                               ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clock_gen|pll|auto_generated|pll1|clk[0] ; clock_gen|pll|auto_generated|pll1|clk[0] ; 30       ; 0        ; 1        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; Target                                                     ; Clock                                                      ; Type      ; Status      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; clock_gen|pll|auto_generated|pll1|clk[0]                   ; clock_gen|pll|auto_generated|pll1|clk[0]                   ; Generated ; Constrained ;
; i_clk                                                      ; i_clk                                                      ; Base      ; Constrained ;
; servant_spi_master_if:spi_master_if|serial_clk             ; servant_spi_master_if:spi_master_if|serial_clk             ; Base      ; Constrained ;
; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; Base      ; Constrained ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_btn_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; btn_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck_l   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wb_clk_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_btn_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; btn_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck_l   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wb_clk_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 19 17:15:08 2025
Info: Command: quartus_sta spi_mem -c spi_mem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spi_mem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {clock_gen|pll|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name {clock_gen|pll|auto_generated|pll1|clk[0]} {clock_gen|pll|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND
    Info (332105): create_clock -period 1.000 -name servant_spi_master_if:spi_master_if|serial_clk servant_spi_master_if:spi_master_if|serial_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.726            -218.947 clock_gen|pll|auto_generated|pll1|clk[0] 
    Info (332119):    -2.641             -20.715 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):    -1.789             -64.134 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case hold slack is -0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.216              -0.216 clock_gen|pll|auto_generated|pll1|clk[0] 
    Info (332119):    -0.049              -0.049 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):     0.010               0.000 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case recovery slack is 309.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   309.664               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.399               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -41.000 servant_spi_master_if:spi_master_if|serial_clk 
    Info (332119):     0.412               0.000 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):     9.835               0.000 i_clk 
    Info (332119):   312.245               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 10 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6238.402 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.003            -187.870 clock_gen|pll|auto_generated|pll1|clk[0] 
    Info (332119):    -2.479             -19.372 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):    -1.552             -55.979 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case hold slack is -0.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.273              -0.274 clock_gen|pll|auto_generated|pll1|clk[0] 
    Info (332119):    -0.019              -0.019 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):     0.039               0.000 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case recovery slack is 309.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   309.925               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.280               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -41.000 servant_spi_master_if:spi_master_if|serial_clk 
    Info (332119):     0.446               0.000 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):     9.818               0.000 i_clk 
    Info (332119):   312.242               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 10 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6239.595 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.233            -119.291 clock_gen|pll|auto_generated|pll1|clk[0] 
    Info (332119):    -1.228              -9.469 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):    -0.593             -20.920 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case hold slack is -0.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.121              -0.121 clock_gen|pll|auto_generated|pll1|clk[0] 
    Info (332119):    -0.019              -0.019 servant_spi_master_if:spi_master_if|serial_clk 
    Info (332119):     0.043               0.000 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
Info (332146): Worst-case recovery slack is 310.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   310.822               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.767               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -41.000 servant_spi_master_if:spi_master_if|serial_clk 
    Info (332119):     0.314               0.000 servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND 
    Info (332119):     9.587               0.000 i_clk 
    Info (332119):   312.273               0.000 clock_gen|pll|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 10 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6243.531 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4790 megabytes
    Info: Processing ended: Sat Apr 19 17:15:10 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


