
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-208-generic) on Fri Apr 04 07:31:19 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project video_2dfilter 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp' to the project
INFO: [HLS 200-1510] Running: set_top video_2dfilter 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41355
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'filter(rgb_pixel (*) [3])' into 'video_2dfilter(rgb_pixel (*) [20], rgb_pixel (*) [20])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:24:0)
INFO: [HLS 214-241] Aggregating bram variable 'pixel_out' with compact=bit mode in 24-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:24:0)
INFO: [HLS 214-241] Aggregating bram variable 'pixel_in' with compact=bit mode in 24-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.62 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'col_loop' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:27) in function 'video_2dfilter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col_loop' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:27) in function 'video_2dfilter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:28) in function 'video_2dfilter' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:29) in function 'video_2dfilter' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'i_loop' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:7) in function 'video_2dfilter' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'j_loop' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:5) in function 'video_2dfilter' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'window.R' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.G' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.R.0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.R.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.R.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.G.0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.G.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.G.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.B.0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.B.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.B.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:25) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:27:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:27:19) in function 'video_2dfilter'... converting 19 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'video_2dfilter' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:9:19)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.222 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:26:24) in function 'video_2dfilter'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'video_2dfilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'video_2dfilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'video_2dfilter' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('pixel_in_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:37) on array 'pixel_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pixel_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'video_2dfilter' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('pixel_in_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:37) on array 'pixel_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pixel_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'video_2dfilter' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('pixel_in_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:37) on array 'pixel_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pixel_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'video_2dfilter' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('pixel_in_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/video_2dfilter/video_2dfilter.cpp:37) on array 'pixel_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pixel_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'video_2dfilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'video_2dfilter/pixel_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'video_2dfilter/pixel_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'video_2dfilter' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'video_2dfilter' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'video_2dfilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.233 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for video_2dfilter.
INFO: [VLOG 209-307] Generating Verilog RTL for video_2dfilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.36 seconds. CPU system time: 0.88 seconds. Elapsed time: 5.48 seconds; current allocated memory: 37.465 MB.
INFO: [HLS 200-112] Total CPU user time: 6.74 seconds. Total CPU system time: 1.38 seconds. Total elapsed time: 18.65 seconds; peak allocated memory: 1.233 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr  4 07:31:37 2025...
