

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu May 17 18:21:38 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2177|  2177|  2177|  2177|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2176|  2176|        34|          -|          -|    64|    no    |
        | + Loop 1.1  |    32|    32|         2|          -|          -|    16|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    108|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    132|
|Register         |        -|      -|     72|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     72|    240|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_145_p2           |     +    |      0|  0|  15|           7|           1|
    |j_fu_248_p2           |     +    |      0|  0|  15|           3|           7|
    |p_rec_i_fu_169_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_s_fu_184_p2       |     +    |      0|  0|  19|          14|          14|
    |ap_block_state3       |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_163_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_i_fu_139_p2  |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |tmp_4_i_fu_198_p2     |    or    |      0|  0|   6|           6|           1|
    |tmp_7_i_fu_254_p2     |    or    |      0|  0|   6|           6|           2|
    |tmp_i_fu_272_p2       |    or    |      0|  0|   6|           6|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 108|          61|          44|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  27|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |i_i_reg_105        |   9|          2|    7|         14|
    |image_V_address0   |  15|          3|   12|         36|
    |image_V_address1   |  15|          3|   12|         36|
    |image_V_d0         |  15|          3|    8|         24|
    |image_V_d1         |  15|          3|    8|         24|
    |in_r_blk_n         |   9|          2|    1|          2|
    |j_i_reg_128        |   9|          2|    7|         14|
    |p_1_rec_i_reg_117  |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 132|         27|   62|        167|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  4|   0|    4|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |i_i_reg_105           |  7|   0|    7|          0|
    |i_reg_293             |  7|   0|    7|          0|
    |j_i_reg_128           |  7|   0|    7|          0|
    |j_reg_327             |  7|   0|    7|          0|
    |p_1_rec_i_reg_117     |  5|   0|    5|          0|
    |p_2_i_reg_317         |  8|   0|    8|          0|
    |p_3_i_reg_322         |  8|   0|    8|          0|
    |p_rec_i_reg_306       |  5|   0|    5|          0|
    |tmp_117_cast_reg_298  |  7|   0|   14|          7|
    |tmp_126_reg_311       |  6|   0|    6|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 72|   0|   79|          7|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_done           | out |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|in_r_dout         |  in |   32|   ap_fifo  |     in_r     |    pointer   |
|in_r_empty_n      |  in |    1|   ap_fifo  |     in_r     |    pointer   |
|in_r_read         | out |    1|   ap_fifo  |     in_r     |    pointer   |
|image_V_address0  | out |   12|  ap_memory |    image_V   |     array    |
|image_V_ce0       | out |    1|  ap_memory |    image_V   |     array    |
|image_V_we0       | out |    1|  ap_memory |    image_V   |     array    |
|image_V_d0        | out |    8|  ap_memory |    image_V   |     array    |
|image_V_address1  | out |   12|  ap_memory |    image_V   |     array    |
|image_V_ce1       | out |    1|  ap_memory |    image_V   |     array    |
|image_V_we1       | out |    1|  ap_memory |    image_V   |     array    |
|image_V_d1        | out |    8|  ap_memory |    image_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

