#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f8e123da60 .scope module, "BDSR4bit_tb" "BDSR4bit_tb" 2 8;
 .timescale 0 0;
v000001f8e10d7e90_0 .net "Aplus", 0 0, v000001f8e10d7850_0;  1 drivers
v000001f8e10d7f30_0 .net "Bplus", 0 0, v000001f8e10d7990_0;  1 drivers
v000001f8e10d7fd0_0 .net "Cplus", 0 0, v000001f8e10d7ad0_0;  1 drivers
v000001f8e10d8070_0 .var "Data", 0 0;
v000001f8e1083a10_0 .net "Dplus", 0 0, v000001f8e10d7cb0_0;  1 drivers
v000001f8e1084230_0 .var "X", 0 0;
v000001f8e10838d0_0 .var "clock", 0 0;
v000001f8e1084370_0 .var/i "i", 31 0;
S_000001f8e123dbf0 .scope module, "uut" "BDSR4bit" 2 13, 3 7 0, S_000001f8e123da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "Data";
    .port_info 3 /OUTPUT 1 "Aplus";
    .port_info 4 /OUTPUT 1 "Bplus";
    .port_info 5 /OUTPUT 1 "Cplus";
    .port_info 6 /OUTPUT 1 "Dplus";
v000001f8e1052be0_0 .var "A", 0 0;
v000001f8e10d7850_0 .var "Aplus", 0 0;
v000001f8e10d78f0_0 .var "B", 0 0;
v000001f8e10d7990_0 .var "Bplus", 0 0;
v000001f8e10d7a30_0 .var "C", 0 0;
v000001f8e10d7ad0_0 .var "Cplus", 0 0;
v000001f8e10d7b70_0 .var "D", 0 0;
v000001f8e10d7c10_0 .net "Data", 0 0, v000001f8e10d8070_0;  1 drivers
v000001f8e10d7cb0_0 .var "Dplus", 0 0;
v000001f8e10d7d50_0 .net "X", 0 0, v000001f8e1084230_0;  1 drivers
v000001f8e10d7df0_0 .net "clock", 0 0, v000001f8e10838d0_0;  1 drivers
E_000001f8e108aad0 .event negedge, v000001f8e10d7df0_0;
E_000001f8e108a610 .event posedge, v000001f8e10d7df0_0;
    .scope S_000001f8e123dbf0;
T_0 ;
    %wait E_000001f8e108a610;
    %load/vec4 v000001f8e10d7d50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v000001f8e10d7c10_0;
    %store/vec4 v000001f8e10d7850_0, 0, 1;
    %load/vec4 v000001f8e1052be0_0;
    %store/vec4 v000001f8e10d7990_0, 0, 1;
    %load/vec4 v000001f8e10d78f0_0;
    %store/vec4 v000001f8e10d7ad0_0, 0, 1;
    %load/vec4 v000001f8e10d7a30_0;
    %store/vec4 v000001f8e10d7cb0_0, 0, 1;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v000001f8e10d78f0_0;
    %store/vec4 v000001f8e10d7850_0, 0, 1;
    %load/vec4 v000001f8e10d7a30_0;
    %store/vec4 v000001f8e10d7990_0, 0, 1;
    %load/vec4 v000001f8e10d7b70_0;
    %store/vec4 v000001f8e10d7ad0_0, 0, 1;
    %load/vec4 v000001f8e10d7c10_0;
    %store/vec4 v000001f8e10d7cb0_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f8e123dbf0;
T_1 ;
    %wait E_000001f8e108aad0;
    %load/vec4 v000001f8e10d7850_0;
    %store/vec4 v000001f8e1052be0_0, 0, 1;
    %load/vec4 v000001f8e10d7990_0;
    %store/vec4 v000001f8e10d78f0_0, 0, 1;
    %load/vec4 v000001f8e10d7ad0_0;
    %store/vec4 v000001f8e10d7a30_0, 0, 1;
    %load/vec4 v000001f8e10d7cb0_0;
    %store/vec4 v000001f8e10d7b70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f8e123da60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8e1084230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8e10d8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8e10838d0_0, 0, 1;
    %vpi_call 2 19 "$monitor", "Input X = %b, clock = %b, Data = %b, Register = %b%b%b%b\012", v000001f8e1084230_0, v000001f8e10838d0_0, v000001f8e10d8070_0, v000001f8e10d7e90_0, v000001f8e10d7f30_0, v000001f8e10d7fd0_0, v000001f8e1083a10_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8e1084370_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f8e1084370_0;
    %cmpi/s 20, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %vpi_func 2 24 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v000001f8e1084230_0, 0, 1;
    %vpi_func 2 25 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v000001f8e10d8070_0, 0, 1;
    %load/vec4 v000001f8e10838d0_0;
    %inv;
    %store/vec4 v000001f8e10838d0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f8e1084370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f8e1084370_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "BDSR4bit_tb.v";
    "./BDSR4bit.v";
