module top
#(parameter param147 = ({(~&{((7'h43) ~^ (7'h40)), ((8'hb9) ? (8'hbb) : (8'ha1))})} ? (^~({((8'h9f) ? (8'hb7) : (8'ha7))} ? (~|(8'hae)) : (&((8'h9c) <<< (7'h43))))) : ((+(!{(8'hb1), (8'haf)})) >= (({(8'ha4)} >>> {(8'hb4)}) >> (((7'h42) ? (8'ha2) : (8'hb7)) <<< ((8'ha6) && (7'h41)))))), 
parameter param148 = {((((param147 ? param147 : (8'haa)) ? param147 : param147) ? param147 : (param147 >>> {param147})) ? ((param147 * {(8'had), (8'hbc)}) && ((param147 ^~ param147) ? param147 : (!(8'hb6)))) : ({(&param147), (param147 ? param147 : param147)} ? ((^~param147) || ((7'h40) >> (8'haf))) : (((8'hac) ? param147 : param147) && (param147 == param147))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h287):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire3;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire [(5'h11):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire146;
  wire signed [(4'hb):(1'h0)] wire143;
  wire signed [(4'hf):(1'h0)] wire142;
  wire signed [(4'ha):(1'h0)] wire141;
  wire signed [(4'hf):(1'h0)] wire140;
  wire signed [(3'h4):(1'h0)] wire139;
  wire signed [(4'hc):(1'h0)] wire138;
  wire [(4'hc):(1'h0)] wire137;
  wire [(3'h4):(1'h0)] wire136;
  wire [(4'h9):(1'h0)] wire133;
  wire [(5'h11):(1'h0)] wire132;
  wire signed [(2'h3):(1'h0)] wire87;
  wire [(3'h7):(1'h0)] wire86;
  wire [(2'h3):(1'h0)] wire85;
  wire signed [(3'h7):(1'h0)] wire84;
  wire [(4'he):(1'h0)] wire82;
  wire signed [(4'hb):(1'h0)] wire4;
  reg [(4'h9):(1'h0)] reg145 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg144 = (1'h0);
  reg [(2'h3):(1'h0)] reg135 = (1'h0);
  reg [(5'h14):(1'h0)] reg134 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg131 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg130 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg129 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg128 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg127 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg126 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg125 = (1'h0);
  reg [(2'h3):(1'h0)] reg124 = (1'h0);
  reg signed [(4'he):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg122 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg121 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg120 = (1'h0);
  reg [(4'he):(1'h0)] reg119 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg118 = (1'h0);
  reg [(2'h3):(1'h0)] reg117 = (1'h0);
  reg [(4'hd):(1'h0)] reg116 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg115 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg114 = (1'h0);
  reg [(4'hc):(1'h0)] reg113 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg112 = (1'h0);
  reg [(3'h6):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg110 = (1'h0);
  reg [(3'h6):(1'h0)] reg109 = (1'h0);
  reg [(5'h11):(1'h0)] reg108 = (1'h0);
  reg [(2'h3):(1'h0)] reg107 = (1'h0);
  reg [(2'h3):(1'h0)] reg106 = (1'h0);
  reg [(5'h14):(1'h0)] reg105 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg104 = (1'h0);
  reg [(4'he):(1'h0)] reg103 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg102 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg101 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg100 = (1'h0);
  reg [(2'h3):(1'h0)] reg99 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg98 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg97 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg96 = (1'h0);
  reg [(4'hf):(1'h0)] reg95 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg94 = (1'h0);
  reg [(4'hb):(1'h0)] reg93 = (1'h0);
  reg [(4'hf):(1'h0)] reg92 = (1'h0);
  reg signed [(4'he):(1'h0)] reg91 = (1'h0);
  reg [(4'he):(1'h0)] reg90 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg89 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg88 = (1'h0);
  assign y = {wire146,
                 wire143,
                 wire142,
                 wire141,
                 wire140,
                 wire139,
                 wire138,
                 wire137,
                 wire136,
                 wire133,
                 wire132,
                 wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire82,
                 wire4,
                 reg145,
                 reg144,
                 reg135,
                 reg134,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 (1'h0)};
  assign wire4 = {(($signed($signed(wire0)) ^ wire2) == $unsigned(wire0[(2'h3):(2'h3)]))};
  module5 #() modinst83 (.wire7(wire2), .wire9(wire1), .wire6(wire4), .wire8(wire0), .clk(clk), .y(wire82));
  assign wire84 = wire4;
  assign wire85 = ((8'ha3) ?
                      ((!({wire1, (8'ha4)} ?
                              wire2[(3'h5):(3'h5)] : $signed(wire2))) ?
                          $signed(($unsigned(wire84) ?
                              $signed(wire2) : $unsigned((8'ha8)))) : $unsigned(wire2)) : wire2);
  assign wire86 = ({$signed(wire1),
                          ($unsigned(wire2) ?
                              {wire85[(1'h1):(1'h1)],
                                  $signed(wire85)} : wire0)} ?
                      $unsigned({($unsigned((8'ha1)) ?
                              wire84 : {wire84})}) : wire84[(3'h6):(3'h6)]);
  assign wire87 = wire0[(4'hf):(3'h4)];
  always
    @(posedge clk) begin
      if ($unsigned((~^$signed(((wire0 | wire2) ?
          wire2[(1'h0):(1'h0)] : (wire86 ? wire0 : wire85))))))
        begin
          reg88 <= {wire0[(4'hc):(1'h1)],
              ((~^$unsigned(wire82)) ?
                  $unsigned($unsigned(wire84)) : ($signed(wire3) ?
                      $unsigned($unsigned(wire2)) : (+$signed(wire1))))};
          reg89 <= $signed((!$unsigned((8'hb6))));
        end
      else
        begin
          reg88 <= (^~$unsigned(reg89[(3'h4):(3'h4)]));
          reg89 <= $signed($signed((~((~&wire4) << (|wire87)))));
          if (wire1[(3'h4):(2'h3)])
            begin
              reg90 <= (wire87 > $unsigned(wire2));
              reg91 <= $unsigned($unsigned(reg90[(1'h0):(1'h0)]));
              reg92 <= $signed(wire1);
            end
          else
            begin
              reg90 <= reg92;
              reg91 <= {{wire1}};
              reg92 <= (wire85[(1'h1):(1'h1)] ?
                  reg92[(4'hc):(3'h5)] : $signed({((wire0 <= (8'hb9)) - wire87),
                      (-wire2[(1'h1):(1'h1)])}));
              reg93 <= (reg88 == {(|(|(wire87 ? wire82 : reg90))),
                  $unsigned($signed(wire0[(4'hd):(3'h6)]))});
            end
          if (reg89)
            begin
              reg94 <= (((&(wire3 ?
                          wire4[(4'hb):(1'h0)] : (wire1 ? reg93 : wire4))) ?
                      wire1 : $unsigned($signed($signed(wire2)))) ?
                  $unsigned(reg93[(4'h8):(3'h7)]) : (reg91[(4'hd):(3'h4)] ?
                      $unsigned(reg90) : $unsigned(((wire82 && wire0) ?
                          {wire3} : $signed(wire86)))));
              reg95 <= $signed({($signed(((8'hba) ? wire85 : (8'hac))) ?
                      ($unsigned(wire4) || $unsigned(wire3)) : {reg92,
                          (wire0 & (8'hb3))}),
                  ((|wire87) < $unsigned((|wire84)))});
              reg96 <= ($signed(reg88) ?
                  $unsigned(wire4) : $unsigned({$signed($unsigned(reg94))}));
              reg97 <= {$unsigned((8'hb8))};
              reg98 <= {reg92,
                  ((-$unsigned(reg92[(3'h7):(2'h2)])) ?
                      wire0[(4'he):(1'h1)] : reg88)};
            end
          else
            begin
              reg94 <= wire3;
            end
        end
      if (($unsigned($signed((wire85 ? (&wire85) : $unsigned(wire86)))) ?
          reg95 : $signed((~|(-wire0)))))
        begin
          if (((~|(reg93[(3'h6):(3'h6)] ?
              reg98 : $unsigned((reg98 ? wire85 : reg94)))) | wire82))
            begin
              reg99 <= (^$signed((+reg93)));
              reg100 <= (8'hbd);
              reg101 <= $signed(((reg100[(4'hb):(3'h7)] ?
                      $unsigned(reg88[(2'h3):(2'h3)]) : (&$unsigned(reg97))) ?
                  ((reg95 + $signed(reg89)) ?
                      $unsigned((reg95 >>> reg100)) : $signed(wire1)) : wire85));
              reg102 <= ($unsigned(wire84) ? (8'ha8) : wire1);
            end
          else
            begin
              reg99 <= wire1[(5'h11):(2'h3)];
              reg100 <= $signed(reg92);
              reg101 <= wire4[(3'h5):(1'h0)];
              reg102 <= ((|$signed($unsigned($signed(wire87)))) << $signed($signed({wire85,
                  $unsigned(reg97)})));
              reg103 <= ($signed((|$signed({reg89}))) ?
                  wire4[(2'h2):(1'h0)] : reg98[(1'h0):(1'h0)]);
            end
          reg104 <= wire2;
          reg105 <= reg88[(4'hb):(4'ha)];
          reg106 <= wire85;
          reg107 <= (^~{$unsigned({$unsigned(reg99)}), (8'hbc)});
        end
      else
        begin
          if ((((reg101[(2'h2):(1'h1)] ?
                  $unsigned((wire86 ?
                      wire2 : reg89)) : ({wire87} >= (wire2 | (8'ha2)))) ?
              $signed(wire2[(4'h8):(2'h3)]) : $signed(reg102[(4'h8):(2'h2)])) ~^ $signed($signed(reg95[(2'h2):(2'h2)]))))
            begin
              reg99 <= {reg88[(4'h9):(3'h4)]};
            end
          else
            begin
              reg99 <= $signed(reg95);
              reg100 <= (~&((reg98 > (reg106[(1'h1):(1'h1)] < reg102)) >>> $signed(wire2[(4'hf):(4'he)])));
              reg101 <= ($signed(reg96[(2'h2):(1'h1)]) ?
                  wire87[(2'h2):(1'h0)] : (((wire85 ?
                          (reg99 ? reg98 : wire2) : (^~reg92)) >= reg92) ?
                      $unsigned($signed((wire3 | reg91))) : $signed($unsigned(reg95[(4'ha):(2'h2)]))));
            end
          if (reg96)
            begin
              reg102 <= $signed($signed({($unsigned(reg91) ?
                      ((8'hb9) < wire3) : $unsigned(reg88))}));
              reg103 <= $unsigned(($unsigned(wire1[(4'hb):(2'h2)]) || (^reg91[(2'h2):(2'h2)])));
              reg104 <= reg101[(1'h0):(1'h0)];
              reg105 <= ($unsigned({$signed($signed(wire82)),
                  reg89}) << $signed($unsigned(reg102[(4'h9):(4'h8)])));
              reg106 <= $unsigned((!reg88[(1'h0):(1'h0)]));
            end
          else
            begin
              reg102 <= (|reg101[(1'h1):(1'h0)]);
              reg103 <= (wire3[(3'h7):(3'h6)] && ((wire86[(1'h0):(1'h0)] ?
                  ((reg105 ? (8'haf) : reg105) ?
                      wire86 : $unsigned(reg103)) : ($unsigned(reg105) ?
                      wire2[(4'h9):(4'h8)] : {reg95})) >> ((+(reg92 <<< reg106)) ?
                  $unsigned(reg97) : ((reg95 ?
                      reg102 : reg96) >>> $signed(wire86)))));
              reg104 <= reg92[(4'ha):(3'h7)];
            end
          if (($unsigned($signed((~|(wire2 && reg104)))) + {wire1[(3'h4):(3'h4)]}))
            begin
              reg107 <= (wire4[(4'ha):(3'h7)] ?
                  $unsigned((reg92 ?
                      {$unsigned(reg89),
                          wire3} : reg88[(1'h0):(1'h0)])) : $signed($unsigned({reg99})));
            end
          else
            begin
              reg107 <= reg104[(1'h0):(1'h0)];
              reg108 <= $signed((~^($unsigned((wire2 >> (8'ha5))) > ((~(8'hb3)) ?
                  reg103 : ((8'ha7) - reg91)))));
            end
          reg109 <= (+$signed((&reg92)));
        end
      reg110 <= reg97[(3'h6):(1'h1)];
      if ($signed((^(~^wire3))))
        begin
          if ($signed($signed(({$signed(reg100), (+wire82)} ?
              reg101[(1'h0):(1'h0)] : {{wire82, reg91}}))))
            begin
              reg111 <= ((&$unsigned(reg110)) ? (7'h42) : $signed(reg88));
              reg112 <= (|(^~$unsigned((!(reg96 >>> reg93)))));
              reg113 <= $unsigned((($unsigned((~reg105)) ?
                      wire0 : {$signed(reg100)}) ?
                  (((reg98 & wire85) << wire82) + wire3[(5'h11):(4'hc)]) : (~&$signed(wire3[(4'hb):(4'hb)]))));
              reg114 <= reg101;
              reg115 <= $unsigned((reg90[(1'h1):(1'h0)] ?
                  $signed((|(reg109 ~^ reg94))) : $signed(reg105)));
            end
          else
            begin
              reg111 <= reg112[(4'hf):(4'hf)];
              reg112 <= $unsigned({{reg101[(1'h0):(1'h0)],
                      {reg88[(4'hb):(2'h3)], reg113}},
                  (reg94[(4'he):(4'hb)] + $unsigned(((8'h9c) ?
                      reg89 : (8'ha5))))});
              reg113 <= ($unsigned(((&(8'haf)) >= (^~reg90))) ~^ (((reg92 ?
                  {reg97} : {reg90,
                      wire4}) != reg94[(3'h4):(1'h0)]) ^~ (((^~reg113) << (8'h9c)) || $unsigned((reg107 ?
                  reg90 : wire1)))));
              reg114 <= $unsigned(($unsigned(wire1[(1'h1):(1'h1)]) ?
                  $unsigned($unsigned($signed(reg93))) : ($unsigned(reg111) * $signed((reg106 ?
                      wire86 : wire0)))));
            end
          if ((reg112 & $signed(((reg98[(3'h6):(1'h1)] ?
              reg92[(3'h4):(3'h4)] : (|reg97)) <<< (((8'ha1) != wire84) ~^ reg110)))))
            begin
              reg116 <= reg90[(4'hd):(4'hd)];
              reg117 <= $unsigned($signed((!$signed((wire4 ?
                  (8'ha2) : reg102)))));
              reg118 <= $unsigned($unsigned(((reg102 >> reg112[(5'h11):(4'he)]) * (~|$unsigned(reg100)))));
              reg119 <= wire2;
              reg120 <= (reg113[(4'ha):(3'h6)] ?
                  ({$signed((+reg102))} <= $signed((8'hbe))) : reg106);
            end
          else
            begin
              reg116 <= (!$unsigned((($unsigned((8'hb6)) << (reg97 > reg114)) >>> (|((8'hbb) ?
                  (7'h44) : reg109)))));
              reg117 <= $signed(reg117[(2'h2):(1'h1)]);
              reg118 <= reg102[(3'h4):(3'h4)];
              reg119 <= (($unsigned(((wire2 ? (8'ha7) : wire82) ?
                      $signed(reg117) : (reg102 ? reg115 : reg110))) ?
                  $unsigned(wire3[(4'hd):(1'h1)]) : reg103[(3'h5):(3'h5)]) - reg109);
            end
          if ((^~(wire4[(1'h0):(1'h0)] ?
              (reg116 ?
                  reg94[(4'h9):(4'h8)] : $unsigned((~reg100))) : $unsigned($signed(wire4)))))
            begin
              reg121 <= reg112[(5'h10):(4'h8)];
              reg122 <= ((({reg117[(1'h0):(1'h0)]} ?
                  $signed(wire82[(4'ha):(3'h6)]) : reg94) <<< $unsigned(wire82[(4'h9):(2'h3)])) == $unsigned((^(~|$signed(reg110)))));
              reg123 <= reg115;
              reg124 <= $unsigned($signed(({$unsigned(reg113)} | reg92[(4'hc):(4'hb)])));
            end
          else
            begin
              reg121 <= $signed($unsigned(reg106[(1'h1):(1'h0)]));
              reg122 <= {((reg124[(2'h3):(2'h2)] ~^ (~^reg104)) ^~ $signed($signed((reg89 ~^ reg112)))),
                  $signed($signed($unsigned((^wire4))))};
              reg123 <= $signed($signed({($signed(reg95) ?
                      wire4[(4'hb):(4'h9)] : reg96[(2'h3):(2'h2)])}));
              reg124 <= reg117[(1'h0):(1'h0)];
            end
        end
      else
        begin
          reg111 <= wire87;
          if (reg107[(1'h0):(1'h0)])
            begin
              reg112 <= (reg108 ?
                  (reg102 ?
                      $unsigned(reg90) : ({reg122} ?
                          {{reg108, wire86},
                              $unsigned(reg123)} : $unsigned((reg109 - wire84)))) : reg105);
            end
          else
            begin
              reg112 <= reg107;
              reg113 <= (|((($unsigned(reg113) ?
                  $signed(reg124) : $signed(reg119)) ~^ $signed((!reg123))) ^ $signed($signed(((8'hbc) ?
                  wire86 : reg101)))));
              reg114 <= (reg110 ?
                  (((reg114 ? wire4[(4'hb):(2'h3)] : (~^reg113)) ?
                      wire84[(2'h3):(2'h3)] : ((^reg114) >= reg105[(2'h2):(1'h1)])) - $signed((reg106[(1'h0):(1'h0)] ?
                      $signed(reg92) : reg108[(4'he):(2'h2)]))) : wire0[(4'he):(2'h2)]);
              reg115 <= reg116;
            end
        end
      if (((-$unsigned(reg109)) ? reg113[(1'h1):(1'h0)] : reg113))
        begin
          reg125 <= (^~($signed($signed($unsigned(wire1))) & (((reg117 + reg107) <= {reg109,
                  reg99}) ?
              reg99 : (&$signed(reg109)))));
          reg126 <= reg90[(4'he):(3'h7)];
          reg127 <= (reg111[(3'h6):(3'h6)] <<< {reg113[(1'h1):(1'h1)]});
        end
      else
        begin
          reg125 <= reg113[(3'h6):(2'h3)];
          reg126 <= (reg104[(2'h2):(1'h0)] ?
              $unsigned(reg109) : $signed((~$signed(reg119[(1'h1):(1'h0)]))));
          if ((~|$unsigned($signed($unsigned({reg114})))))
            begin
              reg127 <= ($signed((reg97[(2'h3):(2'h2)] < {(-reg111)})) >>> reg109[(2'h2):(1'h0)]);
              reg128 <= reg113;
              reg129 <= (reg116[(3'h7):(3'h5)] ?
                  (((^{reg104}) ?
                      wire2[(2'h2):(1'h1)] : (~reg95[(1'h1):(1'h1)])) + reg118) : reg124[(1'h0):(1'h0)]);
              reg130 <= $unsigned($unsigned(reg93));
            end
          else
            begin
              reg127 <= $unsigned((~$signed(($unsigned(reg101) ?
                  (wire87 ? reg97 : reg128) : $unsigned(reg125)))));
            end
          if (($unsigned(reg113[(1'h1):(1'h1)]) ?
              (reg101 ?
                  (((^reg113) ~^ {reg123}) || {(wire82 ? reg123 : (8'h9d)),
                      (^(8'ha3))}) : (({reg89,
                      reg101} | reg98[(2'h3):(1'h1)]) * reg94)) : wire84))
            begin
              reg131 <= $unsigned(reg97);
            end
          else
            begin
              reg131 <= $signed(reg124);
            end
        end
    end
  assign wire132 = $signed(reg94[(1'h1):(1'h1)]);
  assign wire133 = (reg112[(3'h6):(3'h5)] + ({reg113, reg94} ?
                       wire4[(3'h6):(2'h2)] : (reg93 <<< wire132)));
  always
    @(posedge clk) begin
      reg134 <= (reg106[(2'h2):(1'h0)] ^ {reg125[(3'h5):(2'h3)], (~|(8'hb4))});
      reg135 <= $unsigned(((-(~reg102)) ?
          ((8'hb5) | $signed($unsigned((8'hbb)))) : (-(reg116 || $signed((7'h42))))));
    end
  assign wire136 = reg90;
  assign wire137 = (|((~^wire136) << $unsigned(reg115[(1'h0):(1'h0)])));
  assign wire138 = (((~^((reg117 <= reg126) | $signed(reg111))) > $unsigned(($unsigned(reg129) ?
                           $unsigned((8'h9c)) : reg116[(4'h8):(3'h6)]))) ?
                       wire87[(2'h3):(1'h1)] : ($unsigned(($unsigned(reg100) ?
                           (reg99 | reg128) : reg101)) > (reg96 ?
                           (reg120[(2'h3):(2'h2)] >= (reg118 ?
                               (8'h9c) : reg99)) : (^reg119))));
  assign wire139 = (!wire84[(3'h4):(2'h2)]);
  assign wire140 = (~&({$signed((reg97 ?
                           reg120 : wire3))} >>> $signed(reg130)));
  assign wire141 = wire86[(3'h7):(3'h7)];
  assign wire142 = reg107[(1'h0):(1'h0)];
  assign wire143 = $signed(({{reg131[(1'h1):(1'h0)]},
                           $unsigned($signed(reg123))} ?
                       (~|(wire2 ?
                           (reg97 ~^ reg123) : wire142)) : $signed((((8'ha1) ~^ reg102) ?
                           $unsigned(reg125) : $signed(reg127)))));
  always
    @(posedge clk) begin
      reg144 <= (reg101 ^~ $signed($signed(((^reg89) >> (wire86 <<< reg92)))));
      reg145 <= (8'ha2);
    end
  assign wire146 = $signed($signed(reg121));
endmodule

module module5
#(parameter param80 = (~{((((8'ha2) ? (8'hbf) : (8'hb0)) > ((8'hb2) >= (8'hb4))) ? ({(8'hbf)} ? ((8'hb2) > (8'hab)) : (^(8'ha8))) : {((8'hbf) ? (8'haf) : (8'haf))}), ((|((7'h42) == (8'ha3))) ? {((8'ha8) ? (8'hbf) : (8'hb2)), (8'hb7)} : (^((8'hb1) || (8'h9d))))}), 
parameter param81 = (param80 ? (+param80) : (param80 == (~|(param80 || (^param80))))))
(y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h113):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire9;
  input wire signed [(5'h11):(1'h0)] wire8;
  input wire [(5'h13):(1'h0)] wire7;
  input wire signed [(4'hb):(1'h0)] wire6;
  wire [(3'h6):(1'h0)] wire79;
  wire signed [(4'h9):(1'h0)] wire78;
  wire [(3'h6):(1'h0)] wire77;
  wire signed [(4'hf):(1'h0)] wire74;
  wire [(2'h2):(1'h0)] wire65;
  wire signed [(5'h12):(1'h0)] wire63;
  wire signed [(4'hf):(1'h0)] wire13;
  wire [(5'h15):(1'h0)] wire12;
  wire [(4'he):(1'h0)] wire11;
  wire [(5'h10):(1'h0)] wire10;
  reg signed [(3'h4):(1'h0)] reg76 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg75 = (1'h0);
  reg [(5'h14):(1'h0)] reg73 = (1'h0);
  reg [(5'h15):(1'h0)] reg72 = (1'h0);
  reg [(4'hc):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg70 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg69 = (1'h0);
  reg [(4'hc):(1'h0)] reg68 = (1'h0);
  reg [(3'h6):(1'h0)] reg67 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg66 = (1'h0);
  reg [(5'h11):(1'h0)] reg14 = (1'h0);
  reg [(3'h5):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg16 = (1'h0);
  assign y = {wire79,
                 wire78,
                 wire77,
                 wire74,
                 wire65,
                 wire63,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 reg76,
                 reg75,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg14,
                 reg15,
                 reg16,
                 (1'h0)};
  assign wire10 = $unsigned((~&(wire9 ?
                      wire9[(3'h4):(1'h0)] : $unsigned($signed(wire6)))));
  assign wire11 = (8'ha5);
  assign wire12 = (-((8'hb1) <<< $signed((~((8'hbd) ? wire7 : (8'hb5))))));
  assign wire13 = wire7[(4'ha):(4'h8)];
  always
    @(posedge clk) begin
      reg14 <= (8'ha8);
      reg15 <= wire13[(4'ha):(1'h0)];
    end
  always
    @(posedge clk) begin
      reg16 <= ($unsigned($signed((((8'hb8) == reg14) & (~&wire8)))) != $unsigned($signed($unsigned((wire8 ?
          wire8 : wire12)))));
    end
  module17 #() modinst64 (wire63, clk, reg15, wire12, wire9, wire8, wire10);
  assign wire65 = $signed(wire63[(4'ha):(2'h3)]);
  always
    @(posedge clk) begin
      if ({wire11})
        begin
          reg66 <= wire9[(1'h1):(1'h1)];
          reg67 <= (~&($signed(wire6) ? reg66 : (8'ha0)));
          reg68 <= wire6[(3'h7):(2'h2)];
          reg69 <= $signed($unsigned($signed($unsigned($signed((7'h41))))));
          reg70 <= wire13[(2'h2):(1'h0)];
        end
      else
        begin
          reg66 <= $unsigned($signed(reg14[(3'h5):(1'h1)]));
        end
      reg71 <= $unsigned($unsigned(({(|wire12),
          (wire10 << reg70)} > $unsigned((reg66 ~^ wire12)))));
      reg72 <= ({(+((wire7 ? (8'ha0) : reg68) ?
                  $signed((7'h42)) : $signed(reg67))),
              $unsigned($signed(wire8[(2'h2):(1'h0)]))} ?
          reg16[(3'h4):(2'h2)] : ($unsigned((|$unsigned(wire63))) >>> ((~|(reg70 ?
                  wire6 : reg66)) ?
              $unsigned(wire12) : ((^(8'hb5)) ?
                  (reg66 || wire6) : $unsigned(reg71)))));
      reg73 <= wire6;
    end
  assign wire74 = wire6;
  always
    @(posedge clk) begin
      reg75 <= (~((($signed(reg73) > reg70) ?
          ({wire63, wire7} << {reg68,
              wire63}) : $signed(wire74[(4'he):(3'h5)])) << ((^~$signed(wire9)) + {wire74})));
      if (reg66[(3'h4):(1'h1)])
        begin
          reg76 <= (8'hb6);
        end
      else
        begin
          reg76 <= ($signed(($signed((~|(8'hbe))) == reg67)) <<< reg71[(3'h5):(1'h1)]);
        end
    end
  assign wire77 = (8'hb7);
  assign wire78 = ($unsigned((reg70[(5'h10):(4'h8)] ?
                          (~|reg72) : ($unsigned(wire11) ^ (8'hae)))) ?
                      ((reg68[(1'h1):(1'h0)] ?
                          $signed($unsigned((8'hbf))) : ((&wire9) ^~ (-reg66))) >> (reg73[(4'hc):(3'h4)] == ($signed(wire13) ?
                          {wire6} : {(8'hbf), reg75}))) : {$unsigned(((reg76 ?
                              wire12 : reg70) <<< (reg16 ? (8'ha9) : wire7)))});
  assign wire79 = (wire8[(2'h3):(1'h1)] ?
                      ((($unsigned(wire12) ?
                                  ((8'hb9) << wire65) : $unsigned(wire78)) ?
                              reg75[(2'h3):(1'h0)] : (wire63[(4'h9):(3'h6)] * (wire78 >> reg70))) ?
                          ((&(reg76 ?
                              reg68 : wire65)) <= (+$signed(reg75))) : $unsigned(reg73[(4'hb):(3'h4)])) : wire9);
endmodule

module module17
#(parameter param62 = {{({((8'hba) ? (8'hbe) : (8'hbf)), (8'h9c)} > (^~{(8'hbd)}))}})
(y, clk, wire22, wire21, wire20, wire19, wire18);
  output wire [(32'h1ac):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire22;
  input wire signed [(5'h11):(1'h0)] wire21;
  input wire [(3'h4):(1'h0)] wire20;
  input wire [(2'h2):(1'h0)] wire19;
  input wire signed [(5'h10):(1'h0)] wire18;
  wire signed [(3'h4):(1'h0)] wire61;
  wire signed [(4'ha):(1'h0)] wire60;
  wire [(5'h12):(1'h0)] wire59;
  wire signed [(3'h7):(1'h0)] wire58;
  wire [(5'h12):(1'h0)] wire57;
  wire signed [(3'h4):(1'h0)] wire56;
  wire signed [(4'hc):(1'h0)] wire55;
  wire [(4'h9):(1'h0)] wire54;
  wire signed [(3'h4):(1'h0)] wire53;
  wire [(4'h9):(1'h0)] wire43;
  wire signed [(4'he):(1'h0)] wire42;
  wire [(4'hc):(1'h0)] wire41;
  wire signed [(4'ha):(1'h0)] wire39;
  wire [(4'hb):(1'h0)] wire38;
  wire [(4'h8):(1'h0)] wire37;
  wire signed [(4'hb):(1'h0)] wire25;
  wire signed [(3'h6):(1'h0)] wire24;
  wire [(3'h6):(1'h0)] wire23;
  reg [(4'hc):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg51 = (1'h0);
  reg [(5'h10):(1'h0)] reg50 = (1'h0);
  reg [(4'hb):(1'h0)] reg49 = (1'h0);
  reg [(2'h3):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg47 = (1'h0);
  reg signed [(4'he):(1'h0)] reg46 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg45 = (1'h0);
  reg [(5'h13):(1'h0)] reg44 = (1'h0);
  reg [(3'h7):(1'h0)] reg40 = (1'h0);
  reg [(2'h2):(1'h0)] reg36 = (1'h0);
  reg [(4'he):(1'h0)] reg35 = (1'h0);
  reg [(5'h14):(1'h0)] reg34 = (1'h0);
  reg [(4'he):(1'h0)] reg33 = (1'h0);
  reg [(5'h15):(1'h0)] reg32 = (1'h0);
  reg [(4'hd):(1'h0)] reg31 = (1'h0);
  reg [(4'hc):(1'h0)] reg30 = (1'h0);
  reg [(4'he):(1'h0)] reg29 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg28 = (1'h0);
  reg [(2'h2):(1'h0)] reg27 = (1'h0);
  reg [(2'h3):(1'h0)] reg26 = (1'h0);
  assign y = {wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire43,
                 wire42,
                 wire41,
                 wire39,
                 wire38,
                 wire37,
                 wire25,
                 wire24,
                 wire23,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg40,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 (1'h0)};
  assign wire23 = (~|$unsigned(wire20[(2'h2):(1'h1)]));
  assign wire24 = ($signed($signed($signed($signed(wire18)))) ^~ $unsigned(wire20));
  assign wire25 = $signed(($signed($signed((wire20 > wire24))) - wire21[(3'h7):(3'h5)]));
  always
    @(posedge clk) begin
      reg26 <= (^((((wire20 << wire20) ^ (wire25 ?
              wire25 : wire18)) & wire18[(2'h3):(1'h0)]) ?
          ((8'ha5) ?
              $signed($unsigned(wire18)) : $signed((-wire25))) : wire21));
      reg27 <= $unsigned($unsigned((~$signed((^~(8'h9e))))));
      reg28 <= (^~{($unsigned({reg27}) ? $signed(wire21) : $unsigned(reg26)),
          ((~|wire24) ? {(8'haa)} : reg27[(2'h2):(1'h0)])});
      if ((wire25[(1'h1):(1'h1)] > (+$signed($signed(reg26)))))
        begin
          reg29 <= (~(!(reg26[(2'h3):(2'h2)] ?
              $unsigned(wire23[(2'h3):(1'h1)]) : $unsigned({wire18}))));
          reg30 <= (|(wire24 ?
              $signed(wire25[(3'h5):(1'h0)]) : (^~(reg28 ? wire19 : {reg27}))));
          if ((wire21[(5'h10):(3'h7)] < reg27[(1'h0):(1'h0)]))
            begin
              reg31 <= $signed((~|(~^wire25)));
              reg32 <= $unsigned(((($unsigned((8'hbe)) || ((8'ha5) ?
                          reg26 : reg26)) ?
                      (+(wire25 >= reg26)) : ($unsigned(wire22) & ((8'ha1) ?
                          wire20 : wire20))) ?
                  ((|(wire18 + wire23)) ?
                      ((wire25 ?
                          reg30 : wire19) - wire22) : wire19[(2'h2):(1'h1)]) : (~&((8'ha7) ?
                      wire23 : wire24))));
              reg33 <= (((8'hb6) && (((&wire24) ?
                  {wire25,
                      reg32} : wire22[(2'h3):(1'h1)]) + wire25)) <= $signed({((reg26 + (8'hbd)) ?
                      $unsigned(reg32) : wire22),
                  reg27[(2'h2):(2'h2)]}));
              reg34 <= (~^$signed($unsigned({(^~wire22),
                  wire18[(3'h6):(3'h6)]})));
            end
          else
            begin
              reg31 <= (reg29[(4'hc):(2'h2)] ?
                  {$signed(($signed(wire25) ?
                          wire21[(5'h10):(1'h0)] : reg30[(3'h7):(1'h1)])),
                      $unsigned(reg34)} : wire23[(1'h1):(1'h0)]);
            end
          reg35 <= (8'h9f);
        end
      else
        begin
          reg29 <= $signed(((~|$signed($unsigned(wire19))) ?
              (~&reg29[(4'hc):(3'h5)]) : ($unsigned({(8'hb9)}) ?
                  ((wire19 ?
                      (8'h9e) : (8'hb0)) * (!wire22)) : $unsigned((!wire20)))));
          if ($unsigned($signed(reg34[(4'h9):(4'h8)])))
            begin
              reg30 <= (8'hbe);
              reg31 <= (!($signed($signed((wire20 != reg26))) ?
                  (!(~^$unsigned(wire22))) : ({(reg31 << wire24),
                          $unsigned((8'h9e))} ?
                      $signed(reg34) : $unsigned((wire20 ? reg30 : reg34)))));
            end
          else
            begin
              reg30 <= ((-wire19) ?
                  (8'hba) : ((-reg34[(4'h9):(1'h1)]) ?
                      ((+(reg29 ? reg33 : wire24)) ?
                          $signed(wire18[(1'h0):(1'h0)]) : (^~wire24[(3'h5):(3'h5)])) : reg27[(1'h0):(1'h0)]));
            end
          reg32 <= (wire22[(2'h2):(1'h1)] & (~$unsigned(reg27[(1'h1):(1'h0)])));
        end
      reg36 <= ($unsigned(({reg31[(4'hb):(2'h2)],
          $unsigned(reg27)} == $unsigned((-reg27)))) > (8'h9e));
    end
  assign wire37 = reg26[(1'h1):(1'h1)];
  assign wire38 = ((~((wire23[(3'h4):(1'h0)] ^~ wire22) + $unsigned({reg31,
                      reg34}))) <= (8'h9f));
  assign wire39 = reg31[(3'h6):(2'h3)];
  always
    @(posedge clk) begin
      reg40 <= ((7'h43) == wire22);
    end
  assign wire41 = wire20[(2'h3):(2'h3)];
  assign wire42 = (~&(|wire39[(3'h7):(3'h4)]));
  assign wire43 = wire38[(2'h2):(1'h1)];
  always
    @(posedge clk) begin
      if ($signed($unsigned(wire38[(4'ha):(2'h2)])))
        begin
          reg44 <= $unsigned(((wire18[(4'ha):(4'h9)] | ((8'h9f) >>> {reg26,
              wire23})) == (|reg35)));
          reg45 <= wire19[(2'h2):(1'h0)];
          reg46 <= {{(($signed(wire25) ? (wire41 | (8'hb0)) : $signed(wire41)) ?
                      ({wire43, (8'hb2)} >= ((8'ha7) ?
                          wire20 : wire22)) : (!$unsigned(wire43))),
                  (({reg28, reg36} < (wire20 >= (8'h9f))) ? (8'ha4) : wire43)}};
          reg47 <= (wire42[(4'h8):(2'h2)] * wire23);
          reg48 <= $signed($signed(reg45));
        end
      else
        begin
          reg44 <= ((reg28 ?
              reg33 : reg48[(1'h0):(1'h0)]) < $signed(((-(wire38 ^ wire39)) < (wire22 ?
              {wire38} : {(8'hae), wire39}))));
          reg45 <= ((reg47[(4'h9):(3'h5)] ?
                  (((reg33 >> wire24) ^ (wire25 | wire39)) <<< {reg31}) : (~^{((8'hb0) + reg47)})) ?
              $unsigned($signed(wire41)) : ($signed(((reg26 << reg28) ?
                  (wire25 ~^ wire25) : (^reg48))) != (~|reg40)));
          reg46 <= (^{wire18,
              $signed((wire39[(2'h2):(1'h1)] >> $signed(reg35)))});
        end
      if ($unsigned($unsigned($unsigned((!reg28[(1'h0):(1'h0)])))))
        begin
          reg49 <= $signed(($unsigned(((wire25 ?
                  (8'hb2) : reg27) == (reg35 & reg31))) ?
              $unsigned((|((8'haf) * wire42))) : $unsigned(($unsigned(wire42) >>> (!(8'hb1))))));
          reg50 <= wire41;
          reg51 <= {{(((-wire41) | {wire37, reg26}) ^~ ($signed(wire19) ?
                      (wire42 <<< reg36) : $signed(reg33)))}};
          reg52 <= ($signed(({(~|reg28), {reg44}} ?
                  ($signed(reg40) << (reg26 ?
                      reg26 : wire19)) : ((reg27 > reg36) ?
                      wire25[(3'h7):(3'h4)] : ((8'hb2) != wire39)))) ?
              $unsigned(reg32[(4'he):(3'h4)]) : ($signed((-(~&reg35))) ?
                  wire42 : $unsigned((reg44[(1'h1):(1'h1)] < $unsigned(reg33)))));
        end
      else
        begin
          reg49 <= wire19;
        end
    end
  assign wire53 = ((($unsigned(reg50[(4'hb):(2'h2)]) <<< $signed((wire18 ^~ reg51))) && reg32) && (($unsigned((&(8'hbe))) ?
                      ({wire19} ^ (~|wire23)) : $unsigned(reg30[(1'h1):(1'h1)])) > wire41));
  assign wire54 = wire22;
  assign wire55 = (~^reg50);
  assign wire56 = (reg30 >> reg52[(4'hb):(3'h5)]);
  assign wire57 = reg32;
  assign wire58 = wire41[(4'hc):(1'h1)];
  assign wire59 = wire25[(4'h9):(1'h1)];
  assign wire60 = ({wire53} ?
                      (~(((-(8'hb3)) ?
                              wire42[(4'hd):(4'hc)] : (wire20 || reg46)) ?
                          reg36 : {$signed(wire22),
                              $signed(wire22)})) : $signed((&{$signed(wire20)})));
  assign wire61 = reg31[(1'h1):(1'h0)];
endmodule
