<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALUTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALUTest.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALUTest_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALUTest_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUTest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu1b.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu1b.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu1b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu1b.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu1b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu1b.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu1b.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu1b.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu1b.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu1b.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu1b.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu1b.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu1b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu1b.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu1b.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu1b.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu1b.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu1b.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu1b.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu1b_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu1b_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu1b_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu1b_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu1b_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu1b_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu1b_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu1b_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu1b_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu1b_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu1b_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu1b_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu1b_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu1b_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu1b_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu1b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_4to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_4to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_4to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_package.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="my_package.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="my_package.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1558047088" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1558047088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558141092" xil_pn:in_ck="-8509992310837518462" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1558141092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder1b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu1b.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="mux_2to1.vhd"/>
      <outfile xil_pn:name="mux_4to1.vhd"/>
      <outfile xil_pn:name="my_package.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1558141096" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2981265839048178253" xil_pn:start_ts="1558141096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558141096" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7054609922270093785" xil_pn:start_ts="1558141096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558049215" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2292387219166852705" xil_pn:start_ts="1558049215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558141096" xil_pn:in_ck="-8509992310837518462" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1558141096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder1b.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu1b.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="mux_2to1.vhd"/>
      <outfile xil_pn:name="mux_4to1.vhd"/>
      <outfile xil_pn:name="my_package.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1558141101" xil_pn:in_ck="-8509992310837518462" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6534957396067985535" xil_pn:start_ts="1558141096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_tb_beh.prj"/>
      <outfile xil_pn:name="alu_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1558141101" xil_pn:in_ck="-6521974404297236314" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8270230499315606642" xil_pn:start_ts="1558141101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1558011202" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1558011201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558049025" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5798618231727866255" xil_pn:start_ts="1558049025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558049025" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2292387219166852705" xil_pn:start_ts="1558049025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558011202" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1558011202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558049025" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7947298879573668325" xil_pn:start_ts="1558049025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558011202" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8778426009117880047" xil_pn:start_ts="1558011202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558049025" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6958414627496890537" xil_pn:start_ts="1558049025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558140760" xil_pn:in_ck="2424496692577096155" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="704419011915132891" xil_pn:start_ts="1558140750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALUTest.prj"/>
      <outfile xil_pn:name="ALUTest_beh.prj"/>
      <outfile xil_pn:name="ALUTest_stx_beh.prj"/>
      <outfile xil_pn:name="ALUTest_vhdl.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu.lso"/>
      <outfile xil_pn:name="alu.ngc"/>
      <outfile xil_pn:name="alu.ngr"/>
      <outfile xil_pn:name="alu.prj"/>
      <outfile xil_pn:name="alu.stx"/>
      <outfile xil_pn:name="alu.syr"/>
      <outfile xil_pn:name="alu.xst"/>
      <outfile xil_pn:name="alu1b.ngr"/>
      <outfile xil_pn:name="alu1b.prj"/>
      <outfile xil_pn:name="alu1b_vhdl.prj"/>
      <outfile xil_pn:name="alu_vhdl.prj"/>
      <outfile xil_pn:name="alu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1558049028" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7640564188788611706" xil_pn:start_ts="1558049028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558047166" xil_pn:in_ck="141177565194171" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2089869047300921060" xil_pn:start_ts="1558047161">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu1b.bld"/>
      <outfile xil_pn:name="alu1b.ngd"/>
    </transform>
    <transform xil_pn:end_ts="1558047172" xil_pn:in_ck="141177565194172" xil_pn:name="TRANEXT_map_virtex4" xil_pn:prop_ck="6018524998482096211" xil_pn:start_ts="1558047166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu1b.pcf"/>
      <outfile xil_pn:name="alu1b_map.map"/>
      <outfile xil_pn:name="alu1b_map.mrp"/>
      <outfile xil_pn:name="alu1b_map.ncd"/>
      <outfile xil_pn:name="alu1b_map.ngm"/>
    </transform>
    <transform xil_pn:end_ts="1558047186" xil_pn:in_ck="1404744716045120725" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1264410746180354737" xil_pn:start_ts="1558047172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu1b.ncd"/>
      <outfile xil_pn:name="alu1b.par"/>
      <outfile xil_pn:name="alu1b.unroutes"/>
      <outfile xil_pn:name="alu1b_pad.csv"/>
      <outfile xil_pn:name="alu1b_pad.txt"/>
    </transform>
    <transform xil_pn:end_ts="1558047186" xil_pn:in_ck="141177565194040" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817527" xil_pn:start_ts="1558047179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu1b.twr"/>
      <outfile xil_pn:name="alu1b.twx"/>
    </transform>
  </transforms>

</generated_project>
