$date
	Tue Sep 14 17:35:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module func_tb $end
$var wire 1 ! max $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var reg 1 ! max $end
$scope function maxValue $end
$var reg 1 $ A $end
$var reg 1 % B $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
1#
#20
1$
0%
0#
1"
#30
1%
1#
