COMPILE;
DIRECTORY MASTER;
/****************************************************************************
addrout
19/10/88

Blitter output address multiplexer

Two signals, pcen and srcen enable program and source addresses for output.
Pcen takes priority.

A18 and A19 have their own enables to get them out damn fast.

****************************************************************************/


MODULE ADDROUT;

INPUTS	A_0,A_1,A_2,A_3,A_4,A_5,A_6,A_7,A_8,A_9,A_10,A_11,A_12,A_13,A_14,A_15,
   A_16,A_17,A_18,A_19,SAL_0,SAL_1,SAL_2,SAL_3,SAL_4,SAL_5,SAL_6,SAL_7,SAL_8,
   SAL_9,SAL_10,SAL_11,SAL_12,SAL_13,SAL_14,SAL_15,SAL_16,SAL_17,SAL_18,SAL_19,
   DAL_0,DAL_1,DAL_2,DAL_3,DAL_4,DAL_5,DAL_6,DAL_7,DAL_8,DAL_9,DAL_10,DAL_11,
   DAL_12,DAL_13,DAL_14,DAL_15,DAL_16,DAL_17,DAL_18,DAL_19,PCL_0,PCL_1,PCL_2,
   PCL_3,PCL_4,PCL_5,PCL_6,PCL_7,PCL_8,PCL_9,PCL_10,PCL_11,PCL_12,PCL_13,PCL_14,
   PCL_15,PCL_16,PCL_17,PCL_18,PCL_19,PCEN,SRCRD,BUSOE;
OUTPUTS	A_0,A_1,A_2,A_3,A_4,A_5,A_6,A_7,A_8,A_9,A_10,A_11,A_12,A_13,A_14,A_15,
   A_16,A_17,A_18,A_19;
LEVEL FUNCTION;
DEFINE

/* Generate select */

SRCRDINV_(SRCRDL) = N1C(SRCRD);
SRCSEL_(SRCSEL) = B3A (SRCRD);
DSTSEL_(DSTSEL) = NR2C (SRCRD,PCEN);
DSTSELH_(DSTSELH) = NR2C (SRCRD,PCEN);
PCENB_(PCENB) = B3A (PCEN);

/* Select the output bits */

AOUT_0_(AOUT_0) = AO11A(PCENB,PCL_0,DSTSEL,DAL_0,SRCSEL,SAL_0);
AOUT_1_(AOUT_1) = AO11A(PCENB,PCL_1,DSTSEL,DAL_1,SRCSEL,SAL_1);
AOUT_2_(AOUT_2) = AO11A(PCENB,PCL_2,DSTSEL,DAL_2,SRCSEL,SAL_2);
AOUT_3_(AOUT_3) = AO11A(PCENB,PCL_3,DSTSEL,DAL_3,SRCSEL,SAL_3);
AOUT_4_(AOUT_4) = AO11A(PCENB,PCL_4,DSTSEL,DAL_4,SRCSEL,SAL_4);
AOUT_5_(AOUT_5) = AO11A(PCENB,PCL_5,DSTSEL,DAL_5,SRCSEL,SAL_5);
AOUT_6_(AOUT_6) = AO11A(PCENB,PCL_6,DSTSEL,DAL_6,SRCSEL,SAL_6);
AOUT_7_(AOUT_7) = AO11A(PCENB,PCL_7,DSTSEL,DAL_7,SRCSEL,SAL_7);
AOUT_8_(AOUT_8) = AO11A(PCENB,PCL_8,DSTSEL,DAL_8,SRCSEL,SAL_8);
AOUT_9_(AOUT_9) = AO11A(PCENB,PCL_9,DSTSEL,DAL_9,SRCSEL,SAL_9);
AOUT_10_(AOUT_10) = AO11A(PCENB,PCL_10,DSTSEL,DAL_10,SRCSEL,SAL_10);
AOUT_11_(AOUT_11) = AO11A(PCENB,PCL_11,DSTSEL,DAL_11,SRCSEL,SAL_11);
AOUT_12_(AOUT_12) = AO11A(PCENB,PCL_12,DSTSEL,DAL_12,SRCSEL,SAL_12);
AOUT_13_(AOUT_13) = AO11A(PCENB,PCL_13,DSTSEL,DAL_13,SRCSEL,SAL_13);
AOUT_14_(AOUT_14) = AO11A(PCENB,PCL_14,DSTSEL,DAL_14,SRCSEL,SAL_14);
AOUT_15_(AOUT_15) = AO11A(PCENB,PCL_15,DSTSEL,DAL_15,SRCSEL,SAL_15);
AOUT_16_(AOUT_16) = AO11A(PCENB,PCL_16,DSTSEL,DAL_16,SRCSEL,SAL_16);
AOUT_17_(AOUT_17) = AO11A(PCENB,PCL_17,DSTSEL,DAL_17,SRCSEL,SAL_17);
AOUT_18_(AOUT_18) = AO11A(PCEN,PCL_18,DSTSELH,DAL_18,SRCRD,SAL_18);
AOUT_19_(AOUT_19) = AO11A(PCEN,PCL_19,DSTSELH,DAL_19,SRCRD,SAL_19);

/* Enable the data onto the address bus */

ADRIV_0_(A_0) = BTS4B(AOUT_0,BUSOE);
ADRIV_1_(A_1) = BTS4B(AOUT_1,BUSOE);
ADRIV_2_(A_2) = BTS4B(AOUT_2,BUSOE);
ADRIV_3_(A_3) = BTS4B(AOUT_3,BUSOE);
ADRIV_4_(A_4) = BTS4B(AOUT_4,BUSOE);
ADRIV_5_(A_5) = BTS4B(AOUT_5,BUSOE);
ADRIV_6_(A_6) = BTS4B(AOUT_6,BUSOE);
ADRIV_7_(A_7) = BTS4B(AOUT_7,BUSOE);
ADRIV_8_(A_8) = BTS4B(AOUT_8,BUSOE);
ADRIV_9_(A_9) = BTS4B(AOUT_9,BUSOE);
ADRIV_10_(A_10) = BTS4B(AOUT_10,BUSOE);
ADRIV_11_(A_11) = BTS4B(AOUT_11,BUSOE);
ADRIV_12_(A_12) = BTS4B(AOUT_12,BUSOE);
ADRIV_13_(A_13) = BTS4B(AOUT_13,BUSOE);
ADRIV_14_(A_14) = BTS4B(AOUT_14,BUSOE);
ADRIV_15_(A_15) = BTS4B(AOUT_15,BUSOE);
ADRIV_16_(A_16) = BTS4B(AOUT_16,BUSOE);
ADRIV_17_(A_17) = BTS4B(AOUT_17,BUSOE);
ADRIV_18_(A_18) = BTS4C(AOUT_18,BUSOE);
ADRIV_19_(A_19) = BTS4C(AOUT_19,BUSOE);

END MODULE;
END COMPILE;
END;
