Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 16:12:07 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            9 |
| No           | No                    | Yes                    |              37 |           17 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  Select/DUUT/clk_out_reg_0 |                                             | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG             |                                             |                  |                2 |              2 |         1.00 |
|  clk_divided_BUFG          |                                             | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_divided_BUFG          | B4/risingedge/E[0]                          | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_divided_BUFG          | B4/risingedge/FSM_sequential_state_reg[0]_0 | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_divided_BUFG          |                                             |                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG             |                                             | OneHz/clk_out    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG             |                                             | rst_IBUF         |               15 |             33 |         2.20 |
+----------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+


