Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 26 19:09:01 2021
| Host         : DESKTOP-188JJQI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   138 |
|    Minimum number of control sets                        |   138 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   138 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    96 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             159 |           59 |
| No           | No                    | Yes                    |              27 |           13 |
| No           | Yes                   | No                     |              87 |           31 |
| Yes          | No                    | No                     |             399 |          100 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |             917 |          260 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  clk_0_IBUF_BUFG                              | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_mode[3]_i_1_n_0                                                                             | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_en_i_2_n_0                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[3]                                                                                      | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[3]                                                                                      | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  clk_0_IBUF_BUFG                              | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode                                                                                      | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_en_i_2_n_0                                                                         |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                  | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/p_1_in[7]                                                                                            | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/p_1_in[19]                                                                                           | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[31]                                                                                     | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/p_1_in[9]                                                                                            | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[15]                                                                                     | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/p_1_in[29]                                                                                           | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[23]                                                                                     | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                             | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                    | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                             | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                   | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |             12 |
|  clk_0_IBUF_BUFG                              |                                                                                                                                                              | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_en_i_2_n_0                                                                         |                8 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                3 |             14 |
|  clk_0_IBUF_BUFG                              |                                                                                                                                                              | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/seven_seg_u1/seg_en[7]_i_2_n_0                                                                |                5 |             15 |
|  clk_0_IBUF_BUFG                              | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/seven_seg_u1/seg_en                                                                                    | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/seven_seg_u1/seg_en[7]_i_2_n_0                                                                |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                     |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                     |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               19 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                        | system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |               22 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                     |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                     |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                     |                8 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                     |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |                9 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                     |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                                     |               60 |            160 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


