Return-Path: <csotoalonso@gmail.com>
Return-Path: <csotoalonso@gmail.com>
Sender: Carlos Soto <tito.albi@gmail.com>
From: Carlos Soto <csotoalonso@gmail.com>
To: Shawn Guo <shawnguo@kernel.org>,
	Sascha Hauer <kernel@pengutronix.de>,
	Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@codeaurora.org>,
	linux-arm-kernel@lists.infradead.org,
	linux-clk@vger.kernel.org
Cc: linux-kernel@vger.kernel.org,
	Carlos Soto <csotoalonso@gmail.com>
Subject: [PATCH 1/1] imx25: Fix LCD pixelclock configuration
Date: Wed, 23 Dec 2015 21:30:10 +0100
Message-Id: <1450902610-27224-1-git-send-email-csotoalonso@gmail.com>
List-ID: <linux-clk.vger.kernel.org>

Set LCDC base clock (per_7) parent clock to UPLL clock.
This is needed to allow finer resolution in pixelclock

Signed-off-by: Carlos Soto <csotoalonso@gmail.com>
---
 drivers/clk/imx/clk-imx25.c |    6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/drivers/clk/imx/clk-imx25.c b/drivers/clk/imx/clk-imx25.c
index c4c141c..656340e 100644
--- a/drivers/clk/imx/clk-imx25.c
+++ b/drivers/clk/imx/clk-imx25.c
@@ -238,6 +238,12 @@ static int __init __mx25_clocks_init(unsigned long osc_rate,
 	clk_set_parent(clk[per5_sel], clk[ahb]);
 
 	/*
+	 * set LCDC base clock (per 7) to highest possible frequency (UPLL)
+	 * to get best resolution for pixel clock
+	 */
+	clk_set_parent(clk[per7_sel], clk[upll]);
+
+	/*
 	 * Let's initially set up CLKO parent as ipg, since this configuration
 	 * is used on some imx25 board designs to clock the audio codec.
 	 */
-- 
1.7.10.4
