// Seed: 1257911233
module module_0 (
    output tri id_0,
    input  wor id_1,
    output tri id_2
);
  supply0 id_4;
  logic [7:0] id_5;
  uwire id_6 = 1'b0;
  assign module_1.type_6 = 0;
  wire id_7;
  always @(*)
    if (id_1) begin : LABEL_0
      id_4 = 1;
    end else id_5[1] <= 1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wire id_1
    , id_4,
    output wand id_2
);
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign id_2 = 1;
  assign id_5[1] = id_5;
endmodule
