#[doc = "csic_top_en register accessor: an alias for `Reg<CSIC_TOP_EN_SPEC>`"]
pub type CSIC_TOP_EN = crate::Reg<csic_top_en::CSIC_TOP_EN_SPEC>;
#[doc = "CSIC TOP Enable Register"]
pub mod csic_top_en;
#[doc = "csic_ptn_gen_en register accessor: an alias for `Reg<CSIC_PTN_GEN_EN_SPEC>`"]
pub type CSIC_PTN_GEN_EN = crate::Reg<csic_ptn_gen_en::CSIC_PTN_GEN_EN_SPEC>;
#[doc = "CSIC Pattern Generation Enable Register"]
pub mod csic_ptn_gen_en;
#[doc = "csic_ptn_ctrl register accessor: an alias for `Reg<CSIC_PTN_CTRL_SPEC>`"]
pub type CSIC_PTN_CTRL = crate::Reg<csic_ptn_ctrl::CSIC_PTN_CTRL_SPEC>;
#[doc = "CSIC Pattern Control Register"]
pub mod csic_ptn_ctrl;
#[doc = "csic_ptn_len register accessor: an alias for `Reg<CSIC_PTN_LEN_SPEC>`"]
pub type CSIC_PTN_LEN = crate::Reg<csic_ptn_len::CSIC_PTN_LEN_SPEC>;
#[doc = "CSIC Pattern Generation Length Register"]
pub mod csic_ptn_len;
#[doc = "csic_ptn_addr register accessor: an alias for `Reg<CSIC_PTN_ADDR_SPEC>`"]
pub type CSIC_PTN_ADDR = crate::Reg<csic_ptn_addr::CSIC_PTN_ADDR_SPEC>;
#[doc = "CSIC Pattern Generation Address Register"]
pub mod csic_ptn_addr;
#[doc = "csic_ptn_isp_size register accessor: an alias for `Reg<CSIC_PTN_ISP_SIZE_SPEC>`"]
pub type CSIC_PTN_ISP_SIZE = crate::Reg<csic_ptn_isp_size::CSIC_PTN_ISP_SIZE_SPEC>;
#[doc = "CSIC Pattern ISP Size Register"]
pub mod csic_ptn_isp_size;
#[doc = "csic_dma0_input_sel register accessor: an alias for `Reg<CSIC_DMA0_INPUT_SEL_SPEC>`"]
pub type CSIC_DMA0_INPUT_SEL = crate::Reg<csic_dma0_input_sel::CSIC_DMA0_INPUT_SEL_SPEC>;
#[doc = "CSIC DMA0 Input Select Register"]
pub mod csic_dma0_input_sel;
#[doc = "csic_dma1_input_sel register accessor: an alias for `Reg<CSIC_DMA1_INPUT_SEL_SPEC>`"]
pub type CSIC_DMA1_INPUT_SEL = crate::Reg<csic_dma1_input_sel::CSIC_DMA1_INPUT_SEL_SPEC>;
#[doc = "CSIC DMA1 Input Select Register"]
pub mod csic_dma1_input_sel;
#[doc = "csic_bist_cs register accessor: an alias for `Reg<CSIC_BIST_CS_SPEC>`"]
pub type CSIC_BIST_CS = crate::Reg<csic_bist_cs::CSIC_BIST_CS_SPEC>;
#[doc = "CSIC BIST CS Register"]
pub mod csic_bist_cs;
#[doc = "csic_bist_control register accessor: an alias for `Reg<CSIC_BIST_CONTROL_SPEC>`"]
pub type CSIC_BIST_CONTROL = crate::Reg<csic_bist_control::CSIC_BIST_CONTROL_SPEC>;
#[doc = "CSIC BIST Control Register"]
pub mod csic_bist_control;
#[doc = "csic_bist_start register accessor: an alias for `Reg<CSIC_BIST_START_SPEC>`"]
pub type CSIC_BIST_START = crate::Reg<csic_bist_start::CSIC_BIST_START_SPEC>;
#[doc = "CSIC BIST Start Register"]
pub mod csic_bist_start;
#[doc = "csic_bist_end register accessor: an alias for `Reg<CSIC_BIST_END_SPEC>`"]
pub type CSIC_BIST_END = crate::Reg<csic_bist_end::CSIC_BIST_END_SPEC>;
#[doc = "CSIC BIST End Register"]
pub mod csic_bist_end;
#[doc = "csic_bist_data_mask register accessor: an alias for `Reg<CSIC_BIST_DATA_MASK_SPEC>`"]
pub type CSIC_BIST_DATA_MASK = crate::Reg<csic_bist_data_mask::CSIC_BIST_DATA_MASK_SPEC>;
#[doc = "CSIC BIST Data Mask Register"]
pub mod csic_bist_data_mask;
#[doc = "csic_mbus_req_max register accessor: an alias for `Reg<CSIC_MBUS_REQ_MAX_SPEC>`"]
pub type CSIC_MBUS_REQ_MAX = crate::Reg<csic_mbus_req_max::CSIC_MBUS_REQ_MAX_SPEC>;
#[doc = "CSIC MBUS REQ MAX Register"]
pub mod csic_mbus_req_max;
#[doc = "csic_mulf_mod register accessor: an alias for `Reg<CSIC_MULF_MOD_SPEC>`"]
pub type CSIC_MULF_MOD = crate::Reg<csic_mulf_mod::CSIC_MULF_MOD_SPEC>;
#[doc = "CSIC Multi-Frame Mode Register"]
pub mod csic_mulf_mod;
#[doc = "csic_mulf_int register accessor: an alias for `Reg<CSIC_MULF_INT_SPEC>`"]
pub type CSIC_MULF_INT = crate::Reg<csic_mulf_int::CSIC_MULF_INT_SPEC>;
#[doc = "CSIC Multi-Frame Interrupt Register"]
pub mod csic_mulf_int;
