
assi4_q3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000330  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004b8  080004c0  000014c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004b8  080004b8  000014c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004b8  080004b8  000014c0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004b8  080004c0  000014c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004b8  080004b8  000014b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004bc  080004bc  000014bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000014c0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000014c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000979  00000000  00000000  000014ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002dc  00000000  00000000  00001e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000d0  00000000  00000000  00002140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008a  00000000  00000000  00002210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018f85  00000000  00000000  0000229a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001327  00000000  00000000  0001b21f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b801  00000000  00000000  0001c546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a7d47  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001d0  00000000  00000000  000a7d8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a7f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000040  00000000  00000000  000a7f81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004a0 	.word	0x080004a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080004a0 	.word	0x080004a0

080001c8 <led_init>:
 *      Author: Win-10
 */
#include "gpio.h"

void led_init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= BV(3);
 80001cc:	4b13      	ldr	r3, [pc, #76]	@ (800021c <led_init+0x54>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a12      	ldr	r2, [pc, #72]	@ (800021c <led_init+0x54>)
 80001d2:	f043 0308 	orr.w	r3, r3, #8
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOD->MODER &= ~(BV(31) | BV(25));
 80001d8:	4b11      	ldr	r3, [pc, #68]	@ (8000220 <led_init+0x58>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a10      	ldr	r2, [pc, #64]	@ (8000220 <led_init+0x58>)
 80001de:	f023 4302 	bic.w	r3, r3, #2181038080	@ 0x82000000
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= BV(30) | BV(24);
 80001e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000220 <led_init+0x58>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000220 <led_init+0x58>)
 80001ea:	f043 4382 	orr.w	r3, r3, #1090519040	@ 0x41000000
 80001ee:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~(BV(15) | BV(12));
 80001f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000220 <led_init+0x58>)
 80001f2:	685b      	ldr	r3, [r3, #4]
 80001f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000220 <led_init+0x58>)
 80001f6:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 80001fa:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR &= ~(BV(31) | BV(30) | BV(24) | BV(25));
 80001fc:	4b08      	ldr	r3, [pc, #32]	@ (8000220 <led_init+0x58>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	4a07      	ldr	r2, [pc, #28]	@ (8000220 <led_init+0x58>)
 8000202:	f023 4343 	bic.w	r3, r3, #3271557120	@ 0xc3000000
 8000206:	6093      	str	r3, [r2, #8]
	GPIOD->PUPDR &= ~(BV(31) | BV(30) | BV(24) | BV(25));
 8000208:	4b05      	ldr	r3, [pc, #20]	@ (8000220 <led_init+0x58>)
 800020a:	68db      	ldr	r3, [r3, #12]
 800020c:	4a04      	ldr	r2, [pc, #16]	@ (8000220 <led_init+0x58>)
 800020e:	f023 4343 	bic.w	r3, r3, #3271557120	@ 0xc3000000
 8000212:	60d3      	str	r3, [r2, #12]
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	40023800 	.word	0x40023800
 8000220:	40020c00 	.word	0x40020c00

08000224 <green_on>:
void green_on(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	GPIOD->ODR |= BV(12);
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <green_on+0x18>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	4a03      	ldr	r2, [pc, #12]	@ (800023c <green_on+0x18>)
 800022e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000232:	6153      	str	r3, [r2, #20]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	bc80      	pop	{r7}
 800023a:	4770      	bx	lr
 800023c:	40020c00 	.word	0x40020c00

08000240 <green_off>:
void green_off(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	GPIOD->ODR &= ~(BV(12));
 8000244:	4b04      	ldr	r3, [pc, #16]	@ (8000258 <green_off+0x18>)
 8000246:	695b      	ldr	r3, [r3, #20]
 8000248:	4a03      	ldr	r2, [pc, #12]	@ (8000258 <green_off+0x18>)
 800024a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800024e:	6153      	str	r3, [r2, #20]
}
 8000250:	bf00      	nop
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	40020c00 	.word	0x40020c00

0800025c <blue_on>:
void blue_on(void){
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0
	GPIOD->ODR |= BV(15);
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <blue_on+0x18>)
 8000262:	695b      	ldr	r3, [r3, #20]
 8000264:	4a03      	ldr	r2, [pc, #12]	@ (8000274 <blue_on+0x18>)
 8000266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800026a:	6153      	str	r3, [r2, #20]
}
 800026c:	bf00      	nop
 800026e:	46bd      	mov	sp, r7
 8000270:	bc80      	pop	{r7}
 8000272:	4770      	bx	lr
 8000274:	40020c00 	.word	0x40020c00

08000278 <blue_off>:
void blue_off(void){
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
	GPIOD->ODR &= ~(BV(15));
 800027c:	4b04      	ldr	r3, [pc, #16]	@ (8000290 <blue_off+0x18>)
 800027e:	695b      	ldr	r3, [r3, #20]
 8000280:	4a03      	ldr	r2, [pc, #12]	@ (8000290 <blue_off+0x18>)
 8000282:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000286:	6153      	str	r3, [r2, #20]
}
 8000288:	bf00      	nop
 800028a:	46bd      	mov	sp, r7
 800028c:	bc80      	pop	{r7}
 800028e:	4770      	bx	lr
 8000290:	40020c00 	.word	0x40020c00

08000294 <switch_init>:
void switch_init(void){
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= BV(0);
 8000298:	4b0d      	ldr	r3, [pc, #52]	@ (80002d0 <switch_init+0x3c>)
 800029a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800029c:	4a0c      	ldr	r2, [pc, #48]	@ (80002d0 <switch_init+0x3c>)
 800029e:	f043 0301 	orr.w	r3, r3, #1
 80002a2:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~(BV(0) | BV(1));
 80002a4:	4b0b      	ldr	r3, [pc, #44]	@ (80002d4 <switch_init+0x40>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a0a      	ldr	r2, [pc, #40]	@ (80002d4 <switch_init+0x40>)
 80002aa:	f023 0303 	bic.w	r3, r3, #3
 80002ae:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(0) | BV(1));
 80002b0:	4b08      	ldr	r3, [pc, #32]	@ (80002d4 <switch_init+0x40>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	4a07      	ldr	r2, [pc, #28]	@ (80002d4 <switch_init+0x40>)
 80002b6:	f023 0303 	bic.w	r3, r3, #3
 80002ba:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 80002bc:	4b05      	ldr	r3, [pc, #20]	@ (80002d4 <switch_init+0x40>)
 80002be:	68db      	ldr	r3, [r3, #12]
 80002c0:	4a04      	ldr	r2, [pc, #16]	@ (80002d4 <switch_init+0x40>)
 80002c2:	f023 0303 	bic.w	r3, r3, #3
 80002c6:	60d3      	str	r3, [r2, #12]
}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bc80      	pop	{r7}
 80002ce:	4770      	bx	lr
 80002d0:	40023800 	.word	0x40023800
 80002d4:	40020000 	.word	0x40020000

080002d8 <switch_on>:
int switch_on(void){
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
	return (GPIOA->IDR & BV(0)) ? 1:0;
 80002dc:	4b06      	ldr	r3, [pc, #24]	@ (80002f8 <switch_on+0x20>)
 80002de:	691b      	ldr	r3, [r3, #16]
 80002e0:	f003 0301 	and.w	r3, r3, #1
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	bf14      	ite	ne
 80002e8:	2301      	movne	r3, #1
 80002ea:	2300      	moveq	r3, #0
 80002ec:	b2db      	uxtb	r3, r3
}
 80002ee:	4618      	mov	r0, r3
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bc80      	pop	{r7}
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	40020000 	.word	0x40020000

080002fc <main>:
#if !defined(_SOFT_FP) && defined(_ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
	led_init();
 8000302:	f7ff ff61 	bl	80001c8 <led_init>
	switch_init();
 8000306:	f7ff ffc5 	bl	8000294 <switch_init>
	int i=0;
 800030a:	2300      	movs	r3, #0
 800030c:	607b      	str	r3, [r7, #4]
	while(1){
		if(switch_on() && i==0){
 800030e:	f7ff ffe3 	bl	80002d8 <switch_on>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d00f      	beq.n	8000338 <main+0x3c>
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d10c      	bne.n	8000338 <main+0x3c>
			while(switch_on()){
 800031e:	e003      	b.n	8000328 <main+0x2c>
				green_on();
 8000320:	f7ff ff80 	bl	8000224 <green_on>
				blue_off();
 8000324:	f7ff ffa8 	bl	8000278 <blue_off>
			while(switch_on()){
 8000328:	f7ff ffd6 	bl	80002d8 <switch_on>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d1f6      	bne.n	8000320 <main+0x24>
			}
			i++;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	3301      	adds	r3, #1
 8000336:	607b      	str	r3, [r7, #4]
		}
		if(switch_on() && i==1){
 8000338:	f7ff ffce 	bl	80002d8 <switch_on>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d00f      	beq.n	8000362 <main+0x66>
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d10c      	bne.n	8000362 <main+0x66>
			while(switch_on()){
 8000348:	e003      	b.n	8000352 <main+0x56>
				green_off();
 800034a:	f7ff ff79 	bl	8000240 <green_off>
				blue_on();
 800034e:	f7ff ff85 	bl	800025c <blue_on>
			while(switch_on()){
 8000352:	f7ff ffc1 	bl	80002d8 <switch_on>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d1f6      	bne.n	800034a <main+0x4e>
			}
			i++;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	3301      	adds	r3, #1
 8000360:	607b      	str	r3, [r7, #4]
		}
		if(switch_on() && i==2){
 8000362:	f7ff ffb9 	bl	80002d8 <switch_on>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d00f      	beq.n	800038c <main+0x90>
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	2b02      	cmp	r3, #2
 8000370:	d10c      	bne.n	800038c <main+0x90>
			while(switch_on()){
 8000372:	e003      	b.n	800037c <main+0x80>
				green_on();
 8000374:	f7ff ff56 	bl	8000224 <green_on>
				blue_on();
 8000378:	f7ff ff70 	bl	800025c <blue_on>
			while(switch_on()){
 800037c:	f7ff ffac 	bl	80002d8 <switch_on>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d1f6      	bne.n	8000374 <main+0x78>
			}
			i=0;
 8000386:	2300      	movs	r3, #0
 8000388:	607b      	str	r3, [r7, #4]
 800038a:	e003      	b.n	8000394 <main+0x98>
		}
		else{
			green_off();
 800038c:	f7ff ff58 	bl	8000240 <green_off>
			blue_off();
 8000390:	f7ff ff72 	bl	8000278 <blue_off>
		if(switch_on() && i==0){
 8000394:	e7bb      	b.n	800030e <main+0x12>
	...

08000398 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 800039c:	f000 f802 	bl	80003a4 <DWT_Init>
}
 80003a0:	bf00      	nop
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80003a8:	4b14      	ldr	r3, [pc, #80]	@ (80003fc <DWT_Init+0x58>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	4a13      	ldr	r2, [pc, #76]	@ (80003fc <DWT_Init+0x58>)
 80003ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003b2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80003b4:	4b11      	ldr	r3, [pc, #68]	@ (80003fc <DWT_Init+0x58>)
 80003b6:	68db      	ldr	r3, [r3, #12]
 80003b8:	4a10      	ldr	r2, [pc, #64]	@ (80003fc <DWT_Init+0x58>)
 80003ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003be:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <DWT_Init+0x5c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000400 <DWT_Init+0x5c>)
 80003c6:	f023 0301 	bic.w	r3, r3, #1
 80003ca:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000400 <DWT_Init+0x5c>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000400 <DWT_Init+0x5c>)
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003d8:	4b09      	ldr	r3, [pc, #36]	@ (8000400 <DWT_Init+0x5c>)
 80003da:	2200      	movs	r2, #0
 80003dc:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003de:	bf00      	nop
    __ASM volatile ("NOP");
 80003e0:	bf00      	nop
    __ASM volatile ("NOP");
 80003e2:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80003e4:	4b06      	ldr	r3, [pc, #24]	@ (8000400 <DWT_Init+0x5c>)
 80003e6:	685b      	ldr	r3, [r3, #4]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	bf0c      	ite	eq
 80003ec:	2301      	moveq	r3, #1
 80003ee:	2300      	movne	r3, #0
 80003f0:	b2db      	uxtb	r3, r3
}
 80003f2:	4618      	mov	r0, r3
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	e000edf0 	.word	0xe000edf0
 8000400:	e0001000 	.word	0xe0001000

08000404 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000404:	480d      	ldr	r0, [pc, #52]	@ (800043c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000406:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000408:	f7ff ffc6 	bl	8000398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800040c:	480c      	ldr	r0, [pc, #48]	@ (8000440 <LoopForever+0x6>)
  ldr r1, =_edata
 800040e:	490d      	ldr	r1, [pc, #52]	@ (8000444 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000410:	4a0d      	ldr	r2, [pc, #52]	@ (8000448 <LoopForever+0xe>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000414:	e002      	b.n	800041c <LoopCopyDataInit>

08000416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041a:	3304      	adds	r3, #4

0800041c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800041c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800041e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000420:	d3f9      	bcc.n	8000416 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000422:	4a0a      	ldr	r2, [pc, #40]	@ (800044c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000424:	4c0a      	ldr	r4, [pc, #40]	@ (8000450 <LoopForever+0x16>)
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000428:	e001      	b.n	800042e <LoopFillZerobss>

0800042a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800042c:	3204      	adds	r2, #4

0800042e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800042e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000430:	d3fb      	bcc.n	800042a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000432:	f000 f811 	bl	8000458 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000436:	f7ff ff61 	bl	80002fc <main>

0800043a <LoopForever>:

LoopForever:
  b LoopForever
 800043a:	e7fe      	b.n	800043a <LoopForever>
  ldr   r0, =_estack
 800043c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000444:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000448:	080004c0 	.word	0x080004c0
  ldr r2, =_sbss
 800044c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000450:	2000001c 	.word	0x2000001c

08000454 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000454:	e7fe      	b.n	8000454 <ADC_IRQHandler>
	...

08000458 <__libc_init_array>:
 8000458:	b570      	push	{r4, r5, r6, lr}
 800045a:	4d0d      	ldr	r5, [pc, #52]	@ (8000490 <__libc_init_array+0x38>)
 800045c:	4c0d      	ldr	r4, [pc, #52]	@ (8000494 <__libc_init_array+0x3c>)
 800045e:	1b64      	subs	r4, r4, r5
 8000460:	10a4      	asrs	r4, r4, #2
 8000462:	2600      	movs	r6, #0
 8000464:	42a6      	cmp	r6, r4
 8000466:	d109      	bne.n	800047c <__libc_init_array+0x24>
 8000468:	4d0b      	ldr	r5, [pc, #44]	@ (8000498 <__libc_init_array+0x40>)
 800046a:	4c0c      	ldr	r4, [pc, #48]	@ (800049c <__libc_init_array+0x44>)
 800046c:	f000 f818 	bl	80004a0 <_init>
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	10a4      	asrs	r4, r4, #2
 8000474:	2600      	movs	r6, #0
 8000476:	42a6      	cmp	r6, r4
 8000478:	d105      	bne.n	8000486 <__libc_init_array+0x2e>
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000480:	4798      	blx	r3
 8000482:	3601      	adds	r6, #1
 8000484:	e7ee      	b.n	8000464 <__libc_init_array+0xc>
 8000486:	f855 3b04 	ldr.w	r3, [r5], #4
 800048a:	4798      	blx	r3
 800048c:	3601      	adds	r6, #1
 800048e:	e7f2      	b.n	8000476 <__libc_init_array+0x1e>
 8000490:	080004b8 	.word	0x080004b8
 8000494:	080004b8 	.word	0x080004b8
 8000498:	080004b8 	.word	0x080004b8
 800049c:	080004bc 	.word	0x080004bc

080004a0 <_init>:
 80004a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a2:	bf00      	nop
 80004a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004a6:	bc08      	pop	{r3}
 80004a8:	469e      	mov	lr, r3
 80004aa:	4770      	bx	lr

080004ac <_fini>:
 80004ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ae:	bf00      	nop
 80004b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004b2:	bc08      	pop	{r3}
 80004b4:	469e      	mov	lr, r3
 80004b6:	4770      	bx	lr
