0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sim_1/new/exp_3_tb.v,1650988014,verilog,,,,exp_3_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/controller.v,1650382535,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/debounce.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,controller,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/debounce.v,1650290833,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/display_7seg.v,,debounce,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/display_7seg.v,1650293332,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/exp_3.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,display_7seg,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/exp_3.v,1650967780,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/frequency_divider.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,exp_3,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/frequency_divider.v,1650381538,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/note_gen.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,1650290849,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/note_gen.v,1650382256,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/onepulse.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,note_gen,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/onepulse.v,1650290840,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/segment7.v,,onepulse,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/segment7.v,1650293360,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/segment7_frequency_divider.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,segment7,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/segment7_frequency_divider.v,1650293353,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/speaker_control.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,segment7_frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/speaker_control.v,1650291971,verilog,,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sim_1/new/exp_3_tb.v,D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/global.v,speaker_control,,,,,,,,
