# From Nand To Tetris

## Project1 - Boolean Logic

### 1. Implementation of NOT Gate from NAND Gate

<img src="images/image-20240817102838237.png" alt="image-20240817102838237" style="zoom:50%;" />

**About Not gate**

- Why? input signalì„ reverseí•œë‹¤. Manipulation, Inverter
- What? If the input is 1 (high), the output is 0 (low), and if the input is 0 (low), the output is 1 (high).
  - **Interface of Not Gate** <img src="images/image-20240817105423561.png" alt="image-20240817105423561" style="zoom:50%;" />

- How? í•˜ë‚˜ì˜ NAND Gateë¥¼ ì´ìš©í•˜ì—¬ êµ¬í˜„í•œë‹¤.
  - **HDL of Not Gate**: <img src="images/image-20240817103308647.png" alt="image-20240817103308647" style="zoom:50%;" />



---

### 2. Implementation of AND Gate from NAND Gate

<img src="images/image-20240817104552722.png" alt="image-20240817104552722" style="zoom:50%;" />

**About And Gate**

- Why? ë‘˜ ì´ìƒì˜ inputì— ëŒ€í•˜ì—¬ and operationì„ ìˆ˜í–‰í•˜ê¸° ìœ„í•¨ì´ë‹¤.
  - Boolean expression of AND gate: `ğ‘‹.ğ‘Œ=ğ‘`

- What? 
  - **Interface**![image-20240817110914267](images/image-20240817110914267.png)

- How? ë‘ ê°œì˜ `NOT`(ë˜ëŠ” `NAND`) Gateë¥¼ ì´ìš©í•˜ì—¬ êµ¬í˜„í•œë‹¤.
  - **HDL**![image-20240817110957182](images/image-20240817110957182.png)

- related: 
  - `NAND` Gate: NAND(A, B)



---

### 3. Implementation of OR Gate from NAND Gate

![image-20240817113302471](images/image-20240817113302471.png)

**About OR Gate**

- Why?

- What?
  - Interface ![image-20240817113405485](images/image-20240817113405485.png)

- How?
  - HDL ![image-20240817113440336](images/image-20240817113440336.png)



---

### 4. Implementation of XOR Gate from NAND Gate

![image-20240817113506208](images/image-20240817113506208.png)

**About XOR Gate**

- Why?

- What?
  - Interface ![image-20240817113530772](images/image-20240817113530772.png)

- How?
  - HDL ![image-20240817113545615](images/image-20240817113545615.png)

