

================================================================
== Vivado HLS Report for 'jedi_concat_float_float_concat_1_struct_s'
================================================================
* Date:           Sun Jul 18 16:02:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.633 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2145666|  2145666| 10.728 ms | 10.728 ms |  2145666|  2145666|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  1072832|  1072832|     67052|          -|          -|     16|    no    |
        | + Loop 1.1  |    67050|    67050|         3|          -|          -|  22350|    no    |
        |- Loop 2     |  1072832|  1072832|     67052|          -|          -|     16|    no    |
        | + Loop 2.1  |    67050|    67050|         3|          -|          -|  22350|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %.loopexit" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ 0, %0 ], [ %add_ln78, %.loopexit.loopexit ]" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.56ns)   --->   "%add_ln78 = add i19 %phi_mul, 22350" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 13 'add' 'add_ln78' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.63ns)   --->   "%icmp_ln78 = icmp eq i5 %i_0, -16" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 14 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.34ns)   --->   "%i = add i5 %i_0, 1" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader1.preheader, label %.preheader2.preheader" [../../nnet_utils/nnet_jedi.h:78]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.60ns)   --->   "br label %.preheader2" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 18 'br' <Predicate = (!icmp_ln78)> <Delay = 0.60>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader1" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 19 'br' <Predicate = (icmp_ln78)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i15 [ %j, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.66ns)   --->   "%icmp_ln79 = icmp eq i15 %j_0, -10418" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 21 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22350, i64 22350, i64 22350)"   --->   Operation 22 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.58ns)   --->   "%j = add i15 %j_0, 1" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %.loopexit.loopexit, label %1" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i15 %j_0 to i19" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 25 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.56ns)   --->   "%add_ln80 = add i19 %phi_mul, %zext_ln80" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 26 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i19 %add_ln80 to i64" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 27 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr [357600 x float]* %data1, i64 0, i64 %zext_ln80_2" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 28 'getelementptr' 'data1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 29 'load' 'data1_load' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [715200 x float]* %res, i64 0, i64 %zext_ln80_2" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 31 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 32 'load' 'data1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_4 : Operation 33 [2/2] (1.15ns)   --->   "store float %data1_load, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 34 [1/2] (1.15ns)   --->   "store float %data1_load, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:80]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader2" [../../nnet_utils/nnet_jedi.h:79]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.63>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_2, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 36 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i19 [ %add_ln87, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 37 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.56ns)   --->   "%add_ln87 = add i19 %phi_mul1, 22350" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 38 'add' 'add_ln87' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.63ns)   --->   "%icmp_ln87 = icmp eq i5 %i1_0, -16" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 39 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.34ns)   --->   "%i_2 = add i5 %i1_0, 1" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 41 'add' 'i_2' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %3, label %.preheader.preheader" [../../nnet_utils/nnet_jedi.h:87]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.10ns)   --->   "%xor_ln89 = xor i5 %i1_0, -16" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 43 'xor' 'xor_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.10> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %xor_ln89 to i20" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 44 'zext' 'zext_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln89 = mul i20 %zext_ln89, 22350" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 45 'mul' 'mul_ln89' <Predicate = (!icmp_ln87)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (0.60ns)   --->   "br label %.preheader" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 46 'br' <Predicate = (!icmp_ln87)> <Delay = 0.60>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_jedi.h:93]   --->   Operation 47 'ret' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.72>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%j2_0 = phi i15 [ %j_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.66ns)   --->   "%icmp_ln88 = icmp eq i15 %j2_0, -10418" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 49 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22350, i64 22350, i64 22350)"   --->   Operation 50 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.58ns)   --->   "%j_2 = add i15 %j2_0, 1" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 51 'add' 'j_2' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader1.loopexit, label %2" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i15 %j2_0 to i20" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 53 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i15 %j2_0 to i19" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 54 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.56ns)   --->   "%add_ln89 = add i19 %phi_mul1, %zext_ln89_5" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 55 'add' 'add_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i19 %add_ln89 to i64" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 56 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr [357600 x float]* %data2, i64 0, i64 %zext_ln89_6" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 57 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.55ns)   --->   "%add_ln89_2 = add i20 %mul_ln89, %zext_ln89_4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 58 'add' 'add_ln89_2' <Predicate = (!icmp_ln88)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [2/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 59 'load' 'data2_load' <Predicate = (!icmp_ln88)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 60 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i20 %add_ln89_2 to i64" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 61 'zext' 'zext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%res_addr_49 = getelementptr [715200 x float]* %res, i64 0, i64 %zext_ln89_7" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 62 'getelementptr' 'res_addr_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 63 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_8 : Operation 64 [2/2] (1.15ns)   --->   "store float %data2_load, float* %res_addr_49, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>

State 9 <SV = 5> <Delay = 1.15>
ST_9 : Operation 65 [1/2] (1.15ns)   --->   "store float %data2_load, float* %res_addr_49, align 4" [../../nnet_utils/nnet_jedi.h:89]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 715200> <RAM>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [../../nnet_utils/nnet_jedi.h:88]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln78     (br               ) [ 0111110000]
i_0         (phi              ) [ 0010000000]
phi_mul     (phi              ) [ 0011110000]
add_ln78    (add              ) [ 0111110000]
icmp_ln78   (icmp             ) [ 0011110000]
empty       (speclooptripcount) [ 0000000000]
i           (add              ) [ 0111110000]
br_ln78     (br               ) [ 0000000000]
br_ln79     (br               ) [ 0011110000]
br_ln87     (br               ) [ 0011111111]
j_0         (phi              ) [ 0001000000]
icmp_ln79   (icmp             ) [ 0011110000]
empty_51    (speclooptripcount) [ 0000000000]
j           (add              ) [ 0011110000]
br_ln79     (br               ) [ 0000000000]
zext_ln80   (zext             ) [ 0000000000]
add_ln80    (add              ) [ 0000000000]
zext_ln80_2 (zext             ) [ 0000100000]
data1_addr  (getelementptr    ) [ 0000100000]
br_ln0      (br               ) [ 0111110000]
res_addr    (getelementptr    ) [ 0000010000]
data1_load  (load             ) [ 0000010000]
store_ln80  (store            ) [ 0000000000]
br_ln79     (br               ) [ 0011110000]
i1_0        (phi              ) [ 0000001000]
phi_mul1    (phi              ) [ 0000001111]
add_ln87    (add              ) [ 0010001111]
icmp_ln87   (icmp             ) [ 0000001111]
empty_52    (speclooptripcount) [ 0000000000]
i_2         (add              ) [ 0010001111]
br_ln87     (br               ) [ 0000000000]
xor_ln89    (xor              ) [ 0000000000]
zext_ln89   (zext             ) [ 0000000000]
mul_ln89    (mul              ) [ 0000000111]
br_ln88     (br               ) [ 0000001111]
ret_ln93    (ret              ) [ 0000000000]
j2_0        (phi              ) [ 0000000100]
icmp_ln88   (icmp             ) [ 0000001111]
empty_53    (speclooptripcount) [ 0000000000]
j_2         (add              ) [ 0000001111]
br_ln88     (br               ) [ 0000000000]
zext_ln89_4 (zext             ) [ 0000000000]
zext_ln89_5 (zext             ) [ 0000000000]
add_ln89    (add              ) [ 0000000000]
zext_ln89_6 (zext             ) [ 0000000000]
data2_addr  (getelementptr    ) [ 0000000010]
add_ln89_2  (add              ) [ 0000000010]
br_ln0      (br               ) [ 0010001111]
zext_ln89_7 (zext             ) [ 0000000000]
res_addr_49 (getelementptr    ) [ 0000000001]
data2_load  (load             ) [ 0000000001]
store_ln89  (store            ) [ 0000000000]
br_ln88     (br               ) [ 0000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="data1_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="19" slack="0"/>
<pin id="36" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="19" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data1_load/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="res_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="19" slack="1"/>
<pin id="49" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/4 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="20" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/4 store_ln89/8 "/>
</bind>
</comp>

<comp id="59" class="1004" name="data2_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="19" slack="0"/>
<pin id="63" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/7 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="19" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data2_load/7 "/>
</bind>
</comp>

<comp id="72" class="1004" name="res_addr_49_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="20" slack="0"/>
<pin id="76" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_49/8 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_0_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="1"/>
<pin id="83" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_0_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="phi_mul_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="19" slack="1"/>
<pin id="94" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="19" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="j_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="1"/>
<pin id="106" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="j_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="15" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i1_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i1_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/6 "/>
</bind>
</comp>

<comp id="126" class="1005" name="phi_mul1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="19" slack="1"/>
<pin id="128" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="phi_mul1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/6 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j2_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="1"/>
<pin id="140" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j2_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln78_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln78_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="5" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln79_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="0"/>
<pin id="169" dir="0" index="1" bw="15" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln80_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="15" slack="0"/>
<pin id="181" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln80_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="1"/>
<pin id="185" dir="0" index="1" bw="15" slack="0"/>
<pin id="186" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln80_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="19" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_2/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln87_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="19" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln87_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln89_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln89_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln88_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="j_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln89_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_4/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln89_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_5/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln89_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="19" slack="1"/>
<pin id="244" dir="0" index="1" bw="15" slack="0"/>
<pin id="245" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln89_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="19" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_6/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln89_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="20" slack="1"/>
<pin id="255" dir="0" index="1" bw="15" slack="0"/>
<pin id="256" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln89_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="20" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_7/8 "/>
</bind>
</comp>

<comp id="262" class="1007" name="mul_ln89_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="20" slack="0"/>
<pin id="265" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln89/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="add_ln78_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="19" slack="0"/>
<pin id="270" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="15" slack="0"/>
<pin id="286" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln80_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="data1_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="19" slack="1"/>
<pin id="296" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="res_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="20" slack="1"/>
<pin id="301" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="data1_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="add_ln87_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="19" slack="0"/>
<pin id="311" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="mul_ln89_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="1"/>
<pin id="324" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln89 "/>
</bind>
</comp>

<comp id="330" class="1005" name="j_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="15" slack="0"/>
<pin id="332" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="data2_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="19" slack="1"/>
<pin id="337" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="add_ln89_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="20" slack="1"/>
<pin id="342" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="res_addr_49_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="20" slack="1"/>
<pin id="347" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="res_addr_49 "/>
</bind>
</comp>

<comp id="350" class="1005" name="data2_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="28" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="39" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="58"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="80"><net_src comp="72" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="96" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="85" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="85" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="108" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="108" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="108" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="92" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="198"><net_src comp="130" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="119" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="119" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="119" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="142" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="142" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="142" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="142" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="126" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="257"><net_src comp="234" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="266"><net_src comp="218" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="149" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="279"><net_src comp="161" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="287"><net_src comp="173" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="292"><net_src comp="189" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="297"><net_src comp="32" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="302"><net_src comp="45" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="307"><net_src comp="39" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="312"><net_src comp="194" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="320"><net_src comp="206" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="325"><net_src comp="262" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="333"><net_src comp="228" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="338"><net_src comp="59" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="343"><net_src comp="253" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="348"><net_src comp="72" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="353"><net_src comp="66" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 5 8 9 }
 - Input state : 
	Port: jedi_concat<float, float, concat_1_struct> : data1 | {3 4 }
	Port: jedi_concat<float, float, concat_1_struct> : data2 | {7 8 }
  - Chain level:
	State 1
	State 2
		add_ln78 : 1
		icmp_ln78 : 1
		i : 1
		br_ln78 : 2
	State 3
		icmp_ln79 : 1
		j : 1
		br_ln79 : 2
		zext_ln80 : 1
		add_ln80 : 2
		zext_ln80_2 : 3
		data1_addr : 4
		data1_load : 5
	State 4
		store_ln80 : 1
	State 5
	State 6
		add_ln87 : 1
		icmp_ln87 : 1
		i_2 : 1
		br_ln87 : 2
		xor_ln89 : 1
		zext_ln89 : 1
		mul_ln89 : 2
	State 7
		icmp_ln88 : 1
		j_2 : 1
		br_ln88 : 2
		zext_ln89_4 : 1
		zext_ln89_5 : 1
		add_ln89 : 2
		zext_ln89_6 : 3
		data2_addr : 4
		add_ln89_2 : 2
		data2_load : 5
	State 8
		res_addr_49 : 1
		store_ln89 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln78_fu_149  |    0    |    0    |    19   |
|          |      i_fu_161      |    0    |    0    |    6    |
|          |      j_fu_173      |    0    |    0    |    15   |
|          |   add_ln80_fu_183  |    0    |    0    |    19   |
|    add   |   add_ln87_fu_194  |    0    |    0    |    19   |
|          |     i_2_fu_206     |    0    |    0    |    6    |
|          |     j_2_fu_228     |    0    |    0    |    15   |
|          |   add_ln89_fu_242  |    0    |    0    |    19   |
|          |  add_ln89_2_fu_253 |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln78_fu_155  |    0    |    0    |    11   |
|   icmp   |  icmp_ln79_fu_167  |    0    |    0    |    13   |
|          |  icmp_ln87_fu_200  |    0    |    0    |    11   |
|          |  icmp_ln88_fu_222  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln89_fu_212  |    0    |    0    |    5    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln89_fu_262  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln80_fu_179  |    0    |    0    |    0    |
|          | zext_ln80_2_fu_189 |    0    |    0    |    0    |
|          |  zext_ln89_fu_218  |    0    |    0    |    0    |
|   zext   | zext_ln89_4_fu_234 |    0    |    0    |    0    |
|          | zext_ln89_5_fu_238 |    0    |    0    |    0    |
|          | zext_ln89_6_fu_248 |    0    |    0    |    0    |
|          | zext_ln89_7_fu_258 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   191   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln78_reg_268 |   19   |
|  add_ln87_reg_309 |   19   |
| add_ln89_2_reg_340|   20   |
| data1_addr_reg_294|   19   |
| data1_load_reg_304|   32   |
| data2_addr_reg_335|   19   |
| data2_load_reg_350|   32   |
|    i1_0_reg_115   |    5   |
|     i_0_reg_81    |    5   |
|    i_2_reg_317    |    5   |
|     i_reg_276     |    5   |
|    j2_0_reg_138   |   15   |
|    j_0_reg_104    |   15   |
|    j_2_reg_330    |   15   |
|     j_reg_284     |   15   |
|  mul_ln89_reg_322 |   20   |
|  phi_mul1_reg_126 |   19   |
|   phi_mul_reg_92  |   19   |
|res_addr_49_reg_345|   20   |
|  res_addr_reg_299 |   20   |
|zext_ln80_2_reg_289|   64   |
+-------------------+--------+
|       Total       |   402  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_52 |  p0  |   4  |  20  |   80   ||    21   |
| grp_access_fu_52 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_66 |  p0  |   2  |  19  |   38   ||    9    |
|  phi_mul_reg_92  |  p0  |   2  |  19  |   38   ||    9    |
| phi_mul1_reg_126 |  p0  |   2  |  19  |   38   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   360  ||  3.675  ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   191  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   78   |
|  Register |    -   |    -   |   402  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   402  |   269  |
+-----------+--------+--------+--------+--------+
