#summary Architecture specific notes for AMD Interlagos

= Introduction =

AMD processors support 6 general purpose counters and 4 uncore counters which are 48 bit wide.
There are no fixed counters as on Intel processors.

= Performance groups =

You can get a recent list with likwid-perfctr -a .

BRANCH: Branch prediction miss rate/ratio<br>
CACHE: Data cache miss rate/ratio<br>
CPI: Cycles per instruction<br>
DATA: Load to store ratio<br>
FLOPS_DP: Double Precision MFlops/s<br>
FLOPS_SP: Single Precision MFlops/s<br>
FPU_EXCEPTION: Floating point exceptions<br>
ICACHE: Instruction cache miss rate/ratio<br>
L2: L2 cache bandwidth in MBytes/s<br>
L2CACHE: L2 cache miss rate/ratio<br>
L3: L3 cache bandwidth in MBytes/s<br>
L3CACHE: L3 cache miss rate/ratio<br>
LINKS: Bandwidth on the Hypertransport links<br>
MEM: Main memory bandwidth in MBytes/s<br>
NUMA: Read/Write Events between the ccNUMA nodes<br>

= Counters =

6 General Purpose Counters: PMC0, PMC1, PMC2, PMC3, PMC4, PMC5.

4 Uncore Counters: UPMC0, UPMC1, UPMC2, UPMC3.

= Events =

This architecture has 514 events.
You can get a recent event list with likwid-perfctr -e .

Event tags (tag, id, umask, counters):


FPU_PIPE_ASSIGNMENT_PIPE_0, 0x0, 0x1, PMC3 <br>
FPU_PIPE_ASSIGNMENT_PIPE_1, 0x0, 0x2, PMC3 <br>
FPU_PIPE_ASSIGNMENT_PIPE_2, 0x0, 0x4, PMC3 <br>
FPU_PIPE_ASSIGNMENT_PIPE_3, 0x0, 0x8, PMC3 <br>
FPU_PIPE_ASSIGNMENT_DUAL_PIPE_0, 0x0, 0x10, PMC3 <br>
FPU_PIPE_ASSIGNMENT_DUAL_PIPE_1, 0x0, 0x20, PMC3 <br>
FPU_PIPE_ASSIGNMENT_DUAL_PIPE_2, 0x0, 0x40, PMC3 <br>
FPU_PIPE_ASSIGNMENT_DUAL_PIPE_3, 0x0, 0x80, PMC3 <br>
FP_SCHEDULER_EMPTY, 0x1, 0x0, PMC <br>
RETIRED_FLOPS_DOUBLE_MULTADD, 0x3, 0x80, PMC3 <br>
RETIRED_FLOPS_DOUBLE_DIV, 0x3, 0x40, PMC3 <br>
RETIRED_FLOPS_DOUBLE_MUL, 0x3, 0x20, PMC3 <br>
RETIRED_FLOPS_DOUBLE_ADD, 0x3, 0x10, PMC3 <br>
RETIRED_FLOPS_DOUBLE_ALL, 0x3, 0xF0, PMC3 <br>
RETIRED_FLOPS_SINGLE_MULTADD, 0x3, 0x8, PMC3 <br>
RETIRED_FLOPS_SINGLE_DIV, 0x3, 0x4, PMC3 <br>
RETIRED_FLOPS_SINGLE_MUL, 0x3, 0x2, PMC3 <br>
RETIRED_FLOPS_SINGLE_ADD, 0x3, 0x1, PMC3 <br>
RETIRED_FLOPS_SINGLE_ALL, 0x3, 0xF, PMC3 <br>
MOV_SCALAR_OPT_SSE_MOV, 0x4, 0x0, PMC3 <br>
MOV_SCALAR_OPT_SSE_MOV_ELIM, 0x4, 0x1, PMC3 <br>
MOV_SCALAR_OPT_OPS_OPT, 0x4, 0x2, PMC3 <br>
MOV_SCALAR_OPT_SCALAR_OPS, 0x4, 0x4, PMC3 <br>
RETIRED_SERIALIZING_OPS_SSE_BOTTOM, 0x5, 0x0, PMC3|PMC4|PMC5 <br>
RETIRED_SERIALIZING_OPS_SSE_CONTROL_MISPRED, 0x5, 0x1, PMC3|PMC4|PMC5 <br>
RETIRED_SERIALIZING_OPS_X87_BOTTOM, 0x5, 0x2, PMC3|PMC4|PMC5 <br>
RETIRED_SERIALIZING_OPS_X87_CONTROL_MISPRED, 0x5, 0x4, PMC3|PMC4|PMC5 <br>
CYCLES_BOTTOM_OP, 0x6, 0x0, PMC3|PMC4|PMC5 <br>
SEGMENT_REGISTER_LOADS_ES, 0x20, 0x0, PMC <br>
SEGMENT_REGISTER_LOADS_CS, 0x20, 0x1, PMC <br>
SEGMENT_REGISTER_LOADS_SS, 0x20, 0x2, PMC <br>
SEGMENT_REGISTER_LOADS_DS, 0x20, 0x4, PMC <br>
SEGMENT_REGISTER_LOADS_FS, 0x20, 0x10, PMC <br>
SEGMENT_REGISTER_LOADS_GS, 0x20, 0x20, PMC <br>
SEGMENT_REGISTER_LOADS_HS, 0x20, 0x40, PMC <br>
PIPELINE_RESTART_SELFMOD_CODE, 0x21, 0x0, PMC <br>
PIPELINE_RESTART_PROBE_HIT, 0x22, 0x0, PMC <br>
LOAD_STORE_QUEUE_FULL_LOAD, 0x23, 0x1, PMC0|PMC1|PMC2 <br>
LOAD_STORE_QUEUE_FULL_STORE, 0x23, 0x2, PMC0|PMC1|PMC2 <br>
LOCKED_OPERATION_CYCLES_NON_SPEC_CACHE_MISS, 0x24, 0x8, PMC <br>
LOCKED_OPERATION_CYCLES_NON_SPEC, 0x24, 0x4, PMC <br>
LOCKED_OPERATION_LOCKED_INSTR, 0x24, 0x1, PMC <br>
CLFLUSH_RETIRED, 0x26, 0x0, PMC <br>
CPUID_RETIRED, 0x27, 0x0, PMC <br>
LS_DISPATCH_LOADS, 0x29, 0x1, PMC <br>
LS_DISPATCH_STORES, 0x29, 0x2, PMC <br>
LS_DISPATCH_LOAD_OP_STORES, 0x29, 0x4, PMC <br>
CANCELED_STORE_FORWARD, 0x2A, 0x1, PMC <br>
SMI_RECEIVED, 0x2B, 0x0, PMC <br>
CLFLUSH_EXECUTED, 0x30, 0x0, PMC <br>
DATA_CACHE_ACCESSES, 0x40, 0x0, PMC <br>
DATA_CACHE_MISSES_STREAMING, 0x41, 0x2, PMC <br>
DATA_CACHE_MISSES_ALL, 0x41, 0x1, PMC <br>
DATA_CACHE_REFILLS_VALID, 0x42, 0x1, PMC <br>
DATA_CACHE_REFILLS_INVALID, 0x42, 0x2, PMC <br>
DATA_CACHE_REFILLS_ERROR, 0x42, 0x8, PMC <br>
DATA_CACHE_REFILLS_ALL, 0x42, 0xF, PMC <br>
DATA_CACHE_REFILLS_SYSTEM, 0x43, 0x0, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_HIT_4KB_DATA, 0x45, 0x1, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_HIT_2MB_DATA, 0x45, 0x2, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_HIT_1GB_DATA, 0x45, 0x4, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_HIT_4KB_INSTR, 0x45, 0x10, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_HIT_2MB_INSTR, 0x45, 0x20, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_HIT_1GB_INSTR, 0x45, 0x40, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_MISS_4KB_DATA, 0x46, 0x1, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_MISS_2MB_DATA, 0x46, 0x2, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_MISS_1GB_DATA, 0x46, 0x4, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_MISS_4KB_INSTR, 0x46, 0x10, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_MISS_2MB_INSTR, 0x46, 0x20, PMC0|PMC1|PMC2 <br>
UNIFIED_TLB_MISS_1GB_INSTR, 0x46, 0x40, PMC0|PMC1|PMC2 <br>
MISALIGNED_ACCESS, 0x47, 0x0, PMC <br>
PREFETCH_INSTR_DISPATCHED_LOAD, 0x4B, 0x1, PMC <br>
PREFETCH_INSTR_DISPATCHED_STORE, 0x4B, 0x2, PMC <br>
PREFETCH_INSTR_DISPATCHED_NTA, 0x4B, 0x4, PMC <br>
INEFFECTIVE_PREFETCHES_HIT_L1, 0x52, 0x0, PMC <br>
INEFFECTIVE_PREFETCHES_HIT_L2, 0x52, 0x8, PMC <br>
MEMORY_REQUESTS_UC, 0x65, 0x1, PMC0|PMC1|PMC2 <br>
MEMORY_REQUESTS_WC, 0x65, 0x2, PMC0|PMC1|PMC2 <br>
MEMORY_REQUESTS_WCSS, 0x65, 0x80, PMC0|PMC1|PMC2 <br>
DATA_PREFETCHER, 0x67, 0x2, PMC0|PMC1|PMC2 <br>
RESPONSE_ON_CACHE_REFILLS_EXCLUSIVE, 0x6C, 0x1, PMC0|PMC1|PMC2 <br>
RESPONSE_ON_CACHE_REFILLS_MODIFIED, 0x6C, 0x2, PMC0|PMC1|PMC2 <br>
RESPONSE_ON_CACHE_REFILLS_SHARED, 0x6C, 0x4, PMC0|PMC1|PMC2 <br>
RESPONSE_ON_CACHE_REFILLS_OWNED, 0x6C, 0x8, PMC0|PMC1|PMC2 <br>
RESPONSE_ON_CACHE_REFILLS_ERROR, 0x6C, 0x10, PMC0|PMC1|PMC2 <br>
RESPONSE_ON_CACHE_REFILLS_MODIFIED_UNWRITTEN, 0x6C, 0x20, PMC0|PMC1|PMC2 <br>
OCTWORDS_WRITTEN, 0x6D, 0x1, PMC0|PMC1|PMC2 <br>
CACHE_CROSS_INVALIDATES_DC_IC, 0x75, 0x1, PMC0|PMC1|PMC2 <br>
CACHE_CROSS_INVALIDATES_DC_DC, 0x75, 0x2, PMC0|PMC1|PMC2 <br>
CACHE_CROSS_INVALIDATES_IC_IC, 0x75, 0x4, PMC0|PMC1|PMC2 <br>
CACHE_CROSS_INVALIDATES_IC_DC, 0x75, 0x8, PMC0|PMC1|PMC2 <br>
CPU_CLOCKS_UNHALTED, 0x76, 0x0, PMC0|PMC1|PMC2 <br>
REQUESTS_TO_L2_IC_FILL, 0x7D, 0x1, PMC0|PMC1|PMC2 <br>
REQUESTS_TO_L2_DC_FILL, 0x7D, 0x2, PMC0|PMC1|PMC2 <br>
REQUESTS_TO_L2_TLB_FILL, 0x7D, 0x4, PMC0|PMC1|PMC2 <br>
REQUESTS_TO_L2_NB_PROBE, 0x7D, 0x8, PMC0|PMC1|PMC2 <br>
REQUESTS_TO_L2_CANCELED, 0x7D, 0x10, PMC0|PMC1|PMC2 <br>
REQUESTS_TO_L2_PREFETCH_REQ, 0x7D, 0x40, PMC0|PMC1|PMC2 <br>
L2_CACHE_MISS_IC_FILL, 0x7E, 0x1, PMC0|PMC1|PMC2 <br>
L2_CACHE_MISS_DC_FILL, 0x7E, 0x2, PMC0|PMC1|PMC2 <br>
L2_CACHE_MISS_TLB_WALK, 0x7E, 0x4, PMC0|PMC1|PMC2 <br>
L2_CACHE_MISS_PREFETCH_REQ, 0x7E, 0x10, PMC0|PMC1|PMC2 <br>
L2_FILL_WB_FILL, 0x7F, 0x1, PMC0|PMC1|PMC2 <br>
L2_FILL_WB_WB, 0x7F, 0x2, PMC0|PMC1|PMC2 <br>
L2_FILL_WB_WB_CLEAN, 0x7F, 0x4, PMC0|PMC1|PMC2 <br>
PAGE_SPLINTERING_GUEST, 0x165, 0x1, PMC0|PMC1|PMC2 <br>
PAGE_SPLINTERING_OTHER, 0x165, 0x2, PMC0|PMC1|PMC2 <br>
PAGE_SPLINTERING_HOST, 0x165, 0x4, PMC0|PMC1|PMC2 <br>
L2_PREFETCHER_TRIGGER_LOAD, 0x16C, 0x1, PMC0|PMC1|PMC2 <br>
L2_PREFETCHER_TRIGGER_STORE, 0x16C, 0x2, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_FETCHES, 0x80, 0x0, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_MISSES, 0x81, 0x0, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_L2_REFILLS, 0x82, 0x0, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_SYSTEM_REFILLS, 0x83, 0x0, PMC0|PMC1|PMC2 <br>
ITLB_L1_MISS_L2_HIT, 0x84, 0x0, PMC0|PMC1|PMC2 <br>
ITLB_L1_MISS_L2_MISS_4KB, 0x85, 0x1, PMC0|PMC1|PMC2 <br>
ITLB_L1_MISS_L2_MISS_2MB, 0x85, 0x2, PMC0|PMC1|PMC2 <br>
ITLB_L1_MISS_L2_MISS_1GB, 0x85, 0x4, PMC0|PMC1|PMC2 <br>
PIPELINE_RESTART_DUE_TO_ISB, 0x86, 0x0, PMC0|PMC1|PMC2 <br>
INSTRUCTION_FETCH_STALL, 0x87, 0x0, PMC0|PMC1|PMC2 <br>
RETURN_STACK_HITS, 0x88, 0x0, PMC0|PMC1|PMC2 <br>
RETURN_STACK_OVERFLOWS, 0x89, 0x0, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_VICTIMS, 0x8B, 0x0, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_LINES_INVALIDATED_NON_SMC_MISSED, 0x8C, 0x8, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_LINES_INVALIDATED_NON_SMC_HIT, 0x8C, 0x4, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_LINES_INVALIDATED_SMC_MISSED, 0x8C, 0x2, PMC0|PMC1|PMC2 <br>
INSTRUCTION_CACHE_LINES_INVALIDATED_SMC_HIT, 0x8C, 0x1, PMC0|PMC1|PMC2 <br>
ITLB_RELOADS, 0x99, 0x0, PMC0|PMC1|PMC2 <br>
ITLB_RELOADS_ABORTED, 0x9A, 0x0, PMC0|PMC1|PMC2 <br>
RETIRED_INSTRUCTIONS, 0xC0, 0x0, PMC <br>
RETIRED_UOPS, 0xC1, 0x0, PMC <br>
RETIRED_BRANCH_INSTR, 0xC2, 0x0, PMC <br>
RETIRED_MISPREDICTED_BRANCH_INSTR, 0xC3, 0x0, PMC <br>
RETIRED_TAKEN_BRANCH_INSTR, 0xC4, 0x0, PMC <br>
RETIRED_TAKEN_MISPREDICTED_BRANCH_INSTR, 0xC5, 0x0, PMC <br>
RETIRED_FAR_CONTROL_TRANSFERS, 0xC6, 0x0, PMC <br>
RETIRED_BRANCH_RESYNCS, 0xC7, 0x0, PMC <br>
RETIRED_NEAR_RETURNS, 0xC8, 0x0, PMC <br>
RETIRED_NEAR_RETURNS_MISPRED, 0xC9, 0x0, PMC <br>
RETIRED_INDIRECT_BRANCHES_MISPRED, 0xCA, 0x0, PMC <br>
RETIRED_FP_INSTRUCTIONS_X87, 0xCB, 0x1, PMC <br>
RETIRED_FP_INSTRUCTIONS_MMX, 0xCB, 0x2, PMC <br>
RETIRED_FP_INSTRUCTIONS_SSE, 0xCB, 0x4, PMC <br>
RETIRED_FP_INSTRUCTIONS_ALL, 0xCB, 0x7, PMC <br>
INTERRUPTS_MASKED_CYCLES, 0xCD, 0x0, PMC <br>
INTERRUPTS_TAKEN, 0xCF, 0x0, PMC <br>
DECODER_EMPTY, 0xD0, 0x0, PMC0|PMC1|PMC2 <br>
DISPATCH_STALLS, 0xD1, 0x0, PMC0|PMC1|PMC2 <br>
MICROSEQ_STALL_SERIALIZATION, 0xD3, 0x0, PMC0|PMC1|PMC2 <br>
DISPATCH_STALL_INSTRUCTION_RETIRED_Q_FULL, 0xD5, 0x0, PMC0|PMC1|PMC2 <br>
DISPATCH_STALL_INTEGER_SCHED_Q_FULL, 0xD6, 0x0, PMC0|PMC1|PMC2 <br>
DISPATCH_STALL_FP_SCHED_Q_FULL, 0xD7, 0x0, PMC0|PMC1|PMC2 <br>
DISPATCH_STALL_LDQ_FULL, 0xD8, 0x0, PMC0|PMC1|PMC2 <br>
MICROSEQ_STALL_WAITING_ALL_QUIT, 0xD9, 0x0, PMC0|PMC1|PMC2 <br>
FPU_EXCEPTION_TOTAL_MICROFAULTS, 0xDB, 0x1, PMC <br>
FPU_EXCEPTION_TOTAL_MICROTRAPS, 0xDB, 0x2, PMC <br>
FPU_EXCEPTION_INT2EXT_FAULTS, 0xDB, 0x4, PMC <br>
FPU_EXCEPTION_EXT2INT_FAULTS, 0xDB, 0x8, PMC <br>
FPU_EXCEPTION_BYPASS_FAULTS, 0xDB, 0x10, PMC <br>
FPU_EXCEPTION_ALL, 0xDB, 0x1F, PMC <br>
DISPATCH_STALL_STQ_FULL, 0xD8, 0x0, PMC <br>
UNC_DRAM_ACCESSES_DCT0_PAGE_HIT, 0xE0, 0x1, UPMC <br>
UNC_DRAM_ACCESSES_DCT0_PAGE_MISS, 0xE0, 0x2, UPMC <br>
UNC_DRAM_ACCESSES_DCT0_PAGE_CONFLICT, 0xE0, 0x4, UPMC <br>
UNC_DRAM_ACCESSES_DCT0_ALL, 0xE0, 0x7, UPMC <br>
UNC_DRAM_ACCESSES_DCT1_PAGE_HIT, 0xE0, 0x8, UPMC <br>
UNC_DRAM_ACCESSES_DCT1_PAGE_MISS, 0xE0, 0x10, UPMC <br>
UNC_DRAM_ACCESSES_DCT1_PAGE_CONFLICT, 0xE0, 0x22, UPMC <br>
UNC_DRAM_ACCESSES_DCT1_ALL, 0xE0, 0x38, UPMC <br>
UNC_DRAM_ACCESSES_ALL, 0xE0, 0x3F, UPMC <br>
UNC_DRAM_CONTROLLER_PAGETABLE_OVERFLOW_DCT0, 0xE1, 0x1, UPMC <br>
UNC_DRAM_CONTROLLER_PAGETABLE_OVERFLOW_DCT1, 0xE1, 0x2, UPMC <br>
UNC_MEMORY_CONTROLLER_DRAM_SLOTS_MISSING_DCT0, 0xE2, 0x1, UPMC <br>
UNC_MEMORY_CONTROLLER_DRAM_SLOTS_MISSING_DCT1, 0xE2, 0x2, UPMC <br>
UNC_MEMORY_CONTROLLER_TURNAROUNDS_DCT0_DIMM, 0xE3, 0x1, UPMC <br>
UNC_MEMORY_CONTROLLER_TURNAROUNDS_DCT0_READ_TO_WRITE, 0xE3, 0x2, UPMC <br>
UNC_MEMORY_CONTROLLER_TURNAROUNDS_DCT0_WRITE_TO_READ, 0xE3, 0x4, UPMC <br>
UNC_MEMORY_CONTROLLER_TURNAROUNDS_DCT1_DIMM, 0xE3, 0x8, UPMC <br>
UNC_MEMORY_CONTROLLER_TURNAROUNDS_DCT1_READ_TO_WRITE, 0xE3, 0x10, UPMC <br>
UNC_MEMORY_CONTROLLER_TURNAROUNDS_DCT1_WRITE_TO_READ, 0xE3, 0x20, UPMC <br>
UNC_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION_MEM_HIGH, 0xE4, 0x1, UPMC <br>
UNC_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION_MEM_MED, 0xE4, 0x2, UPMC <br>
UNC_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION_DCT0_DCQ, 0xE4, 0x4, UPMC <br>
UNC_MEMORY_CONTROLLER_BYPASS_COUNTER_SATURATION_DCT1_DCQ, 0xE4, 0x8, UPMC <br>
UNC_THERMAL_STATUS_HTC_TRIP_POINT_CROSSED, 0xE8, 0x4, UPMC <br>
UNC_THERMAL_STATUS_HTCP_INACTIVE, 0xE8, 0x20, UPMC <br>
UNC_THERMAL_STATUS_HTCP_ACTIVE, 0xE8, 0x40, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_LOCAL_CPU_MEM, 0xE9, 0xA8, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_LOCAL_CPU_IO, 0xE9, 0xA4, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_LOCAL_IO_MEM, 0xE9, 0xA2, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_LOCAL_IO_IO, 0xE9, 0xA1, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_REMOTE_CPU_MEM, 0xE9, 0x98, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_REMOTE_CPU_IO, 0xE9, 0x94, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_REMOTE_IO_MEM, 0xE9, 0x92, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_LOCAL_REMOTE_IO_IO, 0xE9, 0x91, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_REMOTE_LOCAL_CPU_IO, 0xE9, 0x64, UPMC <br>
UNC_CPU_REQUEST_TO_MEMORY_REMOTE_LOCAL_IO_IO, 0xE9, 0x61, UPMC <br>
UNC_CACHE_BLOCK_COMMANDS_VICTIM_BLOCK, 0xEA, 0x1, UPMC <br>
UNC_CACHE_BLOCK_COMMANDS_READ_BLOCK, 0xEA, 0x2, UPMC <br>
UNC_CACHE_BLOCK_COMMANDS_READ_BLOCK_SHARED, 0xEA, 0x4, UPMC <br>
UNC_CACHE_BLOCK_COMMANDS_READ_BLOCK_MODIFIED, 0xEA, 0x8, UPMC <br>
UNC_CACHE_BLOCK_COMMANDS_CHANGE_TO_DIRTY, 0xEA, 0x10, UPMC <br>
UNC_SIZED_COMMANDS_NP_WR_BYTE, 0xEB, 0x1, UPMC <br>
UNC_SIZED_COMMANDS_NP_WR_DW, 0xEB, 0x2, UPMC <br>
UNC_SIZED_COMMANDS_P_WR_BYTE, 0xEB, 0x4, UPMC <br>
UNC_SIZED_COMMANDS_P_WR_DW, 0xEB, 0x8, UPMC <br>
UNC_SIZED_COMMANDS_RE_BYTE, 0xEB, 0x10, UPMC <br>
UNC_SIZED_COMMANDS_RE_DW, 0xEB, 0x20, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_PROBE_MISS, 0xEC, 0x1, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_PROBE_HIT_CLEAN, 0xEC, 0x2, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_PROBE_HIT_DIRTY_WITHOUT_CANCEL, 0xEC, 0x4, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_PROBE_HIT_DIRTY_WITH_CANCEL, 0xEC, 0x8, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_UPSTREAM_DISPLAY_READS, 0xEC, 0x10, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_UPSTREAM_NON_DISPLAY_READS, 0xEC, 0x20, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_UPSTREAM_ISOC_WRITED, 0xEC, 0x40, UPMC <br>
UNC_PROBE_RESPONSES_UPSTREAM_REQUESTS_UPSTREAM_NON_ISOC_WRITES, 0xEC, 0x80, UPMC <br>
UNC_GART_EVENTS_APERTURE_HIT_CPU, 0xEE, 0x1, UPMC <br>
UNC_GART_EVENTS_APERTURE_HIT_IO, 0xEE, 0x2, UPMC <br>
UNC_GART_EVENTS_MISS, 0xEE, 0x4, UPMC <br>
UNC_GART_EVENTS_REQUEST_WALK, 0xEE, 0x8, UPMC <br>
UNC_GART_EVENTS_MULTIPLE_WALK, 0xEE, 0x80, UPMC <br>
UNC_LINK_TRANSMIT_BW_L0_USE, 0xF6, 0x17, UPMC <br>
UNC_LINK_TRANSMIT_BW_L0_NOP, 0xF6, 0x8, UPMC <br>
UNC_LINK_TRANSMIT_BW_L1_USE, 0xF7, 0x17, UPMC <br>
UNC_LINK_TRANSMIT_BW_L1_NOP, 0xF7, 0x8, UPMC <br>
UNC_LINK_TRANSMIT_BW_L2_USE, 0xF8, 0x17, UPMC <br>
UNC_LINK_TRANSMIT_BW_L2_NOP, 0xF8, 0x8, UPMC <br>
UNC_LINK_TRANSMIT_BW_L3_USE, 0x1F9, 0x17, UPMC <br>
UNC_LINK_TRANSMIT_BW_L3_NOP, 0x1F9, 0x8, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_0, 0x1E0, 0x1, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_1, 0x1E0, 0x2, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_2, 0x1E0, 0x4, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_3, 0x1E0, 0x8, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_4, 0x1E0, 0x10, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_5, 0x1E0, 0x20, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_6, 0x1E0, 0x40, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_7, 0x1E0, 0x80, UPMC <br>
UNC_CPU_TO_DRAM_LOCAL_TO_ALL, 0x1E0, 0xFF, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_0, 0x1E1, 0x1, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_1, 0x1E1, 0x2, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_2, 0x1E1, 0x4, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_3, 0x1E1, 0x8, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_4, 0x1E1, 0x10, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_5, 0x1E1, 0x20, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_6, 0x1E1, 0x40, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_7, 0x1E1, 0x80, UPMC <br>
UNC_IO_TO_DRAM_LOCAL_TO_ALL, 0x1E1, 0xFF, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_TO_0, 0x1E2, 0x11, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_MOD_TO_0, 0x1E2, 0x12, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_SHARED_TO_0, 0x1E2, 0x14, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_DIRTY_TO_0, 0x1E2, 0x18, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_ALL_TO_0, 0x1E2, 0x1F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_TO_1, 0x1E2, 0x21, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_MOD_TO_1, 0x1E2, 0x22, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_SHARED_TO_1, 0x1E2, 0x24, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_DIRTY_TO_1, 0x1E2, 0x28, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_ALL_TO_1, 0x1E2, 0x2F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_TO_2, 0x1E2, 0x41, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_MOD_TO_2, 0x1E2, 0x42, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_SHARED_TO_2, 0x1E2, 0x44, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_DIRTY_TO_2, 0x1E2, 0x48, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_ALL_TO_3, 0x1E2, 0x4F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_TO_3, 0x1E2, 0x81, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_MOD_TO_3, 0x1E2, 0x82, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_READ_SHARED_TO_3, 0x1E2, 0x84, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_DIRTY_TO_3, 0x1E2, 0x88, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_A_ALL_TO_3, 0x1E2, 0x8F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_TO_0, 0x1E3, 0x11, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_MOD_TO_0, 0x1E3, 0x12, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_SHARED_TO_0, 0x1E3, 0x14, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_DIRTY_TO_0, 0x1E3, 0x18, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_ALL_TO_0, 0x1E3, 0x1F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_TO_1, 0x1E3, 0x21, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_MOD_TO_1, 0x1E3, 0x22, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_SHARED_TO_1, 0x1E3, 0x24, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_DIRTY_TO_1, 0x1E3, 0x28, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_ALL_TO_1, 0x1E3, 0x2F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_TO_2, 0x1E3, 0x41, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_MOD_TO_2, 0x1E3, 0x42, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_SHARED_TO_2, 0x1E3, 0x44, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_DIRTY_TO_2, 0x1E3, 0x48, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_ALL_TO_2, 0x1E3, 0x4F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_TO_3, 0x1E3, 0x81, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_MOD_TO_3, 0x1E3, 0x82, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_READ_SHARED_TO_3, 0x1E3, 0x84, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_DIRTY_TO_3, 0x1E3, 0x88, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_A_ALL_TO_3, 0x1E3, 0x8F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_TO_4, 0x1E4, 0x11, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_MOD_TO_4, 0x1E4, 0x12, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_SHARED_TO_4, 0x1E4, 0x14, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_DIRTY_TO_4, 0x1E4, 0x18, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_ALL_TO_4, 0x1E4, 0x1F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_TO_5, 0x1E4, 0x21, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_MOD_TO_5, 0x1E4, 0x22, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_SHARED_TO_5, 0x1E4, 0x24, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_DIRTY_TO_5, 0x1E4, 0x28, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_ALL_TO_5, 0x1E4, 0x2F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_TO_6, 0x1E4, 0x41, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_MOD_TO_6, 0x1E4, 0x42, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_SHARED_TO_6, 0x1E4, 0x44, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_DIRTY_TO_6, 0x1E4, 0x48, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_ALL_TO_6, 0x1E4, 0x4F, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_TO_7, 0x1E4, 0x81, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_MOD_TO_7, 0x1E4, 0x82, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_READ_SHARED_TO_7, 0x1E4, 0x84, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_DIRTY_TO_7, 0x1E4, 0x88, UPMC <br>
UNC_CPU_READ_CMD_LATENCY_B_ALL_TO_7, 0x1E4, 0x8F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_TO_4, 0x1E5, 0x11, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_MOD_TO_4, 0x1E5, 0x12, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_SHARED_TO_4, 0x1E5, 0x14, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_DIRTY_TO_4, 0x1E5, 0x18, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_ALL_TO_4, 0x1E5, 0x1F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_TO_5, 0x1E5, 0x21, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_MOD_TO_5, 0x1E5, 0x22, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_SHARED_TO_5, 0x1E5, 0x24, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_DIRTY_TO_5, 0x1E5, 0x28, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_ALL_TO_5, 0x1E5, 0x2F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_TO_6, 0x1E5, 0x41, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_MOD_TO_6, 0x1E5, 0x42, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_SHARED_TO_6, 0x1E5, 0x44, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_DIRTY_TO_6, 0x1E5, 0x48, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_ALL_TO_6, 0x1E5, 0x4F, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_TO_7, 0x1E5, 0x81, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_MOD_TO_7, 0x1E5, 0x82, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_READ_SHARED_TO_7, 0x1E5, 0x84, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_DIRTY_TO_7, 0x1E5, 0x88, UPMC <br>
UNC_CPU_READ_CMD_REQUESTS_B_ALL_TO_7, 0x1E5, 0x8F, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_0, 0x1E6, 0x11, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_0, 0x1E6, 0x12, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_0, 0x1E6, 0x14, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_0, 0x1E6, 0x17, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_4, 0x1E6, 0x19, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_4, 0x1E6, 0x1A, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_4, 0x1E6, 0x1C, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_4, 0x1E6, 0x1F, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_1, 0x1E6, 0x21, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_1, 0x1E6, 0x22, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_1, 0x1E6, 0x24, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_1, 0x1E6, 0x27, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_5, 0x1E6, 0x29, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_5, 0x1E6, 0x2A, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_5, 0x1E6, 0x2C, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_5, 0x1E6, 0x2F, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_2, 0x1E6, 0x41, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_2, 0x1E6, 0x42, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_2, 0x1E6, 0x44, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_2, 0x1E6, 0x47, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_6, 0x1E6, 0x49, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_6, 0x1E6, 0x4A, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_6, 0x1E6, 0x4C, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_6, 0x1E6, 0x4F, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_3, 0x1E6, 0x81, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_3, 0x1E6, 0x82, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_3, 0x1E6, 0x84, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_3, 0x1E6, 0x87, UPMC <br>
UNC_CPU_CMD_LATENCY_READ_TO_7, 0x1E6, 0x89, UPMC <br>
UNC_CPU_CMD_LATENCY_WRITE_TO_7, 0x1E6, 0x8A, UPMC <br>
UNC_CPU_CMD_LATENCY_VICTIM_TO_7, 0x1E6, 0x8C, UPMC <br>
UNC_CPU_CMD_LATENCY_ALL_TO_7, 0x1E6, 0x8F, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_0, 0x1E7, 0x11, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_0, 0x1E7, 0x12, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_0, 0x1E7, 0x14, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_0, 0x1E7, 0x17, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_4, 0x1E7, 0x19, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_4, 0x1E7, 0x1A, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_4, 0x1E7, 0x1C, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_4, 0x1E7, 0x1F, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_1, 0x1E7, 0x21, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_1, 0x1E7, 0x22, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_1, 0x1E7, 0x24, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_1, 0x1E7, 0x27, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_5, 0x1E7, 0x29, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_5, 0x1E7, 0x2A, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_5, 0x1E7, 0x2C, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_5, 0x1E7, 0x2F, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_2, 0x1E7, 0x41, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_2, 0x1E7, 0x42, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_2, 0x1E7, 0x44, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_2, 0x1E7, 0x47, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_6, 0x1E7, 0x49, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_6, 0x1E7, 0x4A, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_6, 0x1E7, 0x4C, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_6, 0x1E7, 0x4F, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_3, 0x1E7, 0x81, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_3, 0x1E7, 0x82, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_3, 0x1E7, 0x84, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_3, 0x1E7, 0x87, UPMC <br>
UNC_CPU_CMD_REQUESTS_READ_TO_7, 0x1E7, 0x89, UPMC <br>
UNC_CPU_CMD_REQUESTS_WRITE_TO_7, 0x1E7, 0x8A, UPMC <br>
UNC_CPU_CMD_REQUESTS_VICTIM_TO_7, 0x1E7, 0x8C, UPMC <br>
UNC_CPU_CMD_REQUESTS_ALL_TO_7, 0x1E7, 0x8F, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_WRITE_REQ_DCT, 0x1F0, 0x1, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_READ_REQ_DCT, 0x1F0, 0x2, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_PREFETCH_REQ_DCT, 0x1F0, 0x4, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_32_SIZED_WRITES, 0x1F0, 0x8, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_64_SIZED_WRITES, 0x1F0, 0x10, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_32_SIZED_READS, 0x1F0, 0x20, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_64_SIZED_READS, 0x1F0, 0x40, UPMC <br>
UNC_MEMORY_CONTROLLER_REQUESTS_READ_WHILE_WRITE, 0x1F0, 0x80, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_0, 0x4E0, 0x7, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_1, 0x4E0, 0x17, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_2, 0x4E0, 0x27, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_3, 0x4E0, 0x37, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_4, 0x4E0, 0x47, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_5, 0x4E0, 0x57, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_6, 0x4E0, 0x67, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_7, 0x4E0, 0x77, UPMC <br>
UNC_READ_REQ_TO_L3_ALL, 0x4E0, 0xF7, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_0_PREF, 0x4E0, 0xF, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_1_PREF, 0x4E0, 0x1F, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_2_PREF, 0x4E0, 0x2F, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_3_PREF, 0x4E0, 0x3F, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_4_PREF, 0x4E0, 0x4F, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_5_PREF, 0x4E0, 0x5F, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_6_PREF, 0x4E0, 0x6F, UPMC <br>
UNC_READ_REQ_TO_L3_CORE_7_PREF, 0x4E0, 0x7F, UPMC <br>
UNC_READ_REQ_TO_L3_ALL_PREF, 0x4E0, 0xFF, UPMC <br>
UNC_L3_CACHE_MISS_CORE_0, 0x4E1, 0x7, UPMC <br>
UNC_L3_CACHE_MISS_CORE_1, 0x4E1, 0x17, UPMC <br>
UNC_L3_CACHE_MISS_CORE_2, 0x4E1, 0x27, UPMC <br>
UNC_L3_CACHE_MISS_CORE_3, 0x4E1, 0x37, UPMC <br>
UNC_L3_CACHE_MISS_CORE_4, 0x4E1, 0x47, UPMC <br>
UNC_L3_CACHE_MISS_CORE_5, 0x4E1, 0x57, UPMC <br>
UNC_L3_CACHE_MISS_CORE_6, 0x4E1, 0x67, UPMC <br>
UNC_L3_CACHE_MISS_CORE_7, 0x4E1, 0x77, UPMC <br>
UNC_L3_CACHE_MISS_ALL, 0x4E1, 0xF7, UPMC <br>
UNC_L3_CACHE_MISS_CORE_0_PREF, 0x4E1, 0xF, UPMC <br>
UNC_L3_CACHE_MISS_CORE_1_PREF, 0x4E1, 0x1F, UPMC <br>
UNC_L3_CACHE_MISS_CORE_2_PREF, 0x4E1, 0x2F, UPMC <br>
UNC_L3_CACHE_MISS_CORE_3_PREF, 0x4E1, 0x3F, UPMC <br>
UNC_L3_CACHE_MISS_CORE_4_PREF, 0x4E1, 0x4F, UPMC <br>
UNC_L3_CACHE_MISS_CORE_5_PREF, 0x4E1, 0x5F, UPMC <br>
UNC_L3_CACHE_MISS_CORE_6_PREF, 0x4E1, 0x6F, UPMC <br>
UNC_L3_CACHE_MISS_CORE_7_PREF, 0x4E1, 0x7F, UPMC <br>
UNC_L3_CACHE_MISS_ALL_PREF, 0x4E1, 0xFF, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_0_M, 0x4E2, 0x8, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_1_M, 0x4E2, 0x18, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_2_M, 0x4E2, 0x28, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_3_M, 0x4E2, 0x38, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_4_M, 0x4E2, 0x48, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_5_M, 0x4E2, 0x58, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_6_M, 0x4E2, 0x68, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_7_M, 0x4E2, 0x78, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_ALL_M, 0x4E2, 0xF8, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_0_O, 0x4E2, 0x4, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_1_O, 0x4E2, 0x14, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_2_O, 0x4E2, 0x24, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_3_O, 0x4E2, 0x34, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_4_O, 0x4E2, 0x44, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_5_O, 0x4E2, 0x54, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_6_O, 0x4E2, 0x64, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_7_O, 0x4E2, 0x74, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_ALL_O, 0x4E2, 0xF4, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_0_E, 0x4E2, 0x2, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_1_E, 0x4E2, 0x12, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_2_E, 0x4E2, 0x22, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_3_E, 0x4E2, 0x32, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_4_E, 0x4E2, 0x42, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_5_E, 0x4E2, 0x52, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_6_E, 0x4E2, 0x62, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_7_E, 0x4E2, 0x72, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_ALL_E, 0x4E2, 0xF2, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_0_S, 0x4E2, 0x1, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_1_S, 0x4E2, 0x11, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_2_S, 0x4E2, 0x21, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_3_S, 0x4E2, 0x31, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_4_S, 0x4E2, 0x41, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_5_S, 0x4E2, 0x51, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_6_S, 0x4E2, 0x61, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_7_S, 0x4E2, 0x71, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_ALL_S, 0x4E2, 0xF1, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_0_MOES, 0x4E2, 0xF, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_1_MOES, 0x4E2, 0x1F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_2_MOES, 0x4E2, 0x2F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_3_MOES, 0x4E2, 0x3F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_4_MOES, 0x4E2, 0x4F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_5_MOES, 0x4E2, 0x5F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_6_MOES, 0x4E2, 0x6F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_CORE_7_MOES, 0x4E2, 0x7F, UPMC <br>
UNC_L3_FILLS_BY_L2_EVICTS_ALL_MOES, 0x4E2, 0xFF, UPMC <br>
UNC_L3_EVICTS_M, 0x4E3, 0x8, UPMC <br>
UNC_L3_EVICTS_O, 0x4E3, 0x4, UPMC <br>
UNC_L3_EVICTS_E, 0x4E3, 0x2, UPMC <br>
UNC_L3_EVICTS_S, 0x4E3, 0x1, UPMC <br>
UNC_L3_EVICTS_MOES, 0x4E3, 0xF, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_0, 0x4ED, 0x1, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_1, 0x4ED, 0x11, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_2, 0x4ED, 0x21, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_3, 0x4ED, 0x31, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_4, 0x4ED, 0x41, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_5, 0x4ED, 0x51, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_6, 0x4ED, 0x61, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_CORE_7, 0x4ED, 0x71, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLK_ALL, 0x4ED, 0xF1, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_0, 0x4ED, 0x2, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_1, 0x4ED, 0x12, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_2, 0x4ED, 0x22, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_3, 0x4ED, 0x32, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_4, 0x4ED, 0x42, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_5, 0x4ED, 0x52, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_6, 0x4ED, 0x62, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_CORE_7, 0x4ED, 0x72, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKS_ALL, 0x4ED, 0xF2, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_0, 0x4ED, 0x4, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_1, 0x4ED, 0x14, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_2, 0x4ED, 0x24, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_3, 0x4ED, 0x34, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_4, 0x4ED, 0x44, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_5, 0x4ED, 0x54, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_6, 0x4ED, 0x64, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_CORE_7, 0x4ED, 0x74, UPMC <br>
UNC_L3_NON_CANCEL_READ_REQUESTS_RDBLKM_ALL, 0x4ED, 0xF4, UPMC <br>
UNC_L3_LATENCY_CYCLE_COUNT, 0x4EF, 0x1, UPMC <br>
UNC_L3_LATENCY_REQUEST_COUNT, 0x4EF, 0x2, UPMC <br>
