<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='954' ll='956' type='unsigned int llvm::GCNSubtarget::getMaxNumSGPRs(unsigned int WavesPerEU, bool Addressable) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='952'>/// \returns Maximum number of SGPRs that meets the given number of waves per
  /// execution unit requirement supported by the subtarget.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='721' u='c' c='_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='722' u='c' c='_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='747' u='c' c='_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='813' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='43' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2083' u='c' c='_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE'/>
