the architecture assigns physical addresses for processor registers to provide:<BR>&#8226; event entry points, as vectors<BR>&#8226; system control and configuration.