// Seed: 2730808479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  id_15(
      1'b0
  );
  wire id_16;
  tri0 id_17, id_18;
  wire id_19 = 1;
  wire id_20, id_21;
  assign id_11 = 1'b0;
  logic [7:0][1  -  1  -  1  <  1] id_22 (
      id_13,
      1'b0 | id_18,
      1,
      1,
      1,
      id_11
  );
  wire id_23 = id_20;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    output uwire id_13,
    input tri id_14
);
  wire id_16;
  timeunit 1ps; module_0(
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_8 = id_3;
endmodule
