// Seed: 4055225887
module module_0 ();
  wor  id_2 = 1'b0;
  wire id_3;
  if (1) begin : id_4
    wire id_5;
    always @(posedge 1) begin
      assert (1);
    end
    wor id_6 = 1;
  end
  wire id_7;
  wire id_8;
  always repeat (1) @(*) id_2 = id_2;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    input supply0 id_8
);
  assign id_7 = 1;
  module_0(); id_10(
      .id_0(1'b0), .id_1(id_4), .id_2(id_5)
  );
  assign id_7 = 1;
endmodule
