Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X13/Y0/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X19/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1943 LCs used as LUT4 only
Info:      184 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      511 LCs used as DFF only
Info: Packing carries..
Info:       34 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk_proc (fanout 627)
Info: promoting data_mem_inst.memread_SB_LUT4_I3_O[1] [cen] (fanout 49)
Info: promoting data_mem_inst.state_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x5707ad5f

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x75e99dfd

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2676/ 5280    50%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2575 cells, random placement wirelen = 65784.
Info:     at initial placer iter 0, wirelen = 486
Info:     at initial placer iter 1, wirelen = 852
Info:     at initial placer iter 2, wirelen = 744
Info:     at initial placer iter 3, wirelen = 843
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 732, spread = 21669, legal = 23243; time = 0.13s
Info:     at iteration #2, type ALL: wirelen solved = 542, spread = 18484, legal = 20746; time = 0.14s
Info:     at iteration #3, type ALL: wirelen solved = 633, spread = 17368, legal = 19664; time = 0.14s
Info:     at iteration #4, type ALL: wirelen solved = 781, spread = 17524, legal = 18906; time = 0.14s
Info:     at iteration #5, type ALL: wirelen solved = 1234, spread = 18263, legal = 19755; time = 0.13s
Info:     at iteration #6, type ALL: wirelen solved = 1189, spread = 17211, legal = 19215; time = 0.15s
Info:     at iteration #7, type ALL: wirelen solved = 1445, spread = 17050, legal = 18689; time = 0.13s
Info:     at iteration #8, type ALL: wirelen solved = 1658, spread = 17636, legal = 18979; time = 0.12s
Info:     at iteration #9, type ALL: wirelen solved = 1980, spread = 17140, legal = 19085; time = 0.13s
Info:     at iteration #10, type ALL: wirelen solved = 2562, spread = 16576, legal = 18078; time = 0.12s
Info:     at iteration #11, type ALL: wirelen solved = 2707, spread = 16446, legal = 17925; time = 0.13s
Info:     at iteration #12, type ALL: wirelen solved = 2996, spread = 17311, legal = 18387; time = 0.13s
Info:     at iteration #13, type ALL: wirelen solved = 3341, spread = 17655, legal = 18335; time = 0.13s
Info:     at iteration #14, type ALL: wirelen solved = 3495, spread = 17084, legal = 18679; time = 0.12s
Info:     at iteration #15, type ALL: wirelen solved = 3853, spread = 16429, legal = 18423; time = 0.12s
Info:     at iteration #16, type ALL: wirelen solved = 3838, spread = 16446, legal = 17859; time = 0.13s
Info:     at iteration #17, type ALL: wirelen solved = 4316, spread = 16058, legal = 17958; time = 0.13s
Info:     at iteration #18, type ALL: wirelen solved = 4457, spread = 16185, legal = 18126; time = 0.13s
Info:     at iteration #19, type ALL: wirelen solved = 4658, spread = 15933, legal = 16832; time = 0.13s
Info:     at iteration #20, type ALL: wirelen solved = 4866, spread = 16123, legal = 17437; time = 0.12s
Info:     at iteration #21, type ALL: wirelen solved = 4960, spread = 16030, legal = 17358; time = 0.13s
Info:     at iteration #22, type ALL: wirelen solved = 5235, spread = 15164, legal = 17523; time = 0.13s
Info:     at iteration #23, type ALL: wirelen solved = 5375, spread = 16053, legal = 17886; time = 0.13s
Info:     at iteration #24, type ALL: wirelen solved = 5960, spread = 15427, legal = 17575; time = 0.12s
Info: HeAP Placer Time: 4.16s
Info:   of which solving equations: 2.89s
Info:   of which spreading cells: 0.34s
Info:   of which strict legalisation: 0.17s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 19903, wirelen = 16832
Info:   at iteration #5: temp = 0.000000, timing cost = 17339, wirelen = 13941
Info:   at iteration #10: temp = 0.000000, timing cost = 17068, wirelen = 13395
Info:   at iteration #15: temp = 0.000000, timing cost = 16911, wirelen = 13048
Info:   at iteration #20: temp = 0.000000, timing cost = 16874, wirelen = 12885
Info:   at iteration #23: temp = 0.000000, timing cost = 16860, wirelen = 12844 
Info: SA placement time 5.57s

Info: Max frequency for clock               'clk': 14.29 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.16 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk_proc_$glb_clk: 15.75 ns
Info: Max delay posedge clk               -> <async>                  : 22.87 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 64.77 ns
Info: Max delay posedge clk_proc_$glb_clk -> <async>                  : 32.27 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 81.21 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [  7333,  15138) |+
Info: [ 15138,  22943) |*+
Info: [ 22943,  30748) |***+
Info: [ 30748,  38553) |****+
Info: [ 38553,  46358) |*******+
Info: [ 46358,  54163) |********************+
Info: [ 54163,  61968) |*******+
Info: [ 61968,  69773) |************************************************************ 
Info: [ 69773,  77578) |********************************************************+
Info: [ 77578,  85383) |******************************************************+
Info: [ 85383,  93188) |*+
Info: [ 93188, 100993) |*+
Info: [100993, 108798) |+
Info: [108798, 116603) |*+
Info: [116603, 124408) |*+
Info: [124408, 132213) | 
Info: [132213, 140018) |****+
Info: [140018, 147823) |**+
Info: [147823, 155628) |******************************+
Info: [155628, 163433) |******************************+
Info: Checksum: 0x426db6a1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8415 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       38        876 |   38   876 |      7464|       0.28       0.28|
Info:       2000 |      144       1745 |  106   869 |      6595|       0.35       0.63|
Info:       3000 |      338       2551 |  194   806 |      5850|       0.28       0.91|
Info:       4000 |      579       3310 |  241   759 |      5151|       0.36       1.27|
Info:       5000 |      729       4160 |  150   850 |      4399|       0.32       1.60|
Info:       6000 |     1015       4874 |  286   714 |      3791|       0.40       2.00|
Info:       7000 |     1375       5514 |  360   640 |      3358|       0.60       2.60|
Info:       8000 |     1615       6274 |  240   760 |      2725|       0.52       3.12|
Info:       9000 |     1921       6968 |  306   694 |      2190|       0.50       3.62|
Info:      10000 |     2152       7737 |  231   769 |      1599|       0.59       4.21|
Info:      11000 |     2578       8311 |  426   574 |      1302|       0.64       4.85|
Info:      12000 |     3037       8852 |  459   541 |      1040|       0.91       5.76|
Info:      13000 |     3480       9409 |  443   557 |       840|       0.85       6.62|
Info:      14000 |     3901       9988 |  421   579 |       516|       0.82       7.44|
Info:      15000 |     4330      10559 |  429   571 |       208|       1.16       8.60|
Info:      15483 |     4502      10871 |  172   312 |         0|       0.65       9.25|
Info: Routing complete.
Info: Router1 time 9.25s
Info: Checksum: 0xc31b6471

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  4.9  6.3    Net data_out[0] budget 0.000000 ns (3,20) -> (8,9)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:69.13-69.21
Info:  1.2  7.5  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.3    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (8,9) -> (7,9)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:153.15-153.37
Info:  1.2 10.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 12.3    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (7,9) -> (8,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:155.15-155.31
Info:  1.2 13.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.5 17.0    Net data_WrData[0] budget 0.000000 ns (8,9) -> (15,7)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 18.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 21.8    Net processor.alu_mux_out[0] budget 0.000000 ns (15,7) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:131.15-131.26
Info:  0.9 22.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_31_LC.O
Info:  1.8 24.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0] budget 0.000000 ns (11,2) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 25.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 25.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 25.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 25.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 25.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 26.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[4] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 26.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[5] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 26.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[6] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 27.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[7] budget 0.560000 ns (11,3) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 27.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[8] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 28.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[9] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 28.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[10] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 28.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[11] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 28.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[12] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 29.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[13] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 29.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[14] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 30.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[15] budget 0.560000 ns (11,4) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 30.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[16] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 30.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[17] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 31.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 31.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[19] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 31.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[20] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 32.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[21] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 32.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[22] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 33.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[23] budget 0.560000 ns (11,5) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 33.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[24] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 33.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[25] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 33.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[26] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 34.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[27] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 34.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[28] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 34.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[29] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 35.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[30] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 36.5    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (11,6) -> (11,7)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 37.4  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 39.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[31] budget 24.035999 ns (11,7) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 40.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 43.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] budget 3.122000 ns (11,6) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 44.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 46.5    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 47.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  1.8 49.2    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 50.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.O
Info:  1.8 52.1    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 53.0  Source processor.alu_main.ALUOut_SB_LUT4_O_23_LC.O
Info:  3.0 56.0    Net processor.alu_result[0] budget 3.675000 ns (10,3) -> (10,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:135.15-135.25
Info:  1.2 57.2  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 59.6    Net data_addr[0] budget 5.246000 ns (10,11) -> (10,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  toplevel.v:70.13-70.22
Info:  1.3 60.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  3.5 64.4    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (10,13) -> (15,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 65.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  6.0 71.7    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.212000 ns (15,17) -> (5,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info:                Defined in:
Info:                  improved_verilog/data_mem.v:232.6-232.42
Info:  0.1 71.8  Setup data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info: 26.6 ns logic, 45.2 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  2.4  3.8    Net processor.ex_mem_out[142] budget 0.000000 ns (3,15) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:92.16-92.26
Info:  0.9  4.7  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.4    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3[2] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.3  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  2.4  9.7    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (3,13) -> (3,15)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 11.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  3.1 14.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (3,15) -> (4,21)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.9  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.4 19.3    Net processor.mfwd2 budget 0.000000 ns (4,21) -> (5,7)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:159.9-159.14
Info:  0.9 20.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  3.0 23.1    Net processor.mem_fwd2_mux_out[2] budget 0.000000 ns (5,7) -> (8,5)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:155.15-155.31
Info:  1.2 24.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  3.5 27.8    Net data_WrData[2] budget 0.000000 ns (8,5) -> (15,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 29.1  Source processor.alu_mux.out_SB_LUT4_O_29_LC.O
Info:  3.6 32.7    Net processor.alu_mux_out[2] budget 0.000000 ns (15,6) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_21_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:131.15-131.26
Info:  0.9 33.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_21_LC.O
Info:  1.8 35.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2] budget 0.000000 ns (11,2) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.I2
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 35.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 35.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 36.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 36.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[4] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[5] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 37.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[6] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 37.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[7] budget 0.560000 ns (11,3) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 38.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[8] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 38.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[9] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 38.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[10] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 39.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[11] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 39.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[12] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 39.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[13] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 39.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[14] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 40.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[15] budget 0.560000 ns (11,4) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 40.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[16] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 41.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[17] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 41.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 41.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[19] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 42.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[20] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 42.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[21] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 42.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[22] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 43.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[23] budget 0.560000 ns (11,5) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 43.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[24] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 44.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[25] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 44.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[26] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 44.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[27] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 44.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[28] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 45.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[29] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 45.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[30] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 46.9    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (11,6) -> (11,7)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 47.7  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 49.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[31] budget 24.035999 ns (11,7) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 50.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 53.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] budget 3.122000 ns (11,6) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 55.1  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 56.9    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 57.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  1.8 59.5    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 60.7  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.O
Info:  1.8 62.5    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 63.4  Source processor.alu_main.ALUOut_SB_LUT4_O_23_LC.O
Info:  3.0 66.3    Net processor.alu_result[0] budget 3.122000 ns (10,3) -> (10,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:135.15-135.25
Info:  1.2 67.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  1.8 69.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0] budget 3.122000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 70.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 72.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[2] budget 3.122000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 73.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.4 75.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.122000 ns (10,9) -> (9,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 76.8  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 29.1 ns logic, 47.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source processor.pc_adder.i_sbmac16_DSP.O_5
Info:  3.5  3.5    Net processor.pc_adder_out[5] budget 19.590000 ns (0,10) -> (8,6)
Info:                Sink processor.fence_mux.out_SB_LUT4_O_26_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:166.15-166.27
Info:  1.2  4.7  Source processor.fence_mux.out_SB_LUT4_O_26_LC.O
Info:  1.8  6.5    Net processor.fence_mux_out[5] budget 18.983999 ns (8,6) -> (8,6)
Info:                Sink processor.branch_predictor_mux.out_SB_LUT4_O_26_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:85.15-85.28
Info:  1.2  7.7  Source processor.branch_predictor_mux.out_SB_LUT4_O_26_LC.O
Info:  1.8  9.5    Net processor.branch_predictor_mux_out[5] budget 7.119000 ns (8,6) -> (8,6)
Info:                Sink processor.mistaken_branch_mux.out_SB_LUT4_O_26_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:169.15-169.39
Info:  1.2 10.7  Source processor.mistaken_branch_mux.out_SB_LUT4_O_26_LC.O
Info:  3.5 14.2    Net processor.pc_mux0[5] budget 7.118000 ns (8,6) -> (2,5)
Info:                Sink processor.pc_mux.out_SB_LUT4_O_26_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:80.15-80.22
Info:  1.2 15.4  Setup processor.pc_mux.out_SB_LUT4_O_26_LC.I1
Info: 4.9 ns logic, 10.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_29_LC.O
Info:  4.2  5.6    Net data_out[2] budget 0.000000 ns (3,19) -> (5,8)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_29_LC.I2
Info:                Defined in:
Info:                  toplevel.v:69.13-69.21
Info:  1.2  6.8  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_29_LC.O
Info:  1.8  8.6    Net processor.dataMemOut_fwd_mux_out[2] budget 0.000000 ns (5,8) -> (5,7)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_29_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:153.15-153.37
Info:  1.2  9.8  Source processor.mem_fwd1_mux.out_SB_LUT4_O_29_LC.O
Info:  3.0 12.8    Net processor.mem_fwd1_mux_out[2] budget 0.000000 ns (5,7) -> (9,4)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:154.15-154.31
Info:  1.2 14.0  Source processor.wb_fwd1_mux.out_SB_LUT4_O_29_LC.O
Info:  2.4 16.4    Net processor.wb_fwd1_mux_out[2] budget 9.242000 ns (9,4) -> (8,7)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_29_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:156.15-156.30
Info:  1.2 17.6  Source processor.addr_adder_mux.out_SB_LUT4_O_29_LC.O
Info:  4.8 22.4    Net processor.addr_adder_mux_out[2] budget 9.242000 ns (8,7) -> (0,15)
Info:                Sink processor.addr_adder.i_sbmac16_DSP.B_2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:130.15-130.33
Info:  0.1 22.5  Setup processor.addr_adder.i_sbmac16_DSP.B_2
Info: 6.3 ns logic, 16.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  4.9  6.3    Net data_out[0] budget 0.000000 ns (3,20) -> (8,9)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:69.13-69.21
Info:  1.2  7.5  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.3    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (8,9) -> (7,9)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:153.15-153.37
Info:  1.2 10.5  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 12.3    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (7,9) -> (8,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:155.15-155.31
Info:  1.2 13.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.5 17.0    Net data_WrData[0] budget 0.000000 ns (8,9) -> (15,7)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 18.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 21.8    Net processor.alu_mux_out[0] budget 0.000000 ns (15,7) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:131.15-131.26
Info:  0.9 22.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_31_LC.O
Info:  1.8 24.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0] budget 0.000000 ns (11,2) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 25.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 25.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 25.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 25.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 25.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 25.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 26.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[4] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 26.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[5] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 26.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 26.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[6] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 27.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[7] budget 0.560000 ns (11,3) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 27.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 27.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[8] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 28.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[9] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 28.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[10] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 28.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[11] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 28.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[12] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 29.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[13] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 29.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[14] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 30.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[15] budget 0.560000 ns (11,4) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 30.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[16] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 30.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[17] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 31.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 31.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[19] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 31.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[20] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 32.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[21] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 32.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[22] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 33.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[23] budget 0.560000 ns (11,5) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 33.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[24] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 33.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[25] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 33.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[26] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 34.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[27] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 34.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[28] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 34.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[29] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 35.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[30] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 36.5    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (11,6) -> (11,7)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 37.4  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 39.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[31] budget 24.035999 ns (11,7) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 40.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 43.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] budget 3.122000 ns (11,6) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 44.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 46.5    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 47.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  1.8 49.2    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 50.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.O
Info:  1.8 52.1    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 53.0  Source processor.alu_main.ALUOut_SB_LUT4_O_23_LC.O
Info:  3.0 56.0    Net processor.alu_result[0] budget 3.122000 ns (10,3) -> (10,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:135.15-135.25
Info:  1.2 57.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  1.8 59.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0] budget 3.122000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 60.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 62.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[2] budget 3.122000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 62.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.4 65.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.122000 ns (10,9) -> (9,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 66.4  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 27.2 ns logic, 39.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  2.4  3.8    Net processor.ex_mem_out[142] budget 0.000000 ns (3,15) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:92.16-92.26
Info:  0.9  4.7  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.4    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3[2] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.3  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  9.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 10.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.O
Info:  2.4 12.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_O[2] budget 0.000000 ns (3,13) -> (4,15)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  5.3 19.3    Net processor.mfwd1 budget 0.000000 ns (4,15) -> (14,24)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_6_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:158.9-158.14
Info:  0.9 20.2  Source processor.mem_fwd1_mux.out_SB_LUT4_O_6_LC.O
Info:  1.8 21.9    Net processor.mem_fwd1_mux_out[25] budget 0.000000 ns (14,24) -> (14,23)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_6_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:154.15-154.31
Info:  1.2 23.2  Source processor.wb_fwd1_mux.out_SB_LUT4_O_6_LC.O
Info:  3.0 26.1    Net processor.wb_fwd1_mux_out[25] budget 9.242000 ns (14,23) -> (10,22)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_6_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:156.15-156.30
Info:  1.2 27.3  Source processor.addr_adder_mux.out_SB_LUT4_O_6_LC.O
Info:  4.7 32.0    Net processor.addr_adder_mux_out[25] budget 9.242000 ns (10,22) -> (0,15)
Info:                Sink processor.addr_adder.i_sbmac16_DSP.A_9
Info:                Defined in:
Info:                  improved_verilog/cpu.v:130.15-130.33
Info:  0.1 32.1  Setup processor.addr_adder.i_sbmac16_DSP.A_9
Info: 9.0 ns logic, 23.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  2.4  3.8    Net processor.ex_mem_out[142] budget 0.000000 ns (3,15) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:92.16-92.26
Info:  0.9  4.7  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.4    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3[2] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.3  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  2.4  9.7    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[0] budget 0.000000 ns (3,13) -> (3,15)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 11.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  3.1 14.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (3,15) -> (4,21)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.9  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.4 19.3    Net processor.mfwd2 budget 0.000000 ns (4,21) -> (5,7)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:159.9-159.14
Info:  0.9 20.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  3.0 23.1    Net processor.mem_fwd2_mux_out[2] budget 0.000000 ns (5,7) -> (8,5)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  improved_verilog/cpu.v:155.15-155.31
Info:  1.2 24.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_29_LC.O
Info:  3.5 27.8    Net data_WrData[2] budget 0.000000 ns (8,5) -> (15,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_29_LC.I1
Info:                Defined in:
Info:                  toplevel.v:71.13-71.24
Info:  1.2 29.1  Source processor.alu_mux.out_SB_LUT4_O_29_LC.O
Info:  3.6 32.7    Net processor.alu_mux_out[2] budget 0.000000 ns (15,6) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_21_LC.I3
Info:                Defined in:
Info:                  improved_verilog/cpu.v:131.15-131.26
Info:  0.9 33.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_21_LC.O
Info:  1.8 35.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2] budget 0.000000 ns (11,2) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.I2
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 35.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 35.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 36.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 36.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[4] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[5] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 37.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[6] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 37.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[7] budget 0.560000 ns (11,3) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 38.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[8] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 38.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[9] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 38.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[10] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 39.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[11] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 39.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[12] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 39.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[13] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 39.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[14] budget 0.000000 ns (11,4) -> (11,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 40.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[15] budget 0.560000 ns (11,4) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 40.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[16] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 41.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[17] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 41.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[18] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 41.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[19] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 42.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[20] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 42.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[21] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 42.6    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[22] budget 0.000000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.9  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 43.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[23] budget 0.560000 ns (11,5) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 43.7    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[24] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 44.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[25] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 44.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[26] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 44.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[27] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 44.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[28] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 45.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[29] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 45.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[30] budget 0.000000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 46.9    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (11,6) -> (11,7)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 47.7  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 49.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[31] budget 24.035999 ns (11,7) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  improved_verilog/alu.v:152.29-152.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 50.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 53.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0] budget 3.122000 ns (11,6) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 55.1  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 56.9    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 57.8  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  1.8 59.5    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 60.7  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_LC.O
Info:  1.8 62.5    Net processor.alu_main.ALUOut_SB_LUT4_O_28_I1[3] budget 3.122000 ns (10,3) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 63.4  Source processor.alu_main.ALUOut_SB_LUT4_O_23_LC.O
Info:  3.0 66.3    Net processor.alu_result[0] budget 3.675000 ns (10,3) -> (10,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  improved_verilog/cpu.v:135.15-135.25
Info:  1.2 67.6  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  2.4 70.0    Net data_addr[0] budget 5.246000 ns (10,11) -> (10,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  toplevel.v:70.13-70.22
Info:  1.3 71.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  3.5 74.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (10,13) -> (15,17)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 76.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  6.0 82.0    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.212000 ns (15,17) -> (5,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info:                Defined in:
Info:                  improved_verilog/data_mem.v:232.6-232.42
Info:  0.1 82.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_2_DFFLC.CEN
Info: 28.4 ns logic, 53.7 ns routing

Info: Max frequency for clock               'clk': 13.93 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.03 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk_proc_$glb_clk: 15.49 ns
Info: Max delay posedge clk               -> <async>                  : 22.50 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 66.43 ns
Info: Max delay posedge clk_proc_$glb_clk -> <async>                  : 32.11 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 82.15 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  6563,  14370) |+
Info: [ 14370,  22177) |*+
Info: [ 22177,  29984) |**+
Info: [ 29984,  37791) |***+
Info: [ 37791,  45598) |**+
Info: [ 45598,  53405) |*******************+
Info: [ 53405,  61212) |*******+
Info: [ 61212,  69019) |******************************************+
Info: [ 69019,  76826) |******************************************+
Info: [ 76826,  84633) |************************************************************ 
Info: [ 84633,  92440) |+
Info: [ 92440, 100247) |*+
Info: [100247, 108054) |+
Info: [108054, 115861) |*+
Info: [115861, 123668) |*+
Info: [123668, 131475) | 
Info: [131475, 139282) |*+
Info: [139282, 147089) |****+
Info: [147089, 154896) |****************+
Info: [154896, 162703) |**********************************+

Info: Program finished normally.
