Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 14 04:56:41 2023
| Host         : LAPTOP-P9RT7UUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 1379        0.118        0.000                      0                 1379        4.500        0.000                       0                   730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.208        0.000                      0                 1379        0.118        0.000                      0                 1379        4.500        0.000                       0                   730  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/control_unit/FSM_sequential_M_machine_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 2.897ns (29.721%)  route 6.850ns (70.279%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.629 r  datapath/alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.629    datapath/alu/out1_carry__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.868 r  datapath/alu/out1_carry__2/O[2]
                         net (fo=2, routed)           0.577    11.445    datapath/control_unit/M_led_a_q_reg[15]_0[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.302    11.747 r  datapath/control_unit/M_led_a_q[14]_i_2/O
                         net (fo=2, routed)           0.800    12.547    datapath/control_unit/M_led_a_q[14]_i_2_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.671 r  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11/O
                         net (fo=1, routed)           0.736    13.407    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.531 r  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9/O
                         net (fo=10, routed)          0.514    14.045    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.124    14.169 r  datapath/control_unit/FSM_sequential_M_machine_state_q[0]_i_3/O
                         net (fo=1, routed)           0.592    14.761    datapath/control_unit/FSM_sequential_M_machine_state_q[0]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.885 r  datapath/control_unit/FSM_sequential_M_machine_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.885    datapath/control_unit/M_machine_state_d[0]
    SLICE_X49Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.436    14.840    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X49Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.031    15.094    datapath/control_unit/FSM_sequential_M_machine_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/control_unit/FSM_sequential_M_machine_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 2.897ns (29.644%)  route 6.876ns (70.356%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.629 r  datapath/alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.629    datapath/alu/out1_carry__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.868 f  datapath/alu/out1_carry__2/O[2]
                         net (fo=2, routed)           0.577    11.445    datapath/control_unit/M_led_a_q_reg[15]_0[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.302    11.747 f  datapath/control_unit/M_led_a_q[14]_i_2/O
                         net (fo=2, routed)           0.800    12.547    datapath/control_unit/M_led_a_q[14]_i_2_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.671 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11/O
                         net (fo=1, routed)           0.736    13.407    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.531 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9/O
                         net (fo=10, routed)          0.498    14.028    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I0_O)        0.124    14.152 r  datapath/control_unit/FSM_sequential_M_machine_state_q[3]_i_3/O
                         net (fo=1, routed)           0.634    14.787    datapath/control_unit/FSM_sequential_M_machine_state_q[3]_i_3_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.911 r  datapath/control_unit/FSM_sequential_M_machine_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.911    datapath/control_unit/M_machine_state_d[3]
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.437    14.841    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[3]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029    15.132    datapath/control_unit/FSM_sequential_M_machine_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 2.897ns (30.056%)  route 6.742ns (69.944%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.629 r  datapath/alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.629    datapath/alu/out1_carry__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.868 f  datapath/alu/out1_carry__2/O[2]
                         net (fo=2, routed)           0.577    11.445    datapath/control_unit/M_led_a_q_reg[15]_0[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.302    11.747 f  datapath/control_unit/M_led_a_q[14]_i_2/O
                         net (fo=2, routed)           0.800    12.547    datapath/control_unit/M_led_a_q[14]_i_2_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.671 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11/O
                         net (fo=1, routed)           0.736    13.407    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.531 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9/O
                         net (fo=10, routed)          0.514    14.045    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.169 f  datapath/control_unit/FSM_sequential_M_machine_state_q[2]_i_4/O
                         net (fo=1, routed)           0.484    14.653    datapath/control_unit/FSM_sequential_M_machine_state_q[2]_i_4_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.777 r  datapath/control_unit/FSM_sequential_M_machine_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.777    datapath/control_unit/M_machine_state_d[2]
    SLICE_X49Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.436    14.840    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X49Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.029    15.092    datapath/control_unit/FSM_sequential_M_machine_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/control_unit/FSM_sequential_M_machine_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 2.897ns (30.049%)  route 6.744ns (69.951%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.629 r  datapath/alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.629    datapath/alu/out1_carry__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.868 r  datapath/alu/out1_carry__2/O[2]
                         net (fo=2, routed)           0.577    11.445    datapath/control_unit/M_led_a_q_reg[15]_0[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.302    11.747 r  datapath/control_unit/M_led_a_q[14]_i_2/O
                         net (fo=2, routed)           0.800    12.547    datapath/control_unit/M_led_a_q[14]_i_2_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.671 r  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11/O
                         net (fo=1, routed)           0.736    13.407    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.531 r  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9/O
                         net (fo=10, routed)          0.522    14.052    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9_n_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.124    14.176 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_6/O
                         net (fo=1, routed)           0.479    14.655    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_6_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_2/O
                         net (fo=1, routed)           0.000    14.779    datapath/control_unit/M_machine_state_d[5]
    SLICE_X51Y87         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.438    14.842    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[5]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.029    15.108    datapath/control_unit/FSM_sequential_M_machine_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/control_unit/FSM_sequential_M_machine_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.897ns (30.593%)  route 6.573ns (69.407%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.629 r  datapath/alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.629    datapath/alu/out1_carry__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.868 f  datapath/alu/out1_carry__2/O[2]
                         net (fo=2, routed)           0.577    11.445    datapath/control_unit/M_led_a_q_reg[15]_0[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I0_O)        0.302    11.747 f  datapath/control_unit/M_led_a_q[14]_i_2/O
                         net (fo=2, routed)           0.800    12.547    datapath/control_unit/M_led_a_q[14]_i_2_n_0
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.124    12.671 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11/O
                         net (fo=1, routed)           0.736    13.407    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_11_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.531 f  datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9/O
                         net (fo=10, routed)          0.537    14.068    datapath/control_unit/FSM_sequential_M_machine_state_q[5]_i_9_n_0
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.124    14.192 f  datapath/control_unit/FSM_sequential_M_machine_state_q[4]_i_5/O
                         net (fo=1, routed)           0.291    14.484    datapath/control_unit/FSM_sequential_M_machine_state_q[4]_i_5_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    14.608 r  datapath/control_unit/FSM_sequential_M_machine_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.608    datapath/control_unit/M_machine_state_d[4]
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.437    14.841    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[4]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.031    15.134    datapath/control_unit/FSM_sequential_M_machine_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/registers/M_led_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.755ns (30.210%)  route 6.365ns (69.790%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.849 f  datapath/alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.995    11.843    datapath/alu/M_final_c_q_reg[11][1]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.303    12.146 f  datapath/alu/M_led_a_q[0]_i_6/O
                         net (fo=1, routed)           0.290    12.436    datapath/alu/M_led_a_q[0]_i_6_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.560 f  datapath/alu/M_led_a_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.715    datapath/control_unit/M_led_a_q_reg[0]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  datapath/control_unit/M_led_a_q[0]_i_2/O
                         net (fo=2, routed)           0.413    13.251    datapath/control_unit/M_led_a_q[0]_i_2_n_0
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.124    13.375 r  datapath/control_unit/M_led_a_q[0]_i_1/O
                         net (fo=11, routed)          0.882    14.258    datapath/registers/M_led_a_q_reg[15]_0[0]
    SLICE_X54Y84         FDRE                                         r  datapath/registers/M_led_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.436    14.840    datapath/registers/clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  datapath/registers/M_led_a_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.031    15.032    datapath/registers/M_led_a_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/registers/M_led_b_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.755ns (30.015%)  route 6.424ns (69.985%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.849 f  datapath/alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.995    11.843    datapath/alu/M_final_c_q_reg[11][1]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.303    12.146 f  datapath/alu/M_led_a_q[0]_i_6/O
                         net (fo=1, routed)           0.290    12.436    datapath/alu/M_led_a_q[0]_i_6_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.560 f  datapath/alu/M_led_a_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.715    datapath/control_unit/M_led_a_q_reg[0]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  datapath/control_unit/M_led_a_q[0]_i_2/O
                         net (fo=2, routed)           0.413    13.251    datapath/control_unit/M_led_a_q[0]_i_2_n_0
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.124    13.375 r  datapath/control_unit/M_led_a_q[0]_i_1/O
                         net (fo=11, routed)          0.941    14.317    datapath/registers/M_led_a_q_reg[15]_0[0]
    SLICE_X60Y87         FDRE                                         r  datapath/registers/M_led_b_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.504    14.908    datapath/registers/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  datapath/registers/M_led_b_q_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)       -0.024    15.107    datapath/registers/M_led_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/registers/M_timer_display_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 2.755ns (30.551%)  route 6.263ns (69.449%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.849 f  datapath/alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.995    11.843    datapath/alu/M_final_c_q_reg[11][1]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.303    12.146 f  datapath/alu/M_led_a_q[0]_i_6/O
                         net (fo=1, routed)           0.290    12.436    datapath/alu/M_led_a_q[0]_i_6_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.560 f  datapath/alu/M_led_a_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.715    datapath/control_unit/M_led_a_q_reg[0]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  datapath/control_unit/M_led_a_q[0]_i_2/O
                         net (fo=2, routed)           0.413    13.251    datapath/control_unit/M_led_a_q[0]_i_2_n_0
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.124    13.375 r  datapath/control_unit/M_led_a_q[0]_i_1/O
                         net (fo=11, routed)          0.780    14.156    datapath/registers/M_led_a_q_reg[15]_0[0]
    SLICE_X57Y83         FDRE                                         r  datapath/registers/M_timer_display_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.436    14.840    datapath/registers/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  datapath/registers/M_timer_display_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y83         FDRE (Setup_fdre_C_D)       -0.067    14.996    datapath/registers/M_timer_display_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/registers/M_score_1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.755ns (30.250%)  route 6.352ns (69.750%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.849 f  datapath/alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.995    11.843    datapath/alu/M_final_c_q_reg[11][1]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.303    12.146 f  datapath/alu/M_led_a_q[0]_i_6/O
                         net (fo=1, routed)           0.290    12.436    datapath/alu/M_led_a_q[0]_i_6_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.560 f  datapath/alu/M_led_a_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.715    datapath/control_unit/M_led_a_q_reg[0]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  datapath/control_unit/M_led_a_q[0]_i_2/O
                         net (fo=2, routed)           0.413    13.251    datapath/control_unit/M_led_a_q[0]_i_2_n_0
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.124    13.375 r  datapath/control_unit/M_led_a_q[0]_i_1/O
                         net (fo=11, routed)          0.870    14.245    datapath/registers/M_led_a_q_reg[15]_0[0]
    SLICE_X60Y88         FDRE                                         r  datapath/registers/M_score_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.505    14.909    datapath/registers/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  datapath/registers/M_score_1_q_reg[0]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)       -0.031    15.101    datapath/registers/M_score_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/registers/M_led_stop_c_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 2.755ns (30.456%)  route 6.291ns (69.544%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/control_unit/clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  datapath/control_unit/FSM_sequential_M_machine_state_q_reg[1]/Q
                         net (fo=62, routed)          0.899     6.456    datapath/control_unit/M_machine_state_q[1]
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.299     6.755 r  datapath/control_unit/out1_carry_i_39/O
                         net (fo=44, routed)          0.940     7.695    datapath/registers/out1_carry__0_i_16_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.819 r  datapath/registers/out1_carry__0_i_25/O
                         net (fo=1, routed)           0.670     8.490    datapath/registers/out1_carry__0_i_25_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.124     8.614 r  datapath/registers/out1_carry__0_i_19/O
                         net (fo=1, routed)           0.597     9.210    datapath/control_unit/out1_carry__0_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  datapath/control_unit/out1_carry__0_i_4/O
                         net (fo=3, routed)           0.525     9.859    datapath/control_unit/M_final_c_q_reg[7][0]
    SLICE_X53Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.983 r  datapath/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.983    datapath/alu/M_led_a_q_reg[5]_0[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.515 r  datapath/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.515    datapath/alu/out1_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.849 f  datapath/alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.995    11.843    datapath/alu/M_final_c_q_reg[11][1]
    SLICE_X50Y87         LUT4 (Prop_lut4_I0_O)        0.303    12.146 f  datapath/alu/M_led_a_q[0]_i_6/O
                         net (fo=1, routed)           0.290    12.436    datapath/alu/M_led_a_q[0]_i_6_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.560 f  datapath/alu/M_led_a_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.715    datapath/control_unit/M_led_a_q_reg[0]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  datapath/control_unit/M_led_a_q[0]_i_2/O
                         net (fo=2, routed)           0.413    13.251    datapath/control_unit/M_led_a_q[0]_i_2_n_0
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.124    13.375 r  datapath/control_unit/M_led_a_q[0]_i_1/O
                         net (fo=11, routed)          0.809    14.184    datapath/registers/M_led_a_q_reg[15]_0[0]
    SLICE_X52Y84         FDRE                                         r  datapath/registers/M_led_stop_c_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.436    14.840    datapath/registers/clk_IBUF_BUFG
    SLICE_X52Y84         FDRE                                         r  datapath/registers/M_led_stop_c_q_reg[0]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.031    15.046    datapath/registers/M_led_stop_c_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  0.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.560     1.504    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  datapath/random_number_start/random_number/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  datapath/random_number_start/random_number/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.066     1.711    datapath/random_number_start/random_number/M_x_q[31]
    SLICE_X46Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  datapath/random_number_start/random_number/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.756    datapath/random_number_start/random_number/M_w_q[31]_i_1_n_0
    SLICE_X46Y89         FDSE                                         r  datapath/random_number_start/random_number/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.830     2.019    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDSE                                         r  datapath/random_number_start/random_number/M_w_q_reg[31]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X46Y89         FDSE (Hold_fdse_C_D)         0.121     1.638    datapath/random_number_start/random_number/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.560     1.504    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X47Y89         FDSE                                         r  datapath/random_number_start/random_number/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  datapath/random_number_start/random_number/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.098     1.743    datapath/random_number_start/random_number/M_x_q[29]
    SLICE_X46Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  datapath/random_number_start/random_number/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.788    datapath/random_number_start/random_number/M_w_q[21]_i_1_n_0
    SLICE_X46Y89         FDSE                                         r  datapath/random_number_start/random_number/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.830     2.019    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDSE                                         r  datapath/random_number_start/random_number/M_w_q_reg[21]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X46Y89         FDSE (Hold_fdse_C_D)         0.120     1.637    datapath/random_number_start/random_number/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.560     1.504    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X47Y89         FDSE                                         r  datapath/random_number_start/random_number/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  datapath/random_number_start/random_number/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.102     1.747    datapath/random_number_start/random_number/M_x_q[29]
    SLICE_X46Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  datapath/random_number_start/random_number/M_w_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.792    datapath/random_number_start/random_number/M_w_q[29]_i_1_n_0
    SLICE_X46Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.830     2.019    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[29]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     1.638    datapath/random_number_start/random_number/M_w_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_w_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.284%)  route 0.103ns (35.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.558     1.502    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  datapath/random_number_start/random_number/M_w_q_reg[27]/Q
                         net (fo=3, routed)           0.103     1.746    datapath/random_number_start/random_number/M_w_q_reg_n_0_[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  datapath/random_number_start/random_number/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.791    datapath/random_number_start/random_number/M_w_d[8]
    SLICE_X42Y87         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.827     2.016    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[8]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     1.636    datapath/random_number_start/random_number/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_x_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.942%)  route 0.119ns (39.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.559     1.503    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X43Y89         FDRE                                         r  datapath/random_number_start/random_number/M_x_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  datapath/random_number_start/random_number/M_x_q_reg[28]/Q
                         net (fo=2, routed)           0.119     1.763    datapath/random_number_start/random_number/M_x_q[28]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  datapath/random_number_start/random_number/M_w_q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.808    datapath/random_number_start/random_number/M_w_q[28]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.829     2.018    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[28]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.640    datapath/random_number_start/random_number/M_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_x_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.557     1.501    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X40Y86         FDSE                                         r  datapath/random_number_start/random_number/M_x_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  datapath/random_number_start/random_number/M_x_q_reg[19]/Q
                         net (fo=4, routed)           0.125     1.767    datapath/random_number_start/random_number/M_x_q[19]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  datapath/random_number_start/random_number/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.812    datapath/random_number_start/random_number/M_w_q[30]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.826     2.015    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[30]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.637    datapath/random_number_start/random_number/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_z_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.558     1.502    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  datapath/random_number_start/random_number/M_w_q_reg[19]/Q
                         net (fo=4, routed)           0.120     1.763    datapath/random_number_start/random_number/M_random_number_num[19]
    SLICE_X41Y86         FDRE                                         r  datapath/random_number_start/random_number/M_z_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.826     2.015    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  datapath/random_number_start/random_number/M_z_q_reg[19]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.070     1.586    datapath/random_number_start/random_number/M_z_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 datapath/random_number_start/M_seed_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.694%)  route 0.097ns (34.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.560     1.504    datapath/random_number_start/clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  datapath/random_number_start/M_seed_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  datapath/random_number_start/M_seed_q_reg[15]/Q
                         net (fo=2, routed)           0.097     1.742    datapath/random_number_start/random_number/M_seed_q_reg[15]
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  datapath/random_number_start/random_number/M_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.787    datapath/random_number_start/random_number/M_w_d[15]
    SLICE_X45Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.830     2.019    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[15]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.092     1.609    datapath/random_number_start/random_number/M_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_w_q_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.559     1.503    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X40Y89         FDSE                                         r  datapath/random_number_start/random_number/M_w_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  datapath/random_number_start/random_number/M_w_q_reg[26]/Q
                         net (fo=3, routed)           0.098     1.742    datapath/random_number_start/random_number/M_w_q_reg_n_0_[26]
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  datapath/random_number_start/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    datapath/random_number_start/random_number/M_w_d[7]
    SLICE_X41Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.829     2.018    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.091     1.607    datapath/random_number_start/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/random_number_start/random_number/M_w_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/random_number_start/random_number/M_z_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.404%)  route 0.139ns (49.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.560     1.504    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  datapath/random_number_start/random_number/M_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  datapath/random_number_start/random_number/M_w_q_reg[4]/Q
                         net (fo=4, routed)           0.139     1.784    datapath/random_number_start/random_number/M_random_number_num[4]
    SLICE_X42Y89         FDRE                                         r  datapath/random_number_start/random_number/M_z_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.829     2.018    datapath/random_number_start/random_number/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  datapath/random_number_start/random_number/M_z_q_reg[4]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.064     1.603    datapath/random_number_start/random_number/M_z_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y68   button_cond_1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y72   button_cond_1/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y72   button_cond_1/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y68   button_cond_1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y68   button_cond_1/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y68   button_cond_1/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y68   button_cond_1/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y70   button_cond_1/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   button_cond_1/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/registers/M_led_c_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.510ns  (logic 4.821ns (33.226%)  route 9.689ns (66.774%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/registers/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  datapath/registers/M_led_c_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/registers/M_led_c_q_reg[2]/Q
                         net (fo=6, routed)           1.587     7.243    datapath/registers/M_led_c_q_reg[15]_0[2]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  datapath/registers/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.741     8.109    datapath/registers/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.233 r  datapath/registers/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.666    datapath/registers/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.790 r  datapath/registers/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.618    10.408    datapath/registers/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.152    10.560 r  datapath/registers/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.309    15.869    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    19.648 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.648    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/registers/M_led_c_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.483ns  (logic 4.813ns (33.228%)  route 9.671ns (66.772%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/registers/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  datapath/registers/M_led_c_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/registers/M_led_c_q_reg[2]/Q
                         net (fo=6, routed)           1.587     7.243    datapath/registers/M_led_c_q_reg[15]_0[2]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  datapath/registers/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.741     8.109    datapath/registers/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.233 r  datapath/registers/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.666    datapath/registers/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.790 r  datapath/registers/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.616    10.406    datapath/registers/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.152    10.558 r  datapath/registers/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.293    15.851    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.771    19.621 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.621    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/registers/M_led_c_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.451ns  (logic 4.593ns (31.782%)  route 9.858ns (68.218%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/registers/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  datapath/registers/M_led_c_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/registers/M_led_c_q_reg[2]/Q
                         net (fo=6, routed)           1.587     7.243    datapath/registers/M_led_c_q_reg[15]_0[2]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  datapath/registers/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.741     8.109    datapath/registers/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.233 r  datapath/registers/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.666    datapath/registers/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.790 r  datapath/registers/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.618    10.408    datapath/registers/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.532 r  datapath/registers/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           5.478    16.010    io_seg_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         3.579    19.589 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.589    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/registers/M_led_c_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.441ns  (logic 4.582ns (31.728%)  route 9.859ns (68.272%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/registers/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  datapath/registers/M_led_c_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/registers/M_led_c_q_reg[2]/Q
                         net (fo=6, routed)           1.587     7.243    datapath/registers/M_led_c_q_reg[15]_0[2]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  datapath/registers/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.741     8.109    datapath/registers/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.233 r  datapath/registers/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.666    datapath/registers/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.790 r  datapath/registers/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.618    10.408    datapath/registers/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.532 r  datapath/registers/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           5.479    16.011    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    19.579 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.579    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/registers/M_led_c_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.311ns  (logic 4.593ns (32.093%)  route 9.718ns (67.907%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/registers/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  datapath/registers/M_led_c_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  datapath/registers/M_led_c_q_reg[2]/Q
                         net (fo=6, routed)           1.587     7.243    datapath/registers/M_led_c_q_reg[15]_0[2]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  datapath/registers/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.741     8.109    datapath/registers/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.233 r  datapath/registers/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.666    datapath/registers/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.790 r  datapath/registers/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.618    10.408    datapath/registers/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.532 r  datapath/registers/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           5.338    15.870    io_seg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.579    19.449 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.449    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/registers/M_led_c_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.104ns  (logic 4.582ns (32.487%)  route 9.522ns (67.513%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.554     5.138    datapath/registers/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  datapath/registers/M_led_c_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  datapath/registers/M_led_c_q_reg[2]/Q
                         net (fo=6, routed)           1.587     7.243    datapath/registers/M_led_c_q_reg[15]_0[2]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.124     7.367 f  datapath/registers/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.741     8.109    datapath/registers/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.233 f  datapath/registers/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433     8.666    datapath/registers/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.790 f  datapath/registers/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.616    10.406    datapath/registers/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.530 r  datapath/registers/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.144    15.674    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    19.242 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.242    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 5.047ns (45.093%)  route 6.145ns (54.907%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.617     5.201    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/Q
                         net (fo=28, routed)          1.607     7.326    datapath/matrix_led_driver/M_data_pointer_q_reg_n_0_[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.450    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7_n_0
    SLICE_X63Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     7.667 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.601     8.268    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.299     8.567 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.823    10.390    datapath/led_looper_a/looper/io_led[23]
    SLICE_X65Y64         LUT4 (Prop_lut4_I0_O)        0.152    10.542 r  datapath/led_looper_a/looper/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.114    12.656    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         3.737    16.392 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.392    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 5.034ns (45.879%)  route 5.939ns (54.121%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.617     5.201    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/Q
                         net (fo=28, routed)          1.607     7.326    datapath/matrix_led_driver/M_data_pointer_q_reg_n_0_[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.450    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7_n_0
    SLICE_X63Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     7.667 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.601     8.268    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.299     8.567 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.821    10.388    datapath/led_looper_a/looper/io_led[23]
    SLICE_X65Y64         LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  datapath/led_looper_a/looper/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.909    12.450    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.724    16.174 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    16.174    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.902ns  (logic 5.045ns (46.280%)  route 5.856ns (53.720%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.617     5.201    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/Q
                         net (fo=28, routed)          1.607     7.326    datapath/matrix_led_driver/M_data_pointer_q_reg_n_0_[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.450    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7_n_0
    SLICE_X63Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     7.667 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.601     8.268    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.299     8.567 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.586    10.153    datapath/led_looper_a/looper/io_led[23]
    SLICE_X65Y64         LUT4 (Prop_lut4_I0_O)        0.153    10.306 r  datapath/led_looper_a/looper/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.062    12.368    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.734    16.103 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.103    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.722ns  (logic 4.816ns (44.915%)  route 5.906ns (55.085%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.617     5.201    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  datapath/matrix_led_driver/M_data_pointer_q_reg[0]/Q
                         net (fo=28, routed)          1.607     7.326    datapath/matrix_led_driver/M_data_pointer_q_reg_n_0_[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.450    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_7_n_0
    SLICE_X63Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     7.667 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.601     8.268    datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.299     8.567 r  datapath/matrix_led_driver/dataout_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.823    10.390    datapath/led_looper_a/looper/io_led[23]
    SLICE_X65Y64         LUT4 (Prop_lut4_I0_O)        0.124    10.514 r  datapath/led_looper_a/looper/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.875    12.389    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         3.534    15.923 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    15.923    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.431ns (71.270%)  route 0.577ns (28.730%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.250     1.917    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.962 r  datapath/led_looper_a/looper/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.290    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.534 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.534    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.499ns (71.944%)  route 0.585ns (28.056%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.250     1.917    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y79         LUT4 (Prop_lut4_I3_O)        0.042     1.959 r  datapath/led_looper_a/looper/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.294    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.316     3.610 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.610    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.428ns (67.451%)  route 0.689ns (32.549%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.362     2.030    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y71         LUT4 (Prop_lut4_I2_O)        0.045     2.075 r  datapath/led_looper_a/looper/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.402    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.644 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.644    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.434ns (66.045%)  route 0.737ns (33.955%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.410     2.078    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.123 r  datapath/led_looper_a/looper/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.450    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.698 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.698    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.487ns (68.100%)  route 0.697ns (31.900%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.362     2.030    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y71         LUT4 (Prop_lut4_I3_O)        0.042     2.072 r  datapath/led_looper_a/looper/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.407    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.304     3.711 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.711    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.414ns (63.466%)  route 0.814ns (36.534%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.587     1.531    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=18, routed)          0.128     1.800    datapath/matrix_led_driver/M_state_q[1]
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  datapath/matrix_led_driver/timer_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.686     2.531    timer_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.758 r  timer_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.758    timer[0]
    J4                                                                r  timer[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.499ns (66.795%)  route 0.745ns (33.205%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.410     2.078    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y69         LUT4 (Prop_lut4_I2_O)        0.046     2.124 r  datapath/led_looper_a/looper/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.459    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.312     3.771 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.771    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.412ns (61.958%)  route 0.867ns (38.042%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.583     1.527    datapath/led_looper_a/looper/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  datapath/led_looper_a/looper/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  datapath/led_looper_a/looper/M_ctr_q_reg[16]/Q
                         net (fo=71, routed)          0.540     2.207    datapath/led_looper_a/looper/S[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I2_O)        0.045     2.252 r  datapath/led_looper_a/looper/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.580    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.805 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.805    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.522ns (66.308%)  route 0.774ns (33.692%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.587     1.531    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128     1.659 f  datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=109, routed)         0.302     1.961    datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[2]_0[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I4_O)        0.099     2.060 r  datapath/matrix_led_driver/dataout_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.147     2.207    datapath/led_looper_a/looper/io_led[15]
    SLICE_X64Y83         LUT4 (Prop_lut4_I0_O)        0.045     2.252 r  datapath/led_looper_a/looper/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.576    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.827 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.827    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.428ns (61.824%)  route 0.882ns (38.176%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.587     1.531    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  datapath/matrix_led_driver/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=18, routed)          0.205     1.877    datapath/matrix_led_driver/M_state_q[1]
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  datapath/matrix_led_driver/dataout_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           0.677     2.598    dataout_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.840 r  dataout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.840    dataout[0]
    H5                                                                r  dataout[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           591 Endpoints
Min Delay           591 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            seg/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.616ns (24.506%)  route 4.979ns (75.494%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         3.734     5.226    seg/ctr/io_button_IBUF[0]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  seg/ctr/M_ctr_q[0]_i_1__5/O
                         net (fo=18, routed)          1.244     6.595    seg/ctr/M_ctr_q[0]_i_1__5_n_0
    SLICE_X51Y83         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.435     4.839    seg/ctr/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            seg/ctr/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.616ns (24.506%)  route 4.979ns (75.494%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         3.734     5.226    seg/ctr/io_button_IBUF[0]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  seg/ctr/M_ctr_q[0]_i_1__5/O
                         net (fo=18, routed)          1.244     6.595    seg/ctr/M_ctr_q[0]_i_1__5_n_0
    SLICE_X51Y83         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.435     4.839    seg/ctr/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_led_a_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.492ns (23.650%)  route 4.817ns (76.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         4.817     6.309    datapath/registers/io_button_IBUF[0]
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.439     4.843    datapath/registers/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[11]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_led_a_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.492ns (23.650%)  route 4.817ns (76.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         4.817     6.309    datapath/registers/io_button_IBUF[0]
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.439     4.843    datapath/registers/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_led_a_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.492ns (23.650%)  route 4.817ns (76.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         4.817     6.309    datapath/registers/io_button_IBUF[0]
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.439     4.843    datapath/registers/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_led_a_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.492ns (23.650%)  route 4.817ns (76.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         4.817     6.309    datapath/registers/io_button_IBUF[0]
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.439     4.843    datapath/registers/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_led_a_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.492ns (23.650%)  route 4.817ns (76.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         4.817     6.309    datapath/registers/io_button_IBUF[0]
    SLICE_X53Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.439     4.843    datapath/registers/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  datapath/registers/M_led_a_q_reg[8]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            seg/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.616ns (25.635%)  route 4.688ns (74.365%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         3.734     5.226    seg/ctr/io_button_IBUF[0]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  seg/ctr/M_ctr_q[0]_i_1__5/O
                         net (fo=18, routed)          0.954     6.304    seg/ctr/M_ctr_q[0]_i_1__5_n_0
    SLICE_X51Y82         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.434     4.838    seg/ctr/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            seg/ctr/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.616ns (25.635%)  route 4.688ns (74.365%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         3.734     5.226    seg/ctr/io_button_IBUF[0]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  seg/ctr/M_ctr_q[0]_i_1__5/O
                         net (fo=18, routed)          0.954     6.304    seg/ctr/M_ctr_q[0]_i_1__5_n_0
    SLICE_X51Y82         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.434     4.838    seg/ctr/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            seg/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.616ns (25.635%)  route 4.688ns (74.365%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         3.734     5.226    seg/ctr/io_button_IBUF[0]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  seg/ctr/M_ctr_q[0]_i_1__5/O
                         net (fo=18, routed)          0.954     6.304    seg/ctr/M_ctr_q[0]_i_1__5_n_0
    SLICE_X51Y82         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         1.434     4.838    seg/ctr/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.260ns (40.894%)  route 0.376ns (59.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.376     0.635    datapath/matrix_led_driver/io_button_IBUF[0]
    SLICE_X63Y89         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.861     2.051    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.260ns (40.352%)  route 0.384ns (59.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.384     0.644    datapath/matrix_led_driver/io_button_IBUF[0]
    SLICE_X64Y89         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.861     2.051    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.260ns (37.268%)  route 0.437ns (62.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.437     0.697    datapath/matrix_led_driver/io_button_IBUF[0]
    SLICE_X63Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.861     2.051    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.260ns (37.208%)  route 0.439ns (62.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.439     0.698    datapath/matrix_led_driver/io_button_IBUF[0]
    SLICE_X64Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.861     2.051    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.260ns (37.037%)  route 0.442ns (62.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.442     0.702    datapath/matrix_led_driver/io_button_IBUF[0]
    SLICE_X62Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.861     2.051    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.260ns (37.037%)  route 0.442ns (62.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.442     0.702    datapath/matrix_led_driver/io_button_IBUF[0]
    SLICE_X62Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.861     2.051    datapath/matrix_led_driver/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  datapath/matrix_led_driver/M_data_scoreboard_1_q_reg[4]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_score_1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.260ns (34.440%)  route 0.495ns (65.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.495     0.754    datapath/registers/io_button_IBUF[0]
    SLICE_X59Y89         FDRE                                         r  datapath/registers/M_score_1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.860     2.049    datapath/registers/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  datapath/registers/M_score_1_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_final_b_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.260ns (34.243%)  route 0.499ns (65.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.499     0.759    datapath/registers/io_button_IBUF[0]
    SLICE_X58Y89         FDRE                                         r  datapath/registers/M_final_b_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.860     2.049    datapath/registers/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  datapath/registers/M_final_b_q_reg[13]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_final_b_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.260ns (34.243%)  route 0.499ns (65.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.499     0.759    datapath/registers/io_button_IBUF[0]
    SLICE_X58Y89         FDRE                                         r  datapath/registers/M_final_b_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.860     2.049    datapath/registers/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  datapath/registers/M_final_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            datapath/registers/M_final_b_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.260ns (34.243%)  route 0.499ns (65.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=492, routed)         0.499     0.759    datapath/registers/io_button_IBUF[0]
    SLICE_X58Y89         FDRE                                         r  datapath/registers/M_final_b_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=729, routed)         0.860     2.049    datapath/registers/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  datapath/registers/M_final_b_q_reg[15]/C





