chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.sld
chiselgen/template-level/fringeDE1SoC/Top.fir
chiselgen/template-level/fringeDE1SoC/Video_In_Subsystem.qsys
chiselgen/template-level/fringeDE1SoC/Computer_System/Computer_System.bsf
chiselgen/template-level/fringeDE1SoC/Computer_System/Computer_System_generation.rpt
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/Computer_System.qip
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/Computer_System_ARM_A9_HPS_hps.svd
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/Computer_System.debuginfo
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_reset_controller.sdc
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_data_format_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_SysID.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_AC_ROM.hex
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_pll.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.c
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/alt_types.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer.pre.c
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer_defines.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/system.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer_auto.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sdram_io.pre.h
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/sequencer/emif.pre.xml
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_inst_ROM.hex
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_LEDs.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_001_data_format_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.txt
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_001.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps.pre.xml
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Top.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_reset_controller.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/Computer_System.v
chiselgen/template-level/fringeDE1SoC/Computer_System/synthesis/Computer_System.regmap
chiselgen/template-level/fringeDE1SoC/Computer_System/Computer_System.cmp
chiselgen/template-level/fringeDE1SoC/Computer_System/Computer_System.html
chiselgen/template-level/fringeDE1SoC/Computer_System/Computer_System.xml
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.sof
chiselgen/template-level/fringeDE1SoC/Top.anno
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System_inst.v
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System.bsf
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System_generation.rpt
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System_inst.vhd
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/Computer_System.qip
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/Computer_System_ARM_A9_HPS_hps.svd
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/Computer_System.debuginfo
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_generic_ddio.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_scaler_multiply_width.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_itu_656_decoder.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_reset_controller.sdc
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_data_format_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_SysID.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_avalon_sc_fifo.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_reset_sync.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_timing.tcl
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_alpha_blender_simple.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_AC_ROM.hex
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_default_burst_converter.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_pll.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_clipper_counters.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_camera_decoder.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_dual_clock_fifo.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Slider_Switches.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_edge_detection_data_shift_register.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_axi_master_ni.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_edge_detection_hysteresis.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_incr_burst_converter.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_reorder_memory.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_SDRAM_test_component.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_ascii_rom_128.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/tclrpt.pre.c
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/tclrpt.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/alt_types.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer.pre.c
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer_defines.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/system.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer_auto.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sdram_io.pre.h
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/sequencer/emif.pre.xml
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Onchip_SRAM.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Pushbuttons.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_inst_ROM.hex
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_dma_to_memory.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_clipper_add.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_dma_to_stream.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_wrap_burst_converter.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_parameters.tcl
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_traffic_limiter.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_LEDs.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_alpha_blender_normal.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_SDRAM.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_master_agent.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_acv_ldc.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_adapter_new.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_iss_probe.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_master_translator.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_scaler_shrink.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_avalon_video_vga_timing.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_phy_csr.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_arbitrator.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_pin_map.tcl
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_3.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_System_PLL.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_reset.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_burst_uncompressor.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_2.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_001_data_format_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_slave_translator.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_dma_control_slave.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_ascii_rom_128.txt
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_slave_agent.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_edge_detection_sobel_operator.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_avalon_st_pipeline_base.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_altdqdqs.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0.ppf
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_avalon_st_adapter_001.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0_report_timing.tcl
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_width_adapter.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps.pre.xml
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Top.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/hps_sdram_p0.sdc
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_scaler_multiply_height.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_merlin_address_alignment.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/.Computer_System_Slider_Switches.v.swp
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_irq_mapper_001.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_Onchip_SRAM.hex
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_reset_synchronizer.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_reset_controller.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_irq_mapper.sv
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/altera_up_video_clipper_drop.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/Computer_System.v
chiselgen/template-level/fringeDE1SoC/CS_bak/synthesis/Computer_System.regmap
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System.cmp
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System_bb.v
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System.html
chiselgen/template-level/fringeDE1SoC/CS_bak/Computer_System.xml
chiselgen/template-level/fringeDE1SoC/VGA_Subsystem.qsys
chiselgen/template-level/fringeDE1SoC/compile.sh
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/hps.xml
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer_auto_ac_init.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/Computer_System_Arm_A9_HPS.hiof
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer_auto.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/system.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/tclrpt.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/id
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sdram_io.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/tclrpt.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer_defines.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/emif.xml
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/alt_types.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_Arm_A9_HPS/sequencer_auto_inst_init.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sequencer.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/hps.xml
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sequencer_auto_ac_init.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sequencer_auto.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/system.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/tclrpt.c
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/id
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sequencer.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sdram_io.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/Computer_System_ARM_A9_HPS.hiof
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/tclrpt.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sequencer_defines.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/emif.xml
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/alt_types.h
chiselgen/template-level/fringeDE1SoC/hps_isw_handoff/Computer_System_ARM_A9_HPS/sequencer_auto_inst_init.c
chiselgen/template-level/fringeDE1SoC/.qsys_edit/Computer_System_schematic.nlv
chiselgen/template-level/fringeDE1SoC/.qsys_edit/filters.xml
chiselgen/template-level/fringeDE1SoC/.qsys_edit/preferences.xml
chiselgen/template-level/fringeDE1SoC/.qsys_edit/Computer_System.xml
chiselgen/template-level/fringeDE1SoC/Top_hw.tcl~
chiselgen/template-level/fringeDE1SoC/Char_Buf_Subsystem.qsys
chiselgen/template-level/fringeDE1SoC/Computer_System.qsys
chiselgen/template-level/fringeDE1SoC/Audio_Subsystem.qsys
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.jdi
chiselgen/template-level/fringeDE1SoC/rbf_option
chiselgen/template-level/fringeDE1SoC/default_files
chiselgen/template-level/fringeDE1SoC/program_de1soc.sh
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.v
chiselgen/template-level/fringeDE1SoC/Top_hw.tcl
chiselgen/template-level/fringeDE1SoC/Computer_System.sopcinfo
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.pin
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.sdc
chiselgen/template-level/fringeDE1SoC/Edge_Detection_Subsystem.qsys
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.qpf
chiselgen/template-level/fringeDE1SoC/Video_In_Subsystem/Computer_System_inst.v
chiselgen/template-level/fringeDE1SoC/Video_In_Subsystem/Computer_System.bsf
chiselgen/template-level/fringeDE1SoC/Video_In_Subsystem/Computer_System_inst.vhd
chiselgen/template-level/fringeDE1SoC/Video_In_Subsystem/Computer_System.cmp
chiselgen/template-level/fringeDE1SoC/Video_In_Subsystem/Computer_System_bb.v
chiselgen/template-level/fringeDE1SoC/Top_bak
chiselgen/template-level/fringeDE1SoC/DE1_SoC_Computer.qsf
chiselgen/template-level/fringeDE1SoC/simulation/Top_tb.v
chiselgen/template-level/fringeDE1SoC/simulation/test.vcd
chiselgen/template-level/fringeDE1SoC/simulation/.Top_tb.v.swp
chiselgen/template-level/fringeDE1SoC/simulation/.Top.v.swp
chiselgen/template-level/fringeDE1SoC/simulation/gtk_template.gtkw
chiselgen/template-level/fringeDE1SoC/simulation/work/_lib1_4.qpg
chiselgen/template-level/fringeDE1SoC/simulation/work/_info
chiselgen/template-level/fringeDE1SoC/simulation/work/_lib.qdb
chiselgen/template-level/fringeDE1SoC/simulation/work/_lib1_4.qtl
chiselgen/template-level/fringeDE1SoC/simulation/work/_vmake
chiselgen/template-level/fringeDE1SoC/simulation/work/_lib1_4.qdb
chiselgen/template-level/fringeDE1SoC/simulation/simulate.sh
chiselgen/template-level/fringeDE1SoC/simulation/topSim.cr.mti
chiselgen/template-level/fringeDE1SoC/simulation/topTest
chiselgen/template-level/fringeDE1SoC/simulation/a.out
chiselgen/template-level/fringeDE1SoC/simulation/topSim.mpf
chiselgen/template-level/fringeDE1SoC/simulation/Top.v
