Analysis & Synthesis report for EV20
Sat Jun 06 13:25:21 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated
 13. Source assignments for Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated
 14. Source assignments for uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated
 15. Parameter Settings for User Entity Instance: Program:ProgRAM|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: Data:DataRAM|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: uIROM:uIROM|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 06 13:25:21 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; EV20                                        ;
; Top-level Entity Name              ; EV20                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; EV20               ; EV20               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; MUX_11b.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/MUX_11b.bdf                                                ;         ;
; Latch11b.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/Latch11b.bdf                                               ;         ;
; INC_11b.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/INC_11b.bdf                                                ;         ;
; 74174_PRN.bdf                    ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/74174_PRN.bdf                                              ;         ;
; CYBlock.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/CYBlock.bdf                                                ;         ;
; PC.bdf                           ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/PC.bdf                                                     ;         ;
; uc2.vhd                          ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/uc2.vhd                                                    ;         ;
; uc1.vhd                          ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/uc1.vhd                                                    ;         ;
; uI3.vhd                          ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/uI3.vhd                                                    ;         ;
; uI2.vhd                          ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/uI2.vhd                                                    ;         ;
; uI1.vhd                          ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/uI1.vhd                                                    ;         ;
; InstrReg.vhd                     ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/InstrReg.vhd                                               ;         ;
; Shifter.vhd                      ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/Shifter.vhd                                                ;         ;
; RegisterBank.vhd                 ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/RegisterBank.vhd                                           ;         ;
; latch16.vhd                      ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/latch16.vhd                                                ;         ;
; KMux.vhd                         ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/KMux.vhd                                                   ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/ALU.vhd                                                    ;         ;
; EV20.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/EV20.bdf                                                   ;         ;
; LatchAluShift.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/LatchAluShift.bdf                                          ;         ;
; uIROM.vhd                        ; yes             ; User Wizard-Generated File             ; C:/e5-tp2/EV - 20/uIROM.vhd                                                  ;         ;
; Program.vhd                      ; yes             ; User Wizard-Generated File             ; C:/e5-tp2/EV - 20/Program.vhd                                                ;         ;
; Data.vhd                         ; yes             ; User Wizard-Generated File             ; C:/e5-tp2/EV - 20/Data.vhd                                                   ;         ;
; uIHandler.bdf                    ; yes             ; User Block Diagram/Schematic File      ; C:/e5-tp2/EV - 20/uIHandler.bdf                                              ;         ;
; LatchK.vhd                       ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/LatchK.vhd                                                 ;         ;
; mymux.vhd                        ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/mymux.vhd                                                  ;         ;
; loadPC.vhd                       ; yes             ; User VHDL File                         ; C:/e5-tp2/EV - 20/loadPC.vhd                                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_75s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf                                     ;         ;
; program.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/e5-tp2/EV - 20/program.mif                                                ;         ;
; db/altsyncram_23q3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf                                     ;         ;
; db/altsyncram_9ls3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf                                     ;         ;
; uirom.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/e5-tp2/EV - 20/uirom.mif                                                  ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
;                                             ;         ;
; Total combinational functions               ; 0       ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 0       ;
;     -- <=2 input functions                  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 0       ;
;     -- arithmetic mode                      ; 0       ;
;                                             ;         ;
; Total registers                             ; 0       ;
;     -- Dedicated logic registers            ; 0       ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 2       ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; sys_clk ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 2       ;
; Average fan-out                             ; 0.50    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |EV20                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |EV20               ; EV20        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |EV20|Data:DataRAM    ; Data.vhd        ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |EV20|Program:ProgRAM ; Program.vhd     ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |EV20|uIROM:uIROM     ; uIROM.vhd       ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+---------------------------------------------------------------------+
; Registers Removed During Synthesis                                  ;
+------------------------------------------------+--------------------+
; Register name                                  ; Reason for Removal ;
+------------------------------------------------+--------------------+
; LatchK:LatchK|output[0..15]                    ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[34][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[33][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[32][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[31][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[30][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[29][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[28][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[27][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[26][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[25][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[24][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[23][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[22][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[21][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[20][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[19][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[18][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[17][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[16][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[15][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[14][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[13][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[12][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[11][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][0]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][1]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][2]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][3]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][4]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][5]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][6]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][7]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][8]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][9]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][10]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][11]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][12]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][13]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][14]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[10][15]           ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[9][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[8][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[7][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[6][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[5][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[4][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[3][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[2][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[1][15]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][0]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][1]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][2]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][3]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][4]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][5]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][6]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][7]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][8]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][9]             ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][10]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][11]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][12]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][13]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][14]            ; Lost fanout        ;
; RegisterBank:RegBank|reg_map[0][15]            ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|1                      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|2                      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|3                      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|4                      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|5                      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|74174_PRN:inst|12      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|74174_PRN:inst|11      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|74174_PRN:inst|10      ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|74174_PRN:inst|9       ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|74174_PRN:inst|8       ; Lost fanout        ;
; PC:inst2|Latch11b:inst3|74174_PRN:inst|7       ; Lost fanout        ;
; InstrReg:InsReg|instrOut[0..21]                ; Lost fanout        ;
; uIHandler:uIControl|uI3:inst10|C[0..5]         ; Lost fanout        ;
; uIHandler:uIControl|uI3:inst10|T[1,3]          ; Lost fanout        ;
; uIHandler:uIControl|uI2:inst9|C[0..5]          ; Lost fanout        ;
; uIHandler:uIControl|uI2:inst9|T[1,3]           ; Lost fanout        ;
; uIHandler:uIControl|uI2:inst9|sh[0,1]          ; Lost fanout        ;
; uIHandler:uIControl|uI2:inst9|ALUC[0..3]       ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|Dadd[0..9]       ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|A[0..4]          ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|C[0..5]          ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|T[0..3]          ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|B[0..5]          ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|M[0,1]           ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|KMx              ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|sh[0,1]          ; Lost fanout        ;
; uIHandler:uIControl|uI1:inst8|ALUC[0..3]       ; Lost fanout        ;
; LatchAluShift:LAS|Latch16:inst4|output[0..15]  ; Lost fanout        ;
; LatchAluShift:LAS|Latch16:LatchB|output[0..15] ; Lost fanout        ;
; LatchAluShift:LAS|Latch16:LatchA|output[0..15] ; Lost fanout        ;
; CYBlock:CarryBlock|inst8                       ; Lost fanout        ;
; Total Number of Removed Registers = 720        ;                    ;
+------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+---------------------------------------+--------------------+--------------------------------------------------------------------------+
; Register name                         ; Reason for Removal ; Registers Removed due to This Register                                   ;
+---------------------------------------+--------------------+--------------------------------------------------------------------------+
; LatchK:LatchK|output[0]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[0], uIHandler:uIControl|uI3:inst10|T[1],        ;
;                                       ;                    ; uIHandler:uIControl|uI3:inst10|T[3], uIHandler:uIControl|uI2:inst9|T[1], ;
;                                       ;                    ; uIHandler:uIControl|uI2:inst9|T[3], uIHandler:uIControl|uI1:inst8|A[1],  ;
;                                       ;                    ; uIHandler:uIControl|uI1:inst8|A[2], uIHandler:uIControl|uI1:inst8|A[3],  ;
;                                       ;                    ; uIHandler:uIControl|uI1:inst8|A[4], uIHandler:uIControl|uI1:inst8|T[0],  ;
;                                       ;                    ; uIHandler:uIControl|uI1:inst8|T[1], uIHandler:uIControl|uI1:inst8|T[2],  ;
;                                       ;                    ; uIHandler:uIControl|uI1:inst8|T[3], uIHandler:uIControl|uI1:inst8|B[3],  ;
;                                       ;                    ; uIHandler:uIControl|uI1:inst8|B[4], uIHandler:uIControl|uI1:inst8|B[5]   ;
; uIHandler:uIControl|uI3:inst10|C[0]   ; Lost Fanouts       ; uIHandler:uIControl|uI2:inst9|C[0], uIHandler:uIControl|uI1:inst8|C[0]   ;
; uIHandler:uIControl|uI3:inst10|C[1]   ; Lost Fanouts       ; uIHandler:uIControl|uI2:inst9|C[1], uIHandler:uIControl|uI1:inst8|C[1]   ;
; uIHandler:uIControl|uI3:inst10|C[2]   ; Lost Fanouts       ; uIHandler:uIControl|uI2:inst9|C[2], uIHandler:uIControl|uI1:inst8|C[2]   ;
; uIHandler:uIControl|uI3:inst10|C[3]   ; Lost Fanouts       ; uIHandler:uIControl|uI2:inst9|C[3], uIHandler:uIControl|uI1:inst8|C[3]   ;
; uIHandler:uIControl|uI3:inst10|C[4]   ; Lost Fanouts       ; uIHandler:uIControl|uI2:inst9|C[4], uIHandler:uIControl|uI1:inst8|C[4]   ;
; uIHandler:uIControl|uI3:inst10|C[5]   ; Lost Fanouts       ; uIHandler:uIControl|uI2:inst9|C[5], uIHandler:uIControl|uI1:inst8|C[5]   ;
; LatchK:LatchK|output[1]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[1]                                              ;
; LatchK:LatchK|output[2]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[2]                                              ;
; LatchK:LatchK|output[3]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[3]                                              ;
; LatchK:LatchK|output[4]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[4]                                              ;
; LatchK:LatchK|output[5]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[5]                                              ;
; LatchK:LatchK|output[6]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[6]                                              ;
; LatchK:LatchK|output[7]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[7]                                              ;
; LatchK:LatchK|output[8]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[8]                                              ;
; LatchK:LatchK|output[9]               ; Lost Fanouts       ; InstrReg:InsReg|instrOut[9]                                              ;
; LatchK:LatchK|output[10]              ; Lost Fanouts       ; InstrReg:InsReg|instrOut[10]                                             ;
; LatchK:LatchK|output[11]              ; Lost Fanouts       ; InstrReg:InsReg|instrOut[11]                                             ;
; LatchK:LatchK|output[12]              ; Lost Fanouts       ; InstrReg:InsReg|instrOut[12]                                             ;
; LatchK:LatchK|output[13]              ; Lost Fanouts       ; InstrReg:InsReg|instrOut[13]                                             ;
; LatchK:LatchK|output[14]              ; Lost Fanouts       ; InstrReg:InsReg|instrOut[14]                                             ;
; LatchK:LatchK|output[15]              ; Lost Fanouts       ; InstrReg:InsReg|instrOut[15]                                             ;
; RegisterBank:RegBank|reg_map[33][0]   ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|M[1]                                       ;
; uIHandler:uIControl|uI2:inst9|sh[0]   ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|sh[0]                                      ;
; uIHandler:uIControl|uI2:inst9|sh[1]   ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|sh[1]                                      ;
; uIHandler:uIControl|uI2:inst9|ALUC[0] ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|ALUC[0]                                    ;
; uIHandler:uIControl|uI2:inst9|ALUC[1] ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|ALUC[1]                                    ;
; uIHandler:uIControl|uI2:inst9|ALUC[2] ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|ALUC[2]                                    ;
; uIHandler:uIControl|uI2:inst9|ALUC[3] ; Lost Fanouts       ; uIHandler:uIControl|uI1:inst8|ALUC[3]                                    ;
+---------------------------------------+--------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Program:ProgRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 22                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Program.mif          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_75s3      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data:DataRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_23q3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uIROM:uIROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 28                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; uIROM.mif            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_9ls3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 3                                               ;
; Entity Instance                           ; Program:ProgRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 22                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; Data:DataRAM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 16                                              ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; uIROM:uIROM|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 28                                              ;
;     -- NUMWORDS_A                         ; 128                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jun 06 13:25:08 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux_11b.bdf
    Info (12023): Found entity 1: MUX_11b
Info (12021): Found 1 design units, including 1 entities, in source file latch11b.bdf
    Info (12023): Found entity 1: Latch11b
Info (12021): Found 1 design units, including 1 entities, in source file inc_11b.bdf
    Info (12023): Found entity 1: INC_11b
Info (12021): Found 1 design units, including 1 entities, in source file 74174_prn.bdf
    Info (12023): Found entity 1: 74174_PRN
Info (12021): Found 1 design units, including 1 entities, in source file cyblock.bdf
    Info (12023): Found entity 1: CYBlock
Info (12021): Found 1 design units, including 1 entities, in source file pc_mem_tb.bdf
    Info (12023): Found entity 1: PC_Mem_tb
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file uc2.vhd
    Info (12022): Found design unit 1: uc2-behaviour File: C:/e5-tp2/EV - 20/uc2.vhd Line: 25
    Info (12023): Found entity 1: uc2 File: C:/e5-tp2/EV - 20/uc2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uc1.vhd
    Info (12022): Found design unit 1: uc1-behaviour File: C:/e5-tp2/EV - 20/uc1.vhd Line: 23
    Info (12023): Found entity 1: uc1 File: C:/e5-tp2/EV - 20/uc1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ui3.vhd
    Info (12022): Found design unit 1: uI3-behaviour File: C:/e5-tp2/EV - 20/uI3.vhd Line: 16
    Info (12023): Found entity 1: uI3 File: C:/e5-tp2/EV - 20/uI3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ui2.vhd
    Info (12022): Found design unit 1: uI2-behaviour File: C:/e5-tp2/EV - 20/uI2.vhd Line: 20
    Info (12023): Found entity 1: uI2 File: C:/e5-tp2/EV - 20/uI2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ui1.vhd
    Info (12022): Found design unit 1: uI1-behaviour File: C:/e5-tp2/EV - 20/uI1.vhd Line: 24
    Info (12023): Found entity 1: uI1 File: C:/e5-tp2/EV - 20/uI1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pcreg.vhd
    Info (12022): Found design unit 1: PCReg-behaviour File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 16
    Info (12023): Found entity 1: PCReg File: C:/e5-tp2/EV - 20/PCReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instrreg.vhd
    Info (12022): Found design unit 1: InstrReg-behaviour File: C:/e5-tp2/EV - 20/InstrReg.vhd Line: 15
    Info (12023): Found entity 1: InstrReg File: C:/e5-tp2/EV - 20/InstrReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-behaviour File: C:/e5-tp2/EV - 20/Shifter.vhd Line: 14
    Info (12023): Found entity 1: shifter File: C:/e5-tp2/EV - 20/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info (12022): Found design unit 1: RegisterBank-behaviour File: C:/e5-tp2/EV - 20/RegisterBank.vhd Line: 23
    Info (12023): Found entity 1: RegisterBank File: C:/e5-tp2/EV - 20/RegisterBank.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file latch16.vhd
    Info (12022): Found design unit 1: Latch16-behaviour File: C:/e5-tp2/EV - 20/latch16.vhd Line: 14
    Info (12023): Found entity 1: Latch16 File: C:/e5-tp2/EV - 20/latch16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file kmux.vhd
    Info (12022): Found design unit 1: KMux-behaviour File: C:/e5-tp2/EV - 20/KMux.vhd Line: 17
    Info (12023): Found entity 1: KMux File: C:/e5-tp2/EV - 20/KMux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behaviour File: C:/e5-tp2/EV - 20/ALU.vhd Line: 18
    Info (12023): Found entity 1: ALU File: C:/e5-tp2/EV - 20/ALU.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ev20.bdf
    Info (12023): Found entity 1: EV20
Info (12021): Found 1 design units, including 1 entities, in source file latchalushift.bdf
    Info (12023): Found entity 1: LatchAluShift
Info (12021): Found 2 design units, including 1 entities, in source file uirom.vhd
    Info (12022): Found design unit 1: uirom-SYN File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 54
    Info (12023): Found entity 1: uIROM File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file program.vhd
    Info (12022): Found design unit 1: program-SYN File: C:/e5-tp2/EV - 20/Program.vhd Line: 53
    Info (12023): Found entity 1: Program File: C:/e5-tp2/EV - 20/Program.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file data.vhd
    Info (12022): Found design unit 1: data-SYN File: C:/e5-tp2/EV - 20/Data.vhd Line: 55
    Info (12023): Found entity 1: Data File: C:/e5-tp2/EV - 20/Data.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uihandler.bdf
    Info (12023): Found entity 1: uIHandler
Info (12021): Found 2 design units, including 1 entities, in source file latchk.vhd
    Info (12022): Found design unit 1: LatchK-behaviour File: C:/e5-tp2/EV - 20/LatchK.vhd Line: 15
    Info (12023): Found entity 1: LatchK File: C:/e5-tp2/EV - 20/LatchK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mymux.vhd
    Info (12022): Found design unit 1: myMux-behaviour File: C:/e5-tp2/EV - 20/mymux.vhd Line: 14
    Info (12023): Found entity 1: myMux File: C:/e5-tp2/EV - 20/mymux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file loadpc.vhd
    Info (12022): Found design unit 1: loadPC-behaviour File: C:/e5-tp2/EV - 20/loadPC.vhd Line: 16
    Info (12023): Found entity 1: loadPC File: C:/e5-tp2/EV - 20/loadPC.vhd Line: 6
Info (12127): Elaborating entity "EV20" for the top level hierarchy
Info (12128): Elaborating entity "CYBlock" for hierarchy "CYBlock:CarryBlock"
Info (12128): Elaborating entity "myMux" for hierarchy "CYBlock:CarryBlock|myMux:inst"
Info (12128): Elaborating entity "LatchAluShift" for hierarchy "LatchAluShift:LAS"
Info (12128): Elaborating entity "ALU" for hierarchy "LatchAluShift:LAS|ALU:inst1"
Info (12128): Elaborating entity "Latch16" for hierarchy "LatchAluShift:LAS|Latch16:LatchA"
Info (12128): Elaborating entity "shifter" for hierarchy "LatchAluShift:LAS|shifter:inst2"
Info (12128): Elaborating entity "KMux" for hierarchy "KMux:KMux"
Info (12128): Elaborating entity "uIHandler" for hierarchy "uIHandler:uIControl"
Info (12128): Elaborating entity "uI1" for hierarchy "uIHandler:uIControl|uI1:inst8"
Warning (10492): VHDL Process Statement warning at uI1.vhd(29): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/uI1.vhd Line: 29
Info (12128): Elaborating entity "uc2" for hierarchy "uIHandler:uIControl|uc2:inst"
Info (12128): Elaborating entity "uc1" for hierarchy "uIHandler:uIControl|uc1:inst12"
Info (12128): Elaborating entity "uI2" for hierarchy "uIHandler:uIControl|uI2:inst9"
Info (12128): Elaborating entity "uI3" for hierarchy "uIHandler:uIControl|uI3:inst10"
Info (12128): Elaborating entity "InstrReg" for hierarchy "InstrReg:InsReg"
Warning (10492): VHDL Process Statement warning at InstrReg.vhd(20): signal "hold" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/e5-tp2/EV - 20/InstrReg.vhd Line: 20
Info (12128): Elaborating entity "Program" for hierarchy "Program:ProgRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Program:ProgRAM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/Program.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "Program:ProgRAM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/Program.vhd Line: 60
Info (12133): Instantiated megafunction "Program:ProgRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/e5-tp2/EV - 20/Program.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Program.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75s3.tdf
    Info (12023): Found entity 1: altsyncram_75s3 File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_75s3" for hierarchy "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst2"
Info (12128): Elaborating entity "MUX_11b" for hierarchy "PC:inst2|MUX_11b:inst5"
Info (12128): Elaborating entity "Latch11b" for hierarchy "PC:inst2|Latch11b:inst3"
Info (12128): Elaborating entity "74174_PRN" for hierarchy "PC:inst2|Latch11b:inst3|74174_PRN:inst"
Info (12128): Elaborating entity "INC_11b" for hierarchy "PC:inst2|INC_11b:inst"
Info (12128): Elaborating entity "loadPC" for hierarchy "loadPC:inst1"
Info (12128): Elaborating entity "RegisterBank" for hierarchy "RegisterBank:RegBank"
Info (12128): Elaborating entity "Data" for hierarchy "Data:DataRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Data:DataRAM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/Data.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Data:DataRAM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/Data.vhd Line: 62
Info (12133): Instantiated megafunction "Data:DataRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/e5-tp2/EV - 20/Data.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23q3.tdf
    Info (12023): Found entity 1: altsyncram_23q3 File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23q3" for hierarchy "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "uIROM" for hierarchy "uIROM:uIROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uIROM:uIROM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "uIROM:uIROM|altsyncram:altsyncram_component" File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 61
Info (12133): Instantiated megafunction "uIROM:uIROM|altsyncram:altsyncram_component" with the following parameter: File: C:/e5-tp2/EV - 20/uIROM.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "uIROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "28"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ls3.tdf
    Info (12023): Found entity 1: altsyncram_9ls3 File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9ls3" for hierarchy "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LatchK" for hierarchy "LatchK:LatchK"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[4]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 124
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[5]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 146
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[6]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 168
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[0]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 36
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[1]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 58
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[2]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 80
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[3]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 102
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[7]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 190
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[8]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 212
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[9]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 234
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[10]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 256
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[11]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 278
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[12]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 300
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[13]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 322
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[14]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 344
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[15]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 366
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[16]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 388
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[17]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 410
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[18]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 432
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[19]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 454
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[20]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 476
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[21]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 498
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[22]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 520
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[23]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 542
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[24]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 564
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[25]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 586
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[26]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 608
        Warning (14320): Synthesized away node "uIROM:uIROM|altsyncram:altsyncram_component|altsyncram_9ls3:auto_generated|q_a[27]" File: C:/e5-tp2/EV - 20/db/altsyncram_9ls3.tdf Line: 630
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[0]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 37
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[1]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 59
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[2]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 81
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[3]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 103
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[4]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 125
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[5]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 147
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[6]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 169
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[7]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 191
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[8]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 213
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[9]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 235
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[10]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 257
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[11]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 279
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[12]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 301
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[13]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 323
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[14]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 345
        Warning (14320): Synthesized away node "Data:DataRAM|altsyncram:altsyncram_component|altsyncram_23q3:auto_generated|q_a[15]" File: C:/e5-tp2/EV - 20/db/altsyncram_23q3.tdf Line: 367
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[0]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 35
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[1]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 57
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[2]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 79
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[3]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 101
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[4]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 123
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[5]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 145
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[6]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 167
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[7]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 189
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[8]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 211
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[9]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 233
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[10]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 255
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[11]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 277
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[12]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 299
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[13]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 321
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[14]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 343
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[15]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 365
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[16]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 387
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[17]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 409
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[18]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 431
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[19]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 453
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[20]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 475
        Warning (14320): Synthesized away node "Program:ProgRAM|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|q_a[21]" File: C:/e5-tp2/EV - 20/db/altsyncram_75s3.tdf Line: 497
Info (17049): 720 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sys_clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Sat Jun 06 13:25:21 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


