Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Jul 10 10:17:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\Programs\Lattice\Diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n main_clock -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type pll -fin 50 -fclkop 120 -fclkop_tol 0.0 -phase_cntl STATIC -fb_mode 1 
    Circuit name     : main_clock
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI
	Outputs      : CLKOP
    I/O buffer       : not inserted
    EDIF output      : main_clock.edn
    VHDL output      : main_clock.vhd
    VHDL template    : main_clock_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : main_clock.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: main_clock.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


