{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@81:91@HdlIdDef", "assign fifo_ready = _fifo_ready | ~enabled;\n\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\nwire data_valid;\n\nalways @(posedge clk)\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_fifo_inf.v@84:94", "wire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\nwire data_valid;\n\nalways @(posedge clk)\nbegin\n  if (resetn == 1'b0) begin\n    en_d1 <= 1'b0;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@75:85", ");\n\nassign sync_id_ret = sync_id;\nwire data_enabled;\n\nwire _fifo_ready;\nassign fifo_ready = _fifo_ready | ~enabled;\n\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@82:92", "\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\nwire data_valid;\n\nalways @(posedge clk)\nbegin\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@80:90", "wire _fifo_ready;\nassign fifo_ready = _fifo_ready | ~enabled;\n\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\nwire data_valid;\n\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@83:93", "wire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\nwire data_valid;\n\nalways @(posedge clk)\nbegin\n  if (resetn == 1'b0) begin\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@76:86", "\nassign sync_id_ret = sync_id;\nwire data_enabled;\n\nwire _fifo_ready;\nassign fifo_ready = _fifo_ready | ~enabled;\n\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@79:89", "\nwire _fifo_ready;\nassign fifo_ready = _fifo_ready | ~enabled;\n\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\nwire data_valid;\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@78:88", "wire data_enabled;\n\nwire _fifo_ready;\nassign fifo_ready = _fifo_ready | ~enabled;\n\nwire [DATA_WIDTH-1:0]  dout_s;\nwire                   valid_s;\nwire                   underflow_s;\nwire                   xfer_req_s;\nreg en_d1;\nwire data_ready;\n"]], "Diff Content": {"Delete": [[86, "wire                   xfer_req_s;\n"]], "Add": []}}