{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649948376862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649948376863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 23:59:36 2022 " "Processing started: Thu Apr 14 23:59:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649948376863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649948376863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KitchenTimer -c KitchenTimer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off KitchenTimer -c KitchenTimer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649948376863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1649948377492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/ucounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/ucounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ucounter " "Found entity 1: ucounter" {  } { { "../StopWatch/ucounter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/ucounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948377564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948377564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/uchatter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/uchatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unchatter " "Found entity 1: unchatter" {  } { { "../StopWatch/uchatter.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/uchatter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948377571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948377571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../StopWatch/Timer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948377580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948377580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 StopWatch " "Found entity 1: StopWatch" {  } { { "../StopWatch/StopWatch.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/StopWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948377589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948377589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/fpga/fpga_study/de0_startar/stopwatch/hexsegdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/fpga/fpga_study/de0_startar/stopwatch/hexsegdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexSegDec " "Found entity 1: HexSegDec" {  } { { "../StopWatch/HexSegDec.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/StopWatch/HexSegDec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948377596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649948377596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kitchentimer.v 1 1 " "Using design file kitchentimer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KitchenTimer " "Found entity 1: KitchenTimer" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649948377653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1649948377653 ""}
{ "Error" "EVRFX_SV_ILLEGAL_CONTEXT_FOR_OPERATOR" "= kitchentimer.v(31) " "SystemVerilog Operator error at kitchentimer.v(31): can't use operator \"=\" outside a procedural statement" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 31 0 0 } }  } 0 10194 "SystemVerilog Operator error at %2!s!: can't use operator \"%1!s!\" outside a procedural statement" 0 0 "Quartus II" 0 -1 1649948377654 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dout0 kitchentimer.v(31) " "Verilog HDL Procedural Assignment error at kitchentimer.v(31): object \"dout0\" on left-hand side of assignment must have a variable data type" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1649948377654 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dout1 kitchentimer.v(31) " "Verilog HDL Procedural Assignment error at kitchentimer.v(31): object \"dout1\" on left-hand side of assignment must have a variable data type" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1649948377654 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dout2 kitchentimer.v(31) " "Verilog HDL Procedural Assignment error at kitchentimer.v(31): object \"dout2\" on left-hand side of assignment must have a variable data type" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1649948377654 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dout3 kitchentimer.v(31) " "Verilog HDL Procedural Assignment error at kitchentimer.v(31): object \"dout3\" on left-hand side of assignment must have a variable data type" {  } { { "kitchentimer.v" "" { Text "C:/Users/USER/Documents/FPGA/FPGA_study/DE0_startar/KitchenTimer/kitchentimer.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1649948377654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649948377709 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 14 23:59:37 2022 " "Processing ended: Thu Apr 14 23:59:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649948377709 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649948377709 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649948377709 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649948377709 ""}
