xpm_cdc.sv,systemverilog,xil_defaultlib,D:/fpga/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../test_ldpc.srcs/sources_1/ip/ber_ila/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/fpga/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../test_ldpc.srcs/sources_1/ip/ber_ila/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,D:/fpga/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../test_ldpc.srcs/sources_1/ip/ber_ila/hdl/verilog"
ber_ila.v,verilog,xil_defaultlib,../../../../test_ldpc.srcs/sources_1/ip/ber_ila/sim/ber_ila.v,incdir="../../../../test_ldpc.srcs/sources_1/ip/ber_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
