<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://iverilog.icarus.com/" target="_blank">icarus</a></h3>
<pre class="test-failed">
description: real indexing tests
should_fail: 1
tags: 6.12
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv</a>
time_elapsed: 0.014s
ram usage: 9620 KB
</pre>
<pre class="log">

<a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-12" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:12</a>: error: can not select part of real: a
<a href="../../../tests/chapter-6/6.12--real_bit_select.sv.html#l-12" target="file-frame">tests/chapter-6/6.12--real_bit_select.sv:12</a>: error: Unable to elaborate r-value: a[&#39;sd2]
2 error(s) during elaboration.
iverilog.out: Unable to open input file.

</pre>
</body>