m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Esum1b
Z0 w1711311898
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Simulacion
Z4 8C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b.vhd
Z5 FC:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b.vhd
l0
L4
VPC<G_K^emQFT;IhbMa0j<2
!s100 QIURAH[fVN4;ddCTn9`5S3
Z6 OV;C;10.5b;63
32
Z7 !s110 1711312906
!i10b 1
Z8 !s108 1711312906.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b.vhd|
Z10 !s107 C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asum1b_arq
R1
R2
Z13 DEx4 work 5 sum1b 0 22 PC<G_K^emQFT;IhbMa0j<2
l16
L14
Z14 VH@=l0jbX`0I>gfI0=G0I^3
Z15 !s100 YFb6?HUJDV9n=BMVoDK9M1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Esum1b_tb
Z16 w1711312864
R1
R2
R3
Z17 8C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b_tb.vhd
Z18 FC:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b_tb.vhd
l0
L4
Vm1JU;JC^LEM@@ABW3m_>02
!s100 UUzkPlkmHeM2[ice`_j[[1
R6
32
R7
!i10b 1
R8
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b_tb.vhd|
Z20 !s107 C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/sumador1b/Fuentes/sum1b_tb.vhd|
!i113 1
R11
R12
Asum1b_tb_arq
R1
R2
DEx4 work 8 sum1b_tb 0 22 m1JU;JC^LEM@@ABW3m_>02
l23
L7
V<IlT_m]UDCO;@fed946TR2
!s100 6W`EhE1C>SFKm=1gU:L8k3
R6
32
R7
!i10b 1
R8
R19
R20
!i113 1
R11
R12
