
---------- Begin Simulation Statistics ----------
final_tick                               1029362586000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59450                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701964                       # Number of bytes of host memory used
host_op_rate                                    59645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18600.87                       # Real time elapsed on the host
host_tick_rate                               55339500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105825626                       # Number of instructions simulated
sim_ops                                    1109450990                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.029363                       # Number of seconds simulated
sim_ticks                                1029362586000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.954327                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144375913                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164148733                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14137328                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229345269                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18208923                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18579674                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          370751                       # Number of indirect misses.
system.cpu0.branchPred.lookups              290197100                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864659                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811458                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9502371                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260687064                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25832457                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       89127207                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050757354                       # Number of instructions committed
system.cpu0.commit.committedOps            1052571343                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1916327809                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.549265                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.276272                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1392593416     72.67%     72.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    309325497     16.14%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82642752      4.31%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76157627      3.97%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17443876      0.91%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5083777      0.27%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3105433      0.16%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4142974      0.22%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25832457      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1916327809                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857421                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015947689                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326221635                       # Number of loads committed
system.cpu0.commit.membars                    3625345                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625351      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583921391     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328033085     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127150070     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052571343                       # Class of committed instruction
system.cpu0.commit.refs                     455183183                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050757354                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052571343                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.956805                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.956805                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            283872447                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4644316                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141969675                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1171068748                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839836334                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                794556416                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9515031                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13204254                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5278246                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  290197100                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                209893591                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1099706065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3285534                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1205497714                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          461                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28300114                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141138                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         819201664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162584836                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.586295                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1933058474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626682                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.929911                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1099010020     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               609805912     31.55%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               117286986      6.07%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                80979709      4.19%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14561442      0.75%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6580632      0.34%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  995051      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3734463      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104259      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1933058474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      123068751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9597479                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270133397                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532695                       # Inst execution rate
system.cpu0.iew.exec_refs                   476380837                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132804455                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              242665478                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358360866                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4095747                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5043582                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           138220540                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1141672931                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            343576382                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7880711                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1095289192                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1570214                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2315716                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9515031                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5778319                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15071369                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38001                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12949                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4199828                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32139231                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9258992                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12949                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1571382                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8026097                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                458483114                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1087227497                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.882635                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404673234                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528774                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1087299457                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1341732966                       # number of integer regfile reads
system.cpu0.int_regfile_writes              692181233                       # number of integer regfile writes
system.cpu0.ipc                              0.511037                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511037                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626897      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            609664982     55.26%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035461      0.73%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811530      0.16%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           348769238     31.62%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131261746     11.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1103169904                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2257605                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002046                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 375091     16.61%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1683643     74.58%     91.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               198869      8.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1101800560                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4141771149                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1087227447                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1230786537                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1129387438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1103169904                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12285493                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       89101584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           115365                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6844129                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     54729566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1933058474                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.570686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798448                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1124311569     58.16%     58.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          578024119     29.90%     88.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181868157      9.41%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37932202      1.96%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8769256      0.45%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             975967      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             708354      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             344918      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             123932      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1933058474                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536528                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         31228342                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4934230                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358360866                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          138220540                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2056127225                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2599881                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              258382387                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670623871                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8792350                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               851933010                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6824602                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30506                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1412743163                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155545229                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          740914746                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                786086617                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10172244                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9515031                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             27014701                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70290870                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1412743119                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        126728                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4702                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20001158                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4659                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3032174844                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2300146206                       # The number of ROB writes
system.cpu0.timesIdled                       26856639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.081857                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9673963                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10392963                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1978850                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18988278                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            335198                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         672812                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          337614                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20856311                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4739                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1156852                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200755                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1260746                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22199577                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55068272                       # Number of instructions committed
system.cpu1.commit.committedOps              56879647                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    324972925                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822244                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    301221121     92.69%     92.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11876183      3.65%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3963600      1.22%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3638417      1.12%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       902412      0.28%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       325508      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1656709      0.51%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       128229      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1260746      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    324972925                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502188                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52965630                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124546                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32005574     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935745     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315665      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56879647                       # Class of committed instruction
system.cpu1.commit.refs                      21251422                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55068272                       # Number of Instructions Simulated
system.cpu1.committedOps                     56879647                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.970196                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.970196                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            280757084                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               828287                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8682616                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86997628                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13566906                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28682029                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1157294                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1183280                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4354193                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20856311                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13174962                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    311966089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94557                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     101791858                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3958596                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063438                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14572066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10009161                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309616                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         328517506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.832995                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               268938382     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32758368      9.97%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15740922      4.79%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6493085      1.98%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1500846      0.46%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2490890      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588344      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3706      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2963      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           328517506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         250848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1215751                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14688404                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195711                       # Inst execution rate
system.cpu1.iew.exec_refs                    22451324                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5210909                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              244291621                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22529425                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712415                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1721423                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7079788                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79070258                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17240415                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           906413                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64343508                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1637263                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1692941                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1157294                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5336621                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18171                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          304508                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7560                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1993                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6404879                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1952912                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           475                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202534                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1013217                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36365909                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63961111                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.861319                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31322657                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194548                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63978536                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80380419                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42546793                       # number of integer regfile writes
system.cpu1.ipc                              0.167499                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167499                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622629      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39014373     59.79%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19201786     29.43%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3410987      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65249921                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1904306                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029185                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 316197     16.60%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1428535     75.02%     91.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               159572      8.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63531584                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461035379                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63961099                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101261234                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70934013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65249921                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136245                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22190610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           113751                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701981                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14860886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    328517506                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198619                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650690                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          287761314     87.59%     87.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27478038      8.36%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7049049      2.15%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2900656      0.88%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2467056      0.75%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             273736      0.08%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             421093      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             124157      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42407      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      328517506                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198468                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16020409                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1935077                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22529425                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7079788                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       328768354                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1729949795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              261852266                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37989904                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11071913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16025445                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1184682                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14383                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102212871                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83110795                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56052528                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28794837                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7188317                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1157294                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20663983                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18062624                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102212859                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23681                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               592                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22428889                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402791221                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161708151                       # The number of ROB writes
system.cpu1.timesIdled                           9155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6678182                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2206                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6713115                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                155063                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9181671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18315737                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       163066                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        67712                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58465805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3803643                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116913217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3871355                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6893901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2777189                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6356760                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2286930                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2286927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6893901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           329                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27496565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27496565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    765313088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               765313088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9181788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9181788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9181788                       # Request fanout histogram
system.membus.respLayer1.occupancy        47466487844                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31810248716                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       259988600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   422093174.298104                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        81500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    974291000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1028062643000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1299943000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    178306951                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       178306951                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    178306951                       # number of overall hits
system.cpu0.icache.overall_hits::total      178306951                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31586640                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31586640                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31586640                       # number of overall misses
system.cpu0.icache.overall_misses::total     31586640                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 410984088998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 410984088998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 410984088998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 410984088998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    209893591                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    209893591                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    209893591                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    209893591                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150489                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150489                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150489                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150489                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13011.326592                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13011.326592                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13011.326592                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13011.326592                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1967                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.340000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29777346                       # number of writebacks
system.cpu0.icache.writebacks::total         29777346                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1809260                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1809260                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1809260                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1809260                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29777380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29777380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29777380                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29777380                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 364301869000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 364301869000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 364301869000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 364301869000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.141869                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.141869                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.141869                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.141869                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12234.181416                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12234.181416                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12234.181416                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12234.181416                       # average overall mshr miss latency
system.cpu0.icache.replacements              29777346                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    178306951                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      178306951                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31586640                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31586640                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 410984088998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 410984088998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    209893591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    209893591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150489                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150489                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13011.326592                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13011.326592                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1809260                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1809260                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29777380                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29777380                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 364301869000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 364301869000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.141869                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.141869                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12234.181416                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12234.181416                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208084077                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29777346                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.987999                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        449564560                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       449564560                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    412351647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       412351647                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    412351647                       # number of overall hits
system.cpu0.dcache.overall_hits::total      412351647                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     38813049                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      38813049                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     38813049                       # number of overall misses
system.cpu0.dcache.overall_misses::total     38813049                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 898567422190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 898567422190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 898567422190                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 898567422190                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451164696                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451164696                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451164696                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451164696                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086029                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23151.168108                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23151.168108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23151.168108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23151.168108                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4438305                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       181700                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            94410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2467                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.010963                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.652209                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26878106                       # number of writebacks
system.cpu0.dcache.writebacks::total         26878106                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12682675                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12682675                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12682675                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12682675                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26130374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26130374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26130374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26130374                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 442262228817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 442262228817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 442262228817                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 442262228817                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057918                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057918                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057918                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057918                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16925.216180                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16925.216180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16925.216180                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16925.216180                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26878106                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    292258157                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      292258157                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31759534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31759534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 617525991500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 617525991500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    324017691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    324017691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098018                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098018                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19443.798876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19443.798876                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8562883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8562883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23196651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23196651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 342913051000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 342913051000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14782.868915                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14782.868915                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120093490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120093490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7053515                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7053515                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 281041430690                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 281041430690                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127147005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127147005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055475                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055475                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39844.167155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39844.167155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4119792                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4119792                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2933723                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2933723                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  99349177817                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  99349177817                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33864.539296                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33864.539296                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1784                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9350500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9350500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434548                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434548                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6820.204230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6820.204230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1355                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1355                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        69000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2928                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2928                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       743000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       743000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4732.484076                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4732.484076                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050891                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050891                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3732.484076                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3732.484076                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054149                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054149                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757309                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757309                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65002122500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65002122500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811458                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811458                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418066                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418066                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85833.025225                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85833.025225                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757309                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757309                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64244813500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64244813500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418066                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418066                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84833.025225                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84833.025225                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987686                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          440297284                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26887432                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.375580                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987686                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999615                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999615                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932852252                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932852252                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29730667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24895359                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              375082                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55011620                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29730667                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24895359                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10512                       # number of overall hits
system.l2.overall_hits::.cpu1.data             375082                       # number of overall hits
system.l2.overall_hits::total                55011620                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1981299                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1616                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1404462                       # number of demand (read+write) misses
system.l2.demand_misses::total                3434089                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46712                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1981299                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1616                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1404462                       # number of overall misses
system.l2.overall_misses::total               3434089                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4126226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 188945617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    151264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 142628887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     335851994500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4126226500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 188945617000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    151264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 142628887000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    335851994500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29777379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26876658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1779544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58445709                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29777379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26876658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1779544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58445709                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.073718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.133245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.789226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.073718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.133245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.789226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88333.329765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95364.514392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93603.960396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101554.108976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97799.443899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88333.329765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95364.514392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93603.960396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101554.108976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97799.443899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 45                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             15                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5366447                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2777189                       # number of writebacks
system.l2.writebacks::total                   2777189                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         203610                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              300188                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        203610                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             300188                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1777689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1308038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3133901                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1777689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1308038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6148378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9282279                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3654249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 156929841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 121798356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 282515495000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3654249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 156929841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 121798356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 484352219741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 766867714741                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.128628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.735041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.128628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.735041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78393.819453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88277.443917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85287.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93115.303990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90148.187515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78393.819453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88277.443917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85287.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93115.303990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78777.235190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82616.318120                       # average overall mshr miss latency
system.l2.replacements                       12878912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6463569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6463569                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6463569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6463569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51821979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51821979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51821979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51821979                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6148378                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6148378                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 484352219741                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 484352219741                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78777.235190                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78777.235190                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu0.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        64500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       246500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3568.627451                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2303.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3120.253165                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1020500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       566000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1586500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20009.803922                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20082.278481                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       277000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2333252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           141867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2475119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1349946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1089085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2439031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 132326951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111322082000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  243649033000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3683198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4914150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.366515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98023.884659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102216.155764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99895.832812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       113424                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57899                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           171323                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1236522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1031186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2267708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111216206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95978222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 207194428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.335720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.837714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89942.763655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93075.567356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91367.331244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29730667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29741179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48328                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4126226500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    151264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4277490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29777379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29789507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.133245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88333.329765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93603.960396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88509.570022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           154                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3654249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3787298000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.128628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78393.819453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85287.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78617.054843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22562107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       233215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22795322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       631353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       315377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          946730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  56618666000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31306805000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87925471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23193460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23742052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.574884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89678.303580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99267.876224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92872.805340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        90186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38525                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       541167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       276852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       818019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45713635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25820134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71533769000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.504659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84472.325548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93263.310361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87447.564176                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          176                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               180                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          571                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             595                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17933000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       914000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18847000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          747                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           775                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.764391                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.767742                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31406.304729                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38083.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31675.630252                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          279                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          294                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          301                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6068472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       177500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6245972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.390897                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.321429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.388387                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20782.438356                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20750.737542                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999936                       # Cycle average of tags in use
system.l2.tags.total_refs                   122477861                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12879358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.509625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.478656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.511186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.285868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.992882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.723967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.323812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 946736446                       # Number of tag accesses
system.l2.tags.data_accesses                946736446                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2983488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     114444544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84300032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    385745088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          587572992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2983488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3083328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177740096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177740096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1788196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1317188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6027267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9180828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2777189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2777189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2898384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111180011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            96992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81895372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    374741703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             570812462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2898384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        96992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2995376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172670057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172670057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172670057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2898384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111180011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           96992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81895372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    374741703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743482519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2736930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1733684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1293419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6010105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006639136500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17878161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2575922                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9180828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2777189                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9180828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2777189                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40259                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            455297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            474837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            447348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            492091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            658608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            613090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            678673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            635400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            597672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            783870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           650525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           583538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           491896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           501132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           560860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            155714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            213541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            196157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            241118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           155866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 276089002721                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45426925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            446439971471                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30388.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49138.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7079041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1625041                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9180828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2777189                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1808462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1933755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2086910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1190744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  944370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  662410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  178548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  127240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 180432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 181256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 182494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3118196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.647521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.800500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.921370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       879807     28.22%     28.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1393080     44.68%     72.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292867      9.39%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       209239      6.71%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        86491      2.77%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45395      1.46%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41227      1.32%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26792      0.86%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143298      4.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3118196                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.929215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    302.805825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168462    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150134     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2026      1.20%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11509      6.83%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3322      1.97%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1102      0.65%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              262      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               81      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              581464640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6108352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175162048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               587572992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177740096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       564.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    570.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1029362481500                       # Total gap between requests
system.mem_ctrls.avgGap                      86081.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2983488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    110955776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82778816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    384646720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175162048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2898383.951949852519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107790760.524105548859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 96992.062231412798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80417548.807238265872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 373674665.498285353184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170165547.477941840887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1788196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1317188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6027267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2777189                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1720667764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83314332840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67630413                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67266173692                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 294071166762                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24561135422213                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36910.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46591.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43352.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51068.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48790.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8843883.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11430590220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6075480015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33058492740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7637434200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81256637280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     175407322080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     247563804000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       562429760535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.386442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 641681128070                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34372520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 353308937930                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10833429180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5758073805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31811156160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6649220340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81256637280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     277652145960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     161462899680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       575423562405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.009595                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 416710049502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34372520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 578280016498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9938604316.091953                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46226780505.251556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 345540842000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   164704010500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 864658575500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13161718                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13161718                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13161718                       # number of overall hits
system.cpu1.icache.overall_hits::total       13161718                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13244                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13244                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13244                       # number of overall misses
system.cpu1.icache.overall_misses::total        13244                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    325979500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    325979500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    325979500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    325979500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13174962                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13174962                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13174962                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13174962                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24613.372093                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24613.372093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24613.372093                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24613.372093                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12096                       # number of writebacks
system.cpu1.icache.writebacks::total            12096                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1116                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1116                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1116                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1116                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12128                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12128                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12128                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12128                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    288665500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    288665500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    288665500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    288665500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000921                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000921                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000921                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000921                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23801.574868                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23801.574868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23801.574868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23801.574868                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13161718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13161718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13244                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13244                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    325979500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    325979500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13174962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13174962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24613.372093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24613.372093                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1116                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1116                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12128                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12128                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    288665500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    288665500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000921                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000921                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23801.574868                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23801.574868                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.199357                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13026008                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12096                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1076.885582                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        320045500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.199357                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974980                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974980                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26362052                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26362052                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16331204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16331204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16331204                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16331204                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3856154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3856154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3856154                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3856154                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 313947359482                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 313947359482                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 313947359482                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 313947359482                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20187358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20187358                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20187358                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20187358                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191018                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191018                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191018                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81414.632165                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81414.632165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81414.632165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81414.632165                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1113191                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110073                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20544                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1230                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.185699                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.490244                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1779043                       # number of writebacks
system.cpu1.dcache.writebacks::total          1779043                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2774562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2774562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2774562                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2774562                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1081592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1081592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1081592                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1081592                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87980082145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87980082145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87980082145                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87980082145                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053578                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053578                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053578                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053578                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81343.133219                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81343.133219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81343.133219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81343.133219                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1779043                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14505364                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14505364                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2366759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2366759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158566098500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158566098500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16872123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16872123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140276                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140276                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66997.146097                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66997.146097                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1817830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1817830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548929                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548929                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35047426000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35047426000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63846.920093                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63846.920093                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1825840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1825840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1489395                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1489395                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 155381260982                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 155381260982                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.449258                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.449258                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104325.085677                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104325.085677                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       956732                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       956732                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532663                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532663                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52932656145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52932656145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160671                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160671                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99373.630504                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99373.630504                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7907500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7907500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.373102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.373102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45973.837209                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45973.837209                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3647500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3647500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 82897.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82897.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249433                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249433                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6631.818182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6631.818182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       620500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       620500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.249433                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249433                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5640.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5640.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103677                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103677                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707522                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707522                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63024724500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63024724500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390637                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390637                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89078.112765                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89078.112765                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707522                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707522                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62317202500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62317202500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390637                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390637                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88078.112765                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88078.112765                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.912468                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19223026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1789010                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.745063                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        320057000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.912468                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45787954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45787954                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1029362586000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53532476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9240758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51983016                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10101723                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9469317                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             359                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4932754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4932754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29789507                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23742970                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          775                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89332103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80643430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5347928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175359813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3811502336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3440305408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1550336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227749888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7481107968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22368302                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178990784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80814861                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050997                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.223767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76761296     94.98%     94.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3985853      4.93%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  67712      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80814861                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116903194997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40335142484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44670613389                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2684466849                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18238906                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1142915499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 440652                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714380                       # Number of bytes of host memory used
host_op_rate                                   442785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2862.17                       # Real time elapsed on the host
host_tick_rate                               39673712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261219706                       # Number of instructions simulated
sim_ops                                    1267324833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113553                       # Number of seconds simulated
sim_ticks                                113552913500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.109917                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12665642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14374820                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           585041                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18087858                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1477493                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1493367                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15874                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25006818                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6476                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4436                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           524302                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20704661                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3959445                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2604241                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11858333                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82006528                       # Number of instructions committed
system.cpu0.commit.committedOps              83304333                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    219150625                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.380124                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.283443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    188301298     85.92%     85.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13252151      6.05%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7225614      3.30%     95.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3864589      1.76%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1375121      0.63%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       375340      0.17%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       625026      0.29%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       172041      0.08%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3959445      1.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    219150625                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2457699                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78181265                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18890648                       # Number of loads committed
system.cpu0.commit.membars                    1947587                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1948070      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60503265     72.63%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18894772     22.68%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1872408      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83304333                       # Class of committed instruction
system.cpu0.commit.refs                      20767558                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82006528                       # Number of Instructions Simulated
system.cpu0.committedOps                     83304333                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.747821                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.747821                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165132324                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                61000                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12090446                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97043854                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                14146449                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 39413898                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                525027                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               118263                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1760813                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25006818                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16077356                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    199700900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               140836                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100137149                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          311                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1171624                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110974                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20691288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14143135                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.444384                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         220978511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.459443                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               155555370     70.39%     70.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39275026     17.77%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20689420      9.36%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3776233      1.71%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  284279      0.13%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  680551      0.31%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23014      0.01%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690417      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4201      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           220978511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1464                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     981                       # number of floating regfile writes
system.cpu0.idleCycles                        4360789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              552183                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22680667                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.411044                       # Inst execution rate
system.cpu0.iew.exec_refs                    23867263                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2071753                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6002115                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21878222                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701209                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           143603                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2189830                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95048645                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21795510                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414072                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92624376                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 78807                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             26966452                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                525027                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27098518                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       269207                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           46748                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2807                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2987574                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       312920                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           430                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       326124                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        226059                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 69899079                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91433469                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754931                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52768996                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.405759                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91542829                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119583108                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66980286                       # number of integer regfile writes
system.cpu0.ipc                              0.363925                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.363925                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948498      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66969742     71.98%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28627      0.03%     74.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57194      0.06%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 57      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                567      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                61      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               212      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21960395     23.60%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2072395      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            422      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93038447                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1660                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3256                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1559                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1913                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     264884                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002847                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 204298     77.13%     77.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     77.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     96      0.04%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 53581     20.23%     97.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6813      2.57%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91353173                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         407346317                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91431910                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106791462                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92339018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93038447                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2709627                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11744315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29283                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        105386                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4668065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    220978511                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.421029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.938453                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          167422886     75.76%     75.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30399288     13.76%     89.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15485682      7.01%     96.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2708404      1.23%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2959605      1.34%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             718948      0.33%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             993481      0.45%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             173199      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             117018      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      220978511                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.412882                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           856990                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          133400                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21878222                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2189830                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2129                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       225339300                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1766828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               34700470                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60661823                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                451668                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15010618                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18670690                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                90872                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124667523                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96003184                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70322214                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40067324                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                994933                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                525027                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21127826                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9660396                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1627                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124665896                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     109547246                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695990                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5582031                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695864                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   310349595                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192218872                       # The number of ROB writes
system.cpu0.timesIdled                         173295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  372                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.486361                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13099663                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14318706                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           619214                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17902992                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1062697                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1064333                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1636                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24247619                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1027                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1049                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           618023                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18852551                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3349403                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2365786                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15364454                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73387552                       # Number of instructions committed
system.cpu1.commit.committedOps              74569510                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    174408771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.427556                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.329149                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    145776135     83.58%     83.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12604297      7.23%     90.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6729567      3.86%     94.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3859710      2.21%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1146509      0.66%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       276145      0.16%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       504071      0.29%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       162934      0.09%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3349403      1.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    174408771                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1682190                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69657728                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16396502                       # Number of loads committed
system.cpu1.commit.membars                    1773048                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773048      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55041361     73.81%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16397551     21.99%     98.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1357374      1.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74569510                       # Class of committed instruction
system.cpu1.commit.refs                      17754925                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73387552                       # Number of Instructions Simulated
system.cpu1.committedOps                     74569510                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.414249                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.414249                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            124042220                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1379                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12386313                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92171560                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10524125                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39995201                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                618333                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2194                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1506103                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24247619                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14937959                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    160803792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75730                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95892838                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1239052                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.136856                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15262647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14162360                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.541230                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         176685982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.550206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.919527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               114231612     64.65%     64.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36943719     20.91%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20434854     11.57%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3574591      2.02%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  149978      0.08%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  691050      0.39%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     351      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  659411      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     416      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           176685982                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         489810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              662139                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21325066                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.483560                       # Inst execution rate
system.cpu1.iew.exec_refs                    20852013                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1387283                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7068674                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20216566                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652938                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           138189                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1509580                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89827566                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19464730                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           513774                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85675068                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                127088                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15450384                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                618333                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15635915                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             702                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3820064                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       151157                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       376430                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        285709                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65277206                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84865776                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749404                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48918989                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.478992                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85021156                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111212656                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62212407                       # number of integer regfile writes
system.cpu1.ipc                              0.414208                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.414208                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773340      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63406574     73.57%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  89      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19621653     22.77%     98.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1387090      1.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86188842                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     299455                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003474                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 273776     91.42%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25610      8.55%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   69      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84714957                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         349426671                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84865776                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105085651                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87281442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86188842                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2546124                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15258056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63550                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        180338                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6473172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    176685982                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.487808                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.000590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          127985374     72.44%     72.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26288195     14.88%     87.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15447088      8.74%     96.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2498403      1.41%     97.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2434189      1.38%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             767194      0.43%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1020700      0.58%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144376      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             100463      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      176685982                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.486459                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           822698                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          134578                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20216566                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1509580                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    290                       # number of misc regfile reads
system.cpu1.numCycles                       177175792                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    49832257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               25972183                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54019315                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                562753                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11222315                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9183320                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                78247                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119020025                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91013054                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66588298                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40502400                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                955390                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                618333                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11581882                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12568983                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119020025                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      86788869                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            654266                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3912672                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        654257                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   260992253                       # The number of ROB reads
system.cpu1.rob.rob_writes                  182222493                       # The number of ROB writes
system.cpu1.timesIdled                           4645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4449605                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7005                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4468024                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                108952                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6235623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12421523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       116327                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        76360                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3311410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2385614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6623378                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2461974                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6208653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260291                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5925891                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1003                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1170                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24072                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24062                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6208655                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           441                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18654238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18654238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    415552384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               415552384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1449                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6235341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6235341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6235341                       # Request fanout histogram
system.membus.respLayer1.occupancy        32132681874                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14659350941                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   113552913500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   113552913500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 88                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    20078090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17499425.084002                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       212500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43999500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112669477500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    883436000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15815412                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15815412                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15815412                       # number of overall hits
system.cpu0.icache.overall_hits::total       15815412                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       261944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        261944                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       261944                       # number of overall misses
system.cpu0.icache.overall_misses::total       261944                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5736185495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5736185495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5736185495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5736185495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16077356                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16077356                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16077356                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16077356                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016293                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21898.518367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21898.518367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21898.518367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21898.518367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2869                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.469697                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226855                       # number of writebacks
system.cpu0.icache.writebacks::total           226855                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35041                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35041                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35041                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35041                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226903                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226903                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226903                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226903                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4925914497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4925914497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4925914497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4925914497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014113                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014113                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014113                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014113                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21709.340542                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21709.340542                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21709.340542                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21709.340542                       # average overall mshr miss latency
system.cpu0.icache.replacements                226855                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15815412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15815412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       261944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       261944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5736185495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5736185495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16077356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16077356                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21898.518367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21898.518367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35041                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35041                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226903                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226903                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4925914497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4925914497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014113                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014113                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21709.340542                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21709.340542                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999012                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16042568                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226936                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            70.692037                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999012                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32381616                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32381616                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17591632                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17591632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17591632                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17591632                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3977751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3977751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3977751                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3977751                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 268204145807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 268204145807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 268204145807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 268204145807                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21569383                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21569383                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21569383                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21569383                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.184417                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.184417                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.184417                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.184417                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67426.077149                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67426.077149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67426.077149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67426.077149                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19321182                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8090                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           333188                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             59                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.988829                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   137.118644                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1911506                       # number of writebacks
system.cpu0.dcache.writebacks::total          1911506                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2072319                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2072319                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2072319                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2072319                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1905432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1905432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1905432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1905432                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 148759257045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 148759257045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 148759257045                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 148759257045                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088340                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088340                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088340                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088340                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78071.144520                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78071.144520                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78071.144520                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78071.144520                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1911506                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16799577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16799577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3548695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3548695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 242044030500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 242044030500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20348272                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20348272                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.174398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.174398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68206.490132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68206.490132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1696461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1696461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1852234                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1852234                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 145838825500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 145838825500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091027                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091027                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78736.717661                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78736.717661                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       792055                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        792055                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       429056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       429056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  26160115307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26160115307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1221111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1221111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.351365                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.351365                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60971.330798                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60971.330798                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       375858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       375858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2920431545                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2920431545                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043565                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043565                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54897.393605                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54897.393605                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651349                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651349                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12644                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12644                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    211188500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    211188500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019042                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019042                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16702.665296                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16702.665296                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5713                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5713                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6931                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6931                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    169672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    169672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010438                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010438                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24480.233733                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24480.233733                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650318                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650318                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1045                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1045                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20433000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20433000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19553.110048                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19553.110048                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1045                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1045                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19388000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19388000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18553.110048                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18553.110048                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          717                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          717                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11669500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11669500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4436                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4436                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.161632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.161632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16275.453278                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16275.453278                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          717                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          717                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10952500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10952500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.161632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.161632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15275.453278                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15275.453278                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993219                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20812648                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1912485                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.882516                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993219                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47690803                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47690803                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              205074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              525902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              287837                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1019858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             205074                       # number of overall hits
system.l2.overall_hits::.cpu0.data             525902                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1045                       # number of overall hits
system.l2.overall_hits::.cpu1.data             287837                       # number of overall hits
system.l2.overall_hits::total                 1019858                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             21793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1384526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            878318                       # number of demand (read+write) misses
system.l2.demand_misses::total                2288488                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            21793                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1384526                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3851                       # number of overall misses
system.l2.overall_misses::.cpu1.data           878318                       # number of overall misses
system.l2.overall_misses::total               2288488                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1977058500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 139337688999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    354388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91684441997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     233353577496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1977058500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 139337688999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    354388000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91684441997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    233353577496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1910428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1166155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3308346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1910428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1166155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3308346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.096061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.724720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.786560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.753174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691732                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.096061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.724720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.786560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.753174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691732                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90719.887120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100639.272212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92024.928590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104386.386248                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101968.451439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90719.887120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100639.272212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92024.928590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104386.386248                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101968.451439                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              45908                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1511                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.382528                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3581869                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              260291                       # number of writebacks
system.l2.writebacks::total                    260291                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98628                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26947                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              125821                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98628                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26947                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             125821                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        21609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1285898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       851371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2162667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        21609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1285898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       851371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4151101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6313768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1748192001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 120569229500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    313880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  81529914999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 204161217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1748192001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 120569229500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    313880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  81529914999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 323752466654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 527913683654                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.095250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.673094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.773897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.730067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.653700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.095250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.673094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.773897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.730067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.908436                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80901.106067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93762.669745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82839.931380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95763.086832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94402.521054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80901.106067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93762.669745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82839.931380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95763.086832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77991.951209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83613.095010                       # average overall mshr miss latency
system.l2.replacements                        8554098                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       317481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           317481                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       317481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       317481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2883327                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2883327                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2883327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2883327                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4151101                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4151101                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 323752466654                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 323752466654                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77991.951209                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77991.951209                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   56                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                200                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        58000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       299500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       357500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.753731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.811475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   574.257426                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3025.252525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1787.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2017000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1976500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3993500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.753731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.811475                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19970.297030                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19964.646465                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19967.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                216                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          489                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              531                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2126500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2126500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          702                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            747                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.696581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.710843                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4348.670757                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4004.708098                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          489                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          531                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9943500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       826000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10769500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.696581                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.710843                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20334.355828                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20281.544256                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35467                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          31901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2591825000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2046637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4638462500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.607210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.626395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81245.885709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82306.663718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81710.544859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17062                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15758                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32820                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        14839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1339797500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    920660000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2260457500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.282449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.229438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.259633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90288.934564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101082.564778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94394.182987                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        205074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             206119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        21793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            25644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1977058500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    354388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2331446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.096061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.786560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.110648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90719.887120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92024.928590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90915.867259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        21609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        25398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1748192001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    313880500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2062072501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.095250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.773897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.109586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80901.106067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82839.931380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81190.349673                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       505266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       273006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            778272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1352625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       853452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2206077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 136745863999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89637804497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 226383668496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1857891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1126458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2984349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.728043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.757642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101096.655761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105029.696453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102618.208021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        81566                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        92755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1271059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       842263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2113322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 119229432000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  80609254999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199838686999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.684141                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.747709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.708135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93803.223926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95705.563463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94561.400013                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          156                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               156                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          442                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             442                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        38000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        38000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          598                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           598                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data    85.972851                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    85.972851                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          441                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          441                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8496500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8496500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.737458                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.737458                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19266.439909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19266.439909                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999786                       # Cycle average of tags in use
system.l2.tags.total_refs                    10454243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8554319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.222101                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.011523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.271973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.247081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.969074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    41.488040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.218930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.081986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.648251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60640487                       # Number of tag accesses
system.l2.tags.data_accesses                 60640487                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1382976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      82493312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        242560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54515584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    260259328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          398893760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1382976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       242560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1625536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16658624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16658624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          21609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1288958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         851806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4066552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6232715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12179133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        726474640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2136097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        480089698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2291965217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3512844785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12179133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2136097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14315229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      146703625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146703625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      146703625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12179133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       726474640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2136097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       480089698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2291965217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3659548410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    255981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     21589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1279795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    848949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4057235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002435757750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9955890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241599                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6232717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260291                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6232717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21359                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4310                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            257398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            264586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            260917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            257874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            533067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            783026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            684553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            524154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            540996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           417430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           336029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           277595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           272463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           273947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           272564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194164887306                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31056790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            310627849806                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31259.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50009.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5181844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  233162                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6232717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  828617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  903745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  987656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  581722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  560383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  494934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  369140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  331141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  282370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  224372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 192044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 170220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 126222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  70496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  44943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1052330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.326474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.821570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.033944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58080      5.52%      5.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       522570     49.66%     55.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69914      6.64%     61.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       115371     10.96%     72.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57716      5.48%     78.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23057      2.19%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28761      2.73%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22651      2.15%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154210     14.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1052330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     403.485579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.726904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1990.791477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15208     98.79%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           31      0.20%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.03%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            6      0.04%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            4      0.03%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           25      0.16%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           12      0.08%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           22      0.14%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            9      0.06%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           19      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            5      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575           10      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623           15      0.10%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            7      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            3      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            9      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.628232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.585488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.266619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11378     73.91%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              554      3.60%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2409     15.65%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              575      3.74%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              205      1.33%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              112      0.73%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.42%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.25%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.18%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              397526912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1366976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16382400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               398893888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16658624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3500.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3512.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113553014000                       # Total gap between requests
system.mem_ctrls.avgGap                      17488.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1381696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81906880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       242560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54332736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    259663040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16382400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12167860.404568130150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 721310246.258014321327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2136096.666511334945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 478479453.545681118965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2286714026.056231498718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144271067.073941707611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        21609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1288958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       851806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4066554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    851495504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67280262640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155764981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46268257056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 196072069625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2762166008572                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39404.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52197.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41098.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54317.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48215.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10611838.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3575969040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1900680210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20814370920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          603489420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8963909760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50354344920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1200660000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87413424270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        769.803447                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2678622360                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3791840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 107082451140                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3937645740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2092912140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23534718060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          732700080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8963909760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50512213830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1067717760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90841817370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        799.995478                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2336173079                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3791840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 107424900421                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                414                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    120024622.596154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   214337864.504396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          208    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    625407000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88587792000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  24965121500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14932758                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14932758                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14932758                       # number of overall hits
system.cpu1.icache.overall_hits::total       14932758                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5201                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5201                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5201                       # number of overall misses
system.cpu1.icache.overall_misses::total         5201                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    394755500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    394755500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    394755500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    394755500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14937959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14937959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14937959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14937959                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000348                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000348                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000348                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75899.923092                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75899.923092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75899.923092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75899.923092                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4896                       # number of writebacks
system.cpu1.icache.writebacks::total             4896                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          305                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          305                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4896                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4896                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4896                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4896                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    373619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    373619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    373619500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    373619500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76311.172386                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76311.172386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76311.172386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76311.172386                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4896                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14932758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14932758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    394755500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    394755500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14937959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14937959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000348                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75899.923092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75899.923092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          305                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4896                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4896                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    373619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    373619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76311.172386                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76311.172386                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15085492                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4928                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3061.179383                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29880814                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29880814                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16125094                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16125094                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16125094                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16125094                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3317108                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3317108                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3317108                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3317108                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 231062897000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 231062897000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 231062897000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 231062897000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19442202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19442202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19442202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19442202                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.170614                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.170614                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.170614                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.170614                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69657.936070                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69657.936070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69657.936070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69657.936070                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6098295                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        13501                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77216                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.977090                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.272059                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1165671                       # number of writebacks
system.cpu1.dcache.writebacks::total          1165671                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2157534                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2157534                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2157534                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2157534                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1159574                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1159574                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1159574                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1159574                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97174071500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97174071500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97174071500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97174071500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059642                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059642                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059642                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059642                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83801.526681                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83801.526681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83801.526681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83801.526681                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1165671                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15739008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15739008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2937219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2937219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 207268430000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 207268430000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18676227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18676227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70566.215866                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70566.215866                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1817373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1817373                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1119846                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1119846                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  94910516000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  94910516000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84753.185706                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84753.185706                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       386086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        386086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       379889                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       379889                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23794467000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23794467000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       765975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       765975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495955                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495955                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62635.314526                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62635.314526                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       340161                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       340161                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39728                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39728                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2263555500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2263555500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56976.326520                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56976.326520                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    213708000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    213708000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26228.276878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26228.276878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8045                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8045                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    197144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    197144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013600                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013600                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24505.158484                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24505.158484                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591033                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591033                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          346                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          346                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2587500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2587500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591379                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591379                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000585                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000585                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7478.323699                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7478.323699                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          346                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          346                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2246500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2246500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000585                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000585                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6492.774566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6492.774566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          510                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            510                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          539                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          539                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7584000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7584000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1049                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1049                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.513823                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.513823                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14070.500928                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14070.500928                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          539                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          539                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7045000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7045000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.513823                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.513823                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13070.500928                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13070.500928                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.807520                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18470489                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1167765                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.816957                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.807520                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42420087                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42420087                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113552913500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3218751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       577772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2991447                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8293807                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6531902                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1056                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2442                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231800                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2986951                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          598                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          598                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       680626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5737495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3500502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9933311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     29038208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244603904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       626688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149236864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423505664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15090489                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16853824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18400436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144372                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363082                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15820294     85.98%     85.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2503782     13.61%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76360      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18400436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6620625982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2870525278                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         340451309                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1753078825                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7372942                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
