`timescale 1ns / 1ps

module c_mod_2 (
    input  wire c_mod_in_2,
    output reg c_int_out_2
);

endmodule
