[1] Alippi, Cesare, Vincenzo Piuri, and Mariagiovanna Sami. 1995. Sensitivity to
errors in artificial neural networks: A behavioral approach. IEEE Transactions on
Circuits and Systems I: Fundamental Theory and Applications (1995).
[2] Autonomous car facts 2016. Keynote: Autonomous Car A New Driver for Resilient
Computing and Design-for-Test. (2016). Retrieved Oct. 2016 from https://nepp.
nasa.gov/workshops/etw2016/talks/15WED/20160615-0930-Autonomous_
Saxena-Nirmal-Saxena-Rec2016Jun16-nasaNEPP.pdf
[3] Bettola, Simone, and Vincenzo Piuri. 1998. High performance fault-tolerant
digital neural networks. IEEE transactions on computers (1998).
[4] Bojarski, Mariusz, Davide Del Testa, Daniel Dworakowski, Bernhard Firner, Beat
Flepp, Prasoon Goyal, Lawrence D. Jackel and others. 2016. End to End Learning
for Self-Driving Cars. arXiv preprint arXiv:1604.07316 (2016).
[5] Borkar, Shekhar. 2005. Designing reliable systems from unreliable components:
the challenges of transistor variability and degradation. In Proceedings of the
International Symposium on Microarchitecture (MICRO), Vol. 25. 10–16.
[6] BVCL 2014. BERKELEY VISION AND LEARNING CENTER. (2014). Retrieved
Oct. 2016 from http://bvlc.eecs.berkeley.edu
[7] Caffe Model 2014. Caffe Model Zoo. (2014). Retrieved Oct. 2016 from
http://caffe.berkeleyvision.org/model_zoo.html
[8] CaffeNet 2014.
CaffeNet.
(2014).
Retrieved Oct. 2016 from
http://caffe.berkeleyvision.org/model_zoo.html
[9] Cavigelli, Lukas, David Gschwend, Christoph Mayer, Samuel Willi, Beat Muheim,
and Luca Benini. 2015. Origami: A convolutional network accelerator. In In
Proceedings of the 25th edition on Great Lakes Symposium on VLSI.
[10] Chakradhar, Srimat, Murugan Sankaradas, Venkata Jakkula, and Srihari Cadambi.
2010. A dynamically configurable coprocessor for convolutional neural networks.
In ACM SIGARCH Computer Architecture News.
[11] Chatterjee, Avhishek, and Lav R. Varshney. 2017. Energy-reliability limits
in nanoscale neural networks. In The 51st Annual Conference on Information
Sciences and Systems (CISS). 1–6.
[12] Chen, Tianshi, Zidong Du, Ninghui Sun, Jia Wang, Chengyong Wu, Yunji
Chen, and Olivier Temam. 2014. Diannao: A small-footprint high-throughput
accelerator for ubiquitous machine-learning. In ACM Sigplan Notices.
[13] Chen, Yu-Hsin, Joel Emer, and Vivienne Sze. 2016. Eyeriss: A spatial architecture
for energy-efficient dataflow for convolutional neural networks. In Proceedings
of the International Symposium on Computer Architecture (ISCA). 367–379.
[14] Chen, Yunji, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li
and others. 2014. Dadiannao: A machine-learning supercomputer. In Proceedings
of the International Symposium on Microarchitecture (MICRO).
[15] CIFAR dataset 2014.
CIFAR-10.
(2014).
Retrieved Oct. 2016 from
https://www.cs.toronto.edu/~kriz/cifar.html
[16] Constantinescu, Cristian. 2008. Intermittent faults and effects on reliability
of integrated circuits. In Proceedings of the Reliability and Maintainability
Symposium. 370.
High-performance C++/CUDA implementation of
[17] ConvNet 2014.
convolutional neural networks.
(2014).
Retrieved Oct. 2016 from
https://code.google.com/p/cuda-convnet
[18] Dahl, George E., Dong Yu, Li Deng, and Alex Acero. 2012. Context-dependent
pre-trained deep neural networks for large-vocabulary speech recognition. IEEE
Transactions on Audio, Speech, and Language Processing 20, 1 (2012), 30–42.
[19] Du, Zidong, Robert Fasthuber, Tianshi Chen, Paolo Ienne, Ling Li, Tao Luo,
Xiaobing Feng, Yunji Chen, and Olivier Temam. 2015. ShiDianNao: shifting vision
processing closer to the sensor. In ACM SIGARCH Computer Architecture News.
[20] Feng, Shuguang and Gupta, Shantanu and Ansari, Amin and Mahlke, Scott. 2010.
Shoestring: probabilistic soft error reliability on the cheap. In ACM SIGARCH
Computer Architecture News, Vol. 38. ACM, 385–396.
[21] Fernandes, Fernando and Weigel, Lucas and Jung, Claudio and Navaux, Philippe
and Carro, Luigi and Rech, Paolo. 2016. Evaluation of histogram of oriented
gradients soft errors criticality for automotive applications. ACM Transactions
on Architecture and Code Optimization (TACO) 13, 4 (2016), 38.
[22] Gill, B., N. Seifert, and V. Zia. 2009. Comparison of alpha-particle and neutroninduced combinational and sequential logic error rates at the 32nm technology
node. In Proceedings of the International Reliability Physics Symposium (IRPS).
[23] Gokhale, Vinayak, Jonghoon Jin, Aysegul Dundar, Berin Martini, and Eugenio
Culurciello. 2014. A 240 g-ops/s mobile coprocessor for deep neural networks. In
In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition
Workshops.
[24] Gupta, Suyog, Ankur Agrawal, Kailash Gopalakrishnan, and Pritish Narayanan.
2015. Deep learning with limited numerical precision. (2015).
[25] Han, Song, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A. Horowitz,
and William J. Dally. 2016. EIE: efficient inference engine on compressed deep
neural network. (2016).
[26] Hari, Siva Kumar Sastry and Adve, Sarita V and Naeimi, Helia. 2012. Low-cost
program-level detectors for reducing silent data corruptions. In Proceedings of
the International Conference on Dependable Systems and Networks (DSN).
[27] He, Kaiming, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. 2015. Deep residual
learning for image recognition. Proceedings of the IEEE conference on computer
vision and pattern recognition (2015).
[28] IEC 61508 2016. Functional Safety and IEC 61508. (2016). Retrieved Oct. 2016
from http://www.iec.ch/functionalsafety/
[29] ImageNet 2014. ImageNet. (2014). Retrieved Oct. 2016 from http://image-net.org
[30] Judd, Patrick, Jorge Albericio, Tayler Hetherington, Tor M. Aamodt, Natalie
Enright Jerger, and Andreas Moshovos. 2016. Proteus: Exploiting Numerical
Precision Variability in Deep Neural Networks.
[31] Krizhevsky, Alex, Ilya Sutskever, and Geoffrey E. Hinton. 2012. Imagenet
classification with deep convolutional neural networks. In Advances in neural
information processing systems.
[32] Laguna, Ignacio, Martin Schulz, David F. Richards, Jon Calhoun, and Luke Olson.
2016. Ipas: Intelligent protection against silent output corruption in scientific
applications. In Preceedings of the International Symposium on Code Generation
and Optimization (CGO).
[33] Lane, Nicholas D., and Petko Georgiev. 2015. Can deep learning revolutionize
mobile sensing?. In In Proceedings of the 16th International Workshop on Mobile
Computing Systems and Applications.
[34] LeCun, Yann, Koray Kavukcuoglu, and Clément Farabet. 2010. Convolutional
networks and applications in vision.. In Proceedings of IEEE International
Symposium on Circuits and Systems.
[35] Li, Guanpeng and Lu, Qining and Pattabiraman, Karthik. 2015. Fine-Grained Characterization of Faults Causing Long Latency Crashes in Programs. In Proceedings
of the International Conference on Dependable Systems and Networks (DSN).
[36] Li, Guanpeng and Pattabiraman, Karthik and Cher, Chen-Yong and Bose, Pradip.
2016. Understanding Error Propagation in GPGPU Applications. In Proceedings
of the International Conference on High Performance Computing, Networking,
Storage and Analysis (SC).
[37] Lin, Min and Chen, Qiang and Yan, Shuicheng. 2013. Network in network. arXiv
preprint arXiv:1312.4400 (2013).
[38] Lu, Qining and Li, Guanpeng and Pattabiraman, Karthik and Gupta, Meeta S and
Rivers, Jude A. 2017. Configurable detection of SDC-causing errors in programs.
ACM Transactions on Embedded Computing Systems (TECS) 16, 3 (2017), 88.
[39] Neale, Adam, and Manoj Sachdev. 2016. Neutron Radiation Induced Soft Error
Rates for an Adjacent-ECC Protected SRAM in 28 nm CMOS. (2016).
[40] Oh, Nahmsuk, Philip P. Shirvani, and Edward J. McCluskey. 2002. Error detection
by duplicated instructions in super-scalar processors. IEEE Transactions on
Reliability (2002).
[41] Park, Seongwook, Kyeongryeol Bong, Dongjoo Shin, Jinmook Lee, Sungpill Choi,
and Hoi-Jun Yoo. [n. d.]. 4.6 A1. 93TOPS/W scalable deep learning/inference
processor with tetra-parallel MIMD architecture for big-data applications. In
International Solid-State Circuits Conference.
[42] Karthik Pattabiraman, Giancinto Paolo Saggese, Daniel Chen, Zbigniew Kalbarczyk, and Ravishankar Iyer. 2011. Automated derivation of application-specific
error detectors using dynamic analysis. IEEE Transactions on Dependable and
Secure Computing 8, 5 (2011), 640–655.
[43] Peemen, Maurice, Arnaud AA Setio, Bart Mesman, and Henk Corporaal. 2013.
Memory-centric accelerator design for convolutional neural networks. In IEEE
31st International Conference on Computer Design (ICCD).
[44] Piuri, Vincenzo. 2001. Analysis of fault tolerance in artificial neural networks.
J. Parallel and Distrib. Comput. (2001).
[45] Reagen, Brandon and Whatmough, Paul and Adolf, Robert and Rama, Saketh and
Lee, Hyunkwang and Lee, Sae Kyu and Hernández-Lobato, José Miguel and Wei,
Gu-Yeon and Brooks, David. 2016. Minerva: Enabling low-power, highly-accurate
deep neural network accelerators. In Proceedings of the International Symposium
on Computer Architecture (ISCA). 267–278.
[46] Reis, George A., Jonathan Chang, Neil Vachharajani, Ram Rangan, and David
I. August. 2005. SWIFT: Software implemented fault tolerance. In Preceedings
of the International Symposium on Code Generation and Optimization (CGO).
[47] Russakovsky, Olga, Jia Deng, Hao Su, Jonathan Krause, Sanjeev Satheesh, Sean
Ma, Zhiheng Huang and others. 2015. Imagenet large scale visual recognition
challenge. International Journal of Computer Vision 115, 3 (2015), 211–252.
[48] Safety Standard 2016. ISO-26262: Road Vehicles Functional safety. (2016).
Retrieved Oct. 2016 from https://en.wikipedia.org/wiki/ISO_26262
[49] Sankaradas, Murugan, Venkata Jakkula, Srihari Cadambi, Srimat Chakradhar,
Igor Durdanovic, Eric Cosatto, and Hans Peter Graf. 2009. A massively parallel
coprocessor for convolutional neural networks. In IEEE International Conference
on Application-specific Systems, Architectures and Processors.
[50] Seifert, Norbert, Balkaran Gill, Shah Jahinuzzaman, Joseph Basile, Vinod
Ambrose, Quan Shi, Randy Allmon, and Arkady Bramnik. 2012. Soft error
susceptibilities of 22 nm tri-gate devices. (2012).
[51] Danny Shapiro. 2016. Introducing Xavier, the NVIDIA AI Supercomputer for
the Future of Autonomous Transportation. (2016). Retrieved Apr. 2017 from
https://blogs.nvidia.com/blog/2016/09/28/xavier/
[52] Simonyan, Karen, and Andrew Zisserman. 2014. Very deep convolutional
networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014).
[53] Sriram, Vinay, David Cox, Kuen Hung Tsoi, and Wayne Luk. 2010. Towards an embedded biologically-inspired machine vision processor. In In
Field-Programmable Technology.
[54] Sullivan, Michael and Zimmer, Brian and Hari, Siva and Tsai, Timothy and
Keckler, Stephen W. 2016. An Analytical Model for Hardened Latch Selection
and Exploration. (2016).
[55] Olivier Temam. 2012. A defect-tolerant accelerator for emerging highperformance applications. In Proceedings of the International Symposium on
Computer Architecture (ISCA). 356–367.
[56] Tiny-CNN [n. d.]. Tiny-CNN Framework. ([n. d.]). Retrieved Oct. 2016 from
https://github.com/nyanp/tiny-cnn
[57] Tithi, Jesmin Jahan, Neal C. Crago, and Joel S. Emer. 2014. Exploiting spatial
architectures for edit distance algorithms. In Proceedings of the International
Symposium on Performance Analysis of Systems and Software (ISPASS).
[58] TPU [n. d.]. Google supercharges machine learning tasks with TPU custom chip.
([n. d.]). Retrieved Oct. 2016 from https://cloudplatform.googleblog.com/2016/
05/Google-supercharges-machine-learning-tasks-with-custom-chip.html
[59] Wei, Jiesheng and Thomas, Anna and Li, Guanpeng and Pattabiraman, Karthik.
2014. Quantifying the accuracy of high-level fault injection techniques for
hardware faults. In Proceedings of the International Conference on Dependable
Systems and Networks (DSN).
[60] Yann LeCun. 2000. Deep Learning and the Future of AI. (2000). Retrieved Apr.
2017 from https://indico.cern.ch/event/510372/
[61] Zhang, Chen, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, and Jason
Cong. 2015. Optimizing FPGA-based accelerator design for deep convolutional
neural networks. In In Proceedings of ACM/SIGDA International Symposium on
Field-Programmable Gate Arrays.
