

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Mon Oct  4 22:44:43 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |      130|      130|         5|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     83|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     70|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     199|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    1|     364|    230|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_32s_5s_32_2_1_U2  |mul_32s_5s_32_2_1  |        0|   1|  165|  50|    0|
    |mux_464_32_1_1_U1     |mux_464_32_1_1     |        0|   0|    0|  20|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  70|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_0_U          |fir_Pipeline_VITIS_LOOP_29_1_c_0          |        1|  0|   0|    0|    64|    5|     1|          320|
    |c_1_U          |fir_Pipeline_VITIS_LOOP_29_1_c_1          |        1|  0|   0|    0|    64|    5|     1|          320|
    |shift_reg_1_U  |fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_2_U  |fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_3_U  |fir_Pipeline_VITIS_LOOP_29_1_shift_reg_1  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                          |        5|  0|   0|    0|   224|  106|     5|         3712|
    +---------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_335_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln29_fu_230_p2      |         +|   0|  0|  14|           7|           2|
    |add_ln31_fu_246_p2      |         +|   0|  0|  13|           5|           2|
    |icmp_ln29_fu_220_p2     |      icmp|   0|  0|  10|           7|           1|
    |select_ln225_fu_310_p3  |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  83|          53|          44|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_66                |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_66                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   7|   0|    7|          0|
    |i_op_assign_reg_417               |  32|   0|   32|          0|
    |icmp_ln29_reg_364                 |   1|   0|    1|          0|
    |lshr_ln_reg_373                   |   2|   0|    2|          0|
    |mul_ln32_reg_436                  |  32|   0|   32|          0|
    |select_ln225_reg_426              |   5|   0|    5|          0|
    |tmp_reg_412                       |   1|   0|    1|          0|
    |trunc_ln1_reg_398                 |   2|   0|    2|          0|
    |trunc_ln1_reg_398_pp0_iter1_reg   |   2|   0|    2|          0|
    |trunc_ln29_reg_368                |   5|   0|    5|          0|
    |trunc_ln29_reg_368_pp0_iter1_reg  |   5|   0|    5|          0|
    |icmp_ln29_reg_364                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 199|  32|  136|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_29_1|  return value|
|acc_out               |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld        |  out|    1|      ap_vld|                       acc_out|       pointer|
|shift_reg_0_address0  |  out|    5|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_ce0       |  out|    1|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_q0        |   in|   32|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_address1  |  out|    5|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_ce1       |  out|    1|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_we1       |  out|    1|   ap_memory|                   shift_reg_0|         array|
|shift_reg_0_d1        |  out|   32|   ap_memory|                   shift_reg_0|         array|
+----------------------+-----+-----+------------+------------------------------+--------------+

