#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12ff6c7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ff62790 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
v0x12ff95d60_0 .var "clk_in", 0 0;
v0x12ff95df0_0 .net "data_out", 31 0, v0x12ff912d0_0;  1 drivers
v0x12ff95ec0_0 .net "data_valid_out", 0 0, v0x12ff91ae0_0;  1 drivers
v0x12ff95f90_0 .net "idx_addr", 31 0, v0x12ff92960_0;  1 drivers
v0x12ff96060_0 .net "idx_validin", 0 0, v0x12ff92a80_0;  1 drivers
v0x12ff96170_0 .net "mem_data_in", 31 0, L_0x12ff97610;  1 drivers
v0x12ff96280_0 .net "mem_data_in2", 31 0, v0x12ff8bf50_0;  1 drivers
v0x12ff96390_0 .net "mem_req_out", 31 0, v0x12ff92b10_0;  1 drivers
v0x12ff96420_0 .net "mem_req_out2", 31 0, v0x12ff92ba0_0;  1 drivers
v0x12ff96530_0 .net "mem_valid_in", 0 0, v0x12ff8eaf0_0;  1 drivers
v0x12ff965c0_0 .net "mem_valid_in2", 0 0, v0x12ff8ec00_0;  1 drivers
v0x12ff96690_0 .net "mem_valid_out", 0 0, v0x12ff92d90_0;  1 drivers
v0x12ff96760_0 .net "mem_valid_out2", 0 0, v0x12ff92e40_0;  1 drivers
v0x12ff96830_0 .var "neigh_deq_in", 0 0;
v0x12ff96900_0 .net "neigh_empty_out", 0 0, v0x12ff90230_0;  1 drivers
v0x12ff969d0_0 .net "neigh_fifo_out", 31 0, v0x12ff90100_0;  1 drivers
v0x12ff96aa0_0 .net "neigh_full_out", 0 0, v0x12ff90470_0;  1 drivers
v0x12ff96c70_0 .net "neigh_valid_out", 0 0, v0x12ff90870_0;  1 drivers
v0x12ff96d00_0 .var "pos_deq_in", 0 0;
v0x12ff96d90_0 .net "pos_empty_out", 0 0, v0x12ff91400_0;  1 drivers
v0x12ff96e60_0 .net "pos_full_out", 0 0, v0x12ff91600_0;  1 drivers
v0x12ff96f30_0 .net "ready_out", 0 0, v0x12ff93630_0;  1 drivers
v0x12ff96fc0_0 .net "rowidx_out", 31 0, L_0x12ff97870;  1 drivers
v0x12ff97050_0 .net "rowidx_valid_out", 0 0, v0x12ff8eff0_0;  1 drivers
v0x12ff97120_0 .var "rst_in", 0 0;
v0x12ff971b0_0 .var "v_addr_in", 31 0;
v0x12ff97240_0 .var "valid_in", 0 0;
v0x12ff972d0_0 .net "valid_visited", 0 0, v0x12ff95aa0_0;  1 drivers
v0x12ff973a0_0 .net "visited", 0 0, v0x12ff95bc0_0;  1 drivers
v0x12ff97470_0 .net "visited_addr_in", 31 0, v0x12ff93a20_0;  1 drivers
v0x12ff97540_0 .net "visited_addr_valid_in", 0 0, v0x12ff93ab0_0;  1 drivers
S_0x12ff74940 .scope module, "g" "graph_memory" 3 44, 4 11 0, S_0x12ff62790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 32 "data_addra";
    .port_info 5 /INPUT 32 "data_addrb";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 1 "data_valid_outa";
    .port_info 12 /OUTPUT 1 "data_valid_outb";
    .port_info 13 /OUTPUT 1 "rowidx_valid_out";
P_0x12ff65fe0 .param/l "DIM" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x12ff66020 .param/l "PROC_BITS" 0 4 11, +C4<00000000000000000000000000000000>;
v0x12ff8e5b0_0 .net "clk_in", 0 0, v0x12ff95d60_0;  1 drivers
v0x12ff8e640_0 .var "cta", 1 0;
v0x12ff8e6d0_0 .var "ctb", 0 0;
v0x12ff8e760_0 .var "ctc", 1 0;
v0x12ff8e800_0 .net "data_addra", 31 0, v0x12ff92b10_0;  alias, 1 drivers
v0x12ff8e8f0_0 .net "data_addrb", 31 0, v0x12ff92ba0_0;  alias, 1 drivers
v0x12ff8e9a0_0 .net "data_outa", 31 0, L_0x12ff97610;  alias, 1 drivers
v0x12ff8ea40_0 .net "data_outb", 31 0, v0x12ff8bf50_0;  alias, 1 drivers
v0x12ff8eaf0_0 .var "data_valid_outa", 0 0;
v0x12ff8ec00_0 .var "data_valid_outb", 0 0;
v0x12ff8eca0_0 .net "data_validina", 0 0, v0x12ff92d90_0;  alias, 1 drivers
v0x12ff8ed40_0 .net "data_validinb", 0 0, v0x12ff92e40_0;  alias, 1 drivers
v0x12ff8ede0_0 .net "idx_addr", 31 0, v0x12ff92960_0;  alias, 1 drivers
v0x12ff8ee90_0 .net "idx_validin", 0 0, v0x12ff92a80_0;  alias, 1 drivers
v0x12ff8ef30_0 .net "rowidx_out", 31 0, L_0x12ff97870;  alias, 1 drivers
v0x12ff8eff0_0 .var "rowidx_valid_out", 0 0;
v0x12ff8f080_0 .net "rst_in", 0 0, v0x12ff97120_0;  1 drivers
L_0x12ff976f0 .part v0x12ff92b10_0, 0, 10;
L_0x12ff97790 .part v0x12ff92ba0_0, 0, 10;
L_0x12ff97960 .part v0x12ff92960_0, 0, 10;
S_0x12ff796f0 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 4 95, 5 10 0, S_0x12ff74940;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x12ff4d9d0 .param/str "INIT_FILE" 0 5 14, "data/out_addrs2.mem";
P_0x12ff4da10 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0x12ff4da50 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x12ff4da90 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x12ff8c1e0 .array "BRAM", 0 1023, 31 0;
v0x12ff8c280_0 .net "addra", 9 0, L_0x12ff976f0;  1 drivers
v0x12ff8c330_0 .net "addrb", 9 0, L_0x12ff97790;  1 drivers
v0x12ff8c3f0_0 .net "clka", 0 0, v0x12ff95d60_0;  alias, 1 drivers
v0x12ff8c490_0 .net "clkb", 0 0, v0x12ff95d60_0;  alias, 1 drivers
L_0x110040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ff8c560_0 .net "dina", 31 0, L_0x110040010;  1 drivers
L_0x110040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ff8c600_0 .net "dinb", 31 0, L_0x110040058;  1 drivers
v0x12ff8c6b0_0 .net "douta", 31 0, L_0x12ff97610;  alias, 1 drivers
v0x12ff8c760_0 .net "doutb", 31 0, v0x12ff8bf50_0;  alias, 1 drivers
L_0x110040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff8c890_0 .net "ena", 0 0, L_0x110040130;  1 drivers
L_0x110040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff8c930_0 .net "enb", 0 0, L_0x110040178;  1 drivers
v0x12ff8c9d0_0 .var/i "idx", 31 0;
v0x12ff8ca80_0 .var "ram_data_a", 31 0;
v0x12ff8cb30_0 .var "ram_data_b", 31 0;
L_0x1100401c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff8cbe0_0 .net "regcea", 0 0, L_0x1100401c0;  1 drivers
L_0x110040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff8cc80_0 .net "regceb", 0 0, L_0x110040208;  1 drivers
v0x12ff8cd20_0 .net "rsta", 0 0, v0x12ff97120_0;  alias, 1 drivers
v0x12ff8ceb0_0 .net "rstb", 0 0, v0x12ff97120_0;  alias, 1 drivers
L_0x1100400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ff8cf40_0 .net "wea", 0 0, L_0x1100400a0;  1 drivers
L_0x1100400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ff8cfd0_0 .net "web", 0 0, L_0x1100400e8;  1 drivers
S_0x12ff63070 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x12ff796f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x12ff63070
v0x12ff8bbc0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x12ff8bbc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x12ff8bbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ff8bbc0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12ff8bc70 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x12ff796f0;
 .timescale -9 -12;
L_0x12ff97610 .functor BUFZ 32, v0x12ff8be90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ff8be90_0 .var "douta_reg", 31 0;
v0x12ff8bf50_0 .var "doutb_reg", 31 0;
E_0x12ff8be40 .event posedge, v0x12ff8c3f0_0;
S_0x12ff8c000 .scope generate, "use_init_file" "use_init_file" 5 49, 5 49 0, S_0x12ff796f0;
 .timescale -9 -12;
S_0x12ff8d160 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 4 119, 6 10 0, S_0x12ff74940;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x12ff8d330 .param/str "INIT_FILE" 0 6 14, "data/out_ids2.mem";
P_0x12ff8d370 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x12ff8d3b0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x12ff8d3f0 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0x12ff8ddc0 .array "BRAM", 0 1023, 31 0;
v0x12ff8de60_0 .net "addra", 9 0, L_0x12ff97960;  1 drivers
v0x12ff8df10_0 .net "clka", 0 0, v0x12ff95d60_0;  alias, 1 drivers
L_0x110040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ff8e000_0 .net "dina", 31 0, L_0x110040250;  1 drivers
v0x12ff8e0a0_0 .net "douta", 31 0, L_0x12ff97870;  alias, 1 drivers
L_0x1100402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff8e170_0 .net "ena", 0 0, L_0x1100402e0;  1 drivers
v0x12ff8e210_0 .var "ram_data", 31 0;
L_0x110040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff8e2c0_0 .net "regcea", 0 0, L_0x110040328;  1 drivers
v0x12ff8e360_0 .net "rsta", 0 0, v0x12ff97120_0;  alias, 1 drivers
L_0x110040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ff8e470_0 .net "wea", 0 0, L_0x110040298;  1 drivers
S_0x12ff8d6b0 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x12ff8d160;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x12ff8d6b0
v0x12ff8d930_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x12ff8d930_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x12ff8d930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ff8d930_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x12ff8d9d0 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x12ff8d160;
 .timescale -9 -12;
L_0x12ff97870 .functor BUFZ 32, v0x12ff8db40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ff8db40_0 .var "douta_reg", 31 0;
S_0x12ff8dbe0 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x12ff8d160;
 .timescale -9 -12;
S_0x12ff8f320 .scope module, "graph" "graph_fetch" 3 73, 7 4 0, S_0x12ff62790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 1 "pos_deq_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "pos_full_out";
    .port_info 9 /OUTPUT 1 "pos_empty_out";
    .port_info 10 /INPUT 1 "neigh_deq_in";
    .port_info 11 /OUTPUT 32 "neigh_fifo_out";
    .port_info 12 /OUTPUT 1 "neigh_valid_out";
    .port_info 13 /OUTPUT 1 "neigh_full_out";
    .port_info 14 /OUTPUT 1 "neigh_empty_out";
    .port_info 15 /OUTPUT 1 "reached_neigh_end_out";
    .port_info 16 /INPUT 1 "mem_valid_in";
    .port_info 17 /INPUT 32 "mem_data_in";
    .port_info 18 /OUTPUT 1 "mem_valid_out";
    .port_info 19 /OUTPUT 32 "mem_req_out";
    .port_info 20 /INPUT 1 "mem_valid_in2";
    .port_info 21 /INPUT 32 "mem_data_in2";
    .port_info 22 /OUTPUT 1 "mem_valid_out2";
    .port_info 23 /OUTPUT 32 "mem_req_out2";
    .port_info 24 /INPUT 1 "mem_idx_valid_in";
    .port_info 25 /INPUT 32 "mem_idx_in";
    .port_info 26 /OUTPUT 1 "mem_idx_valid_out";
    .port_info 27 /OUTPUT 32 "mem_idx_req_out";
    .port_info 28 /OUTPUT 32 "visited_req_out";
    .port_info 29 /OUTPUT 1 "visited_req_valid_out";
    .port_info 30 /INPUT 1 "visited_val_returned_in";
    .port_info 31 /INPUT 1 "visited_val_returned_valid_in";
P_0x12ff6de00 .param/l "DIM" 0 7 4, +C4<00000000000000000000000000000100>;
L_0x12ff97c30 .functor NOT 1, v0x12ff95bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff97cc0 .functor AND 1, v0x12ff95aa0_0, L_0x12ff97c30, C4<1>, C4<1>;
L_0x12ff97eb0 .functor AND 1, L_0x12ff97cc0, L_0x12ff97db0, C4<1>, C4<1>;
L_0x12ff982a0 .functor AND 1, v0x12ff8eaf0_0, L_0x12ff98200, C4<1>, C4<1>;
L_0x12ff98370 .functor NOT 1, v0x12ff937e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff98430 .functor AND 1, L_0x12ff982a0, L_0x12ff98370, C4<1>, C4<1>;
v0x12ff91d10_0 .net *"_ivl_0", 0 0, L_0x12ff97c30;  1 drivers
v0x12ff91da0_0 .net *"_ivl_10", 31 0, L_0x12ff97fc0;  1 drivers
L_0x110040490 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ff91e30_0 .net *"_ivl_13", 27 0, L_0x110040490;  1 drivers
L_0x1100404d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ff91ec0_0 .net/2u *"_ivl_14", 31 0, L_0x1100404d8;  1 drivers
v0x12ff91f60_0 .net *"_ivl_16", 0 0, L_0x12ff98200;  1 drivers
v0x12ff92040_0 .net *"_ivl_19", 0 0, L_0x12ff982a0;  1 drivers
v0x12ff920e0_0 .net *"_ivl_20", 0 0, L_0x12ff98370;  1 drivers
v0x12ff92190_0 .net *"_ivl_3", 0 0, L_0x12ff97cc0;  1 drivers
L_0x110040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ff92230_0 .net/2u *"_ivl_4", 31 0, L_0x110040448;  1 drivers
v0x12ff92340_0 .net *"_ivl_6", 0 0, L_0x12ff97db0;  1 drivers
v0x12ff923e0_0 .net "clk_in", 0 0, v0x12ff95d60_0;  alias, 1 drivers
v0x12ff92470_0 .var "ct", 3 0;
v0x12ff92520_0 .net "data_out", 31 0, v0x12ff912d0_0;  alias, 1 drivers
v0x12ff925e0_0 .net "data_valid_out", 0 0, v0x12ff91ae0_0;  alias, 1 drivers
v0x12ff92670_0 .net "mem_data_in", 31 0, L_0x12ff97610;  alias, 1 drivers
v0x12ff92700_0 .net "mem_data_in2", 31 0, v0x12ff8bf50_0;  alias, 1 drivers
v0x12ff92790_0 .net "mem_idx_in", 31 0, L_0x12ff97870;  alias, 1 drivers
v0x12ff92960_0 .var "mem_idx_req_out", 31 0;
v0x12ff929f0_0 .net "mem_idx_valid_in", 0 0, v0x12ff8eff0_0;  alias, 1 drivers
v0x12ff92a80_0 .var "mem_idx_valid_out", 0 0;
v0x12ff92b10_0 .var "mem_req_out", 31 0;
v0x12ff92ba0_0 .var "mem_req_out2", 31 0;
v0x12ff92c30_0 .net "mem_valid_in", 0 0, v0x12ff8eaf0_0;  alias, 1 drivers
v0x12ff92ce0_0 .net "mem_valid_in2", 0 0, v0x12ff8ec00_0;  alias, 1 drivers
v0x12ff92d90_0 .var "mem_valid_out", 0 0;
v0x12ff92e40_0 .var "mem_valid_out2", 0 0;
v0x12ff92ef0_0 .net "neigh_deq_in", 0 0, v0x12ff96830_0;  1 drivers
v0x12ff92fa0_0 .net "neigh_empty_out", 0 0, v0x12ff90230_0;  alias, 1 drivers
v0x12ff93050_0 .net "neigh_fifo_out", 31 0, v0x12ff90100_0;  alias, 1 drivers
v0x12ff93100_0 .net "neigh_full_out", 0 0, v0x12ff90470_0;  alias, 1 drivers
v0x12ff931b0_0 .net "neigh_valid_out", 0 0, v0x12ff90870_0;  alias, 1 drivers
v0x12ff93260_0 .net "pos_deq_in", 0 0, v0x12ff96d00_0;  1 drivers
v0x12ff93310_0 .net "pos_empty_out", 0 0, v0x12ff91400_0;  alias, 1 drivers
v0x12ff92840_0 .net "pos_full_out", 0 0, v0x12ff91600_0;  alias, 1 drivers
v0x12ff935a0_0 .var "reached_neigh_end_out", 0 0;
v0x12ff93630_0 .var "ready_out", 0 0;
v0x12ff936c0_0 .var "req_ready_d", 0 0;
v0x12ff93750_0 .var "req_ready_n", 0 0;
v0x12ff937e0_0 .var "req_ready_v", 0 0;
v0x12ff93870_0 .net "rst_in", 0 0, v0x12ff97120_0;  alias, 1 drivers
v0x12ff93900_0 .net "v_addr_in", 31 0, v0x12ff971b0_0;  1 drivers
v0x12ff93990_0 .net "valid_in", 0 0, v0x12ff97240_0;  1 drivers
v0x12ff93a20_0 .var "visited_req_out", 31 0;
v0x12ff93ab0_0 .var "visited_req_valid_out", 0 0;
v0x12ff93b40_0 .net "visited_val_returned_in", 0 0, v0x12ff95bc0_0;  alias, 1 drivers
v0x12ff93bd0_0 .net "visited_val_returned_valid_in", 0 0, v0x12ff95aa0_0;  alias, 1 drivers
L_0x12ff97db0 .cmp/ne 32, v0x12ff8bf50_0, L_0x110040448;
L_0x12ff97fc0 .concat [ 4 28 0 0], v0x12ff92470_0, L_0x110040490;
L_0x12ff98200 .cmp/gt 32, L_0x1100404d8, L_0x12ff97fc0;
S_0x12ff8f950 .scope module, "neighbors" "FIFO" 7 93, 8 4 0, S_0x12ff8f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12ff8f4d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x12ff8f510 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x12ff90060_0 .net "clk_in", 0 0, v0x12ff95d60_0;  alias, 1 drivers
v0x12ff90100_0 .var "data_out", 31 0;
v0x12ff901a0_0 .net "deq_in", 0 0, v0x12ff96830_0;  alias, 1 drivers
v0x12ff90230_0 .var "empty_out", 0 0;
v0x12ff902c0_0 .net "enq_data_in", 31 0, v0x12ff8bf50_0;  alias, 1 drivers
v0x12ff903e0_0 .net "enq_in", 0 0, L_0x12ff97eb0;  1 drivers
v0x12ff90470_0 .var "full_out", 0 0;
v0x12ff90500 .array "queue", 0 3, 31 0;
v0x12ff905a0_0 .var "read_ptr", 2 0;
v0x12ff906b0_0 .net "rst_in", 0 0, v0x12ff97120_0;  alias, 1 drivers
v0x12ff907c0 .array "valid", 0 3, 0 0;
v0x12ff90870_0 .var "valid_out", 0 0;
v0x12ff90910_0 .var "write_ptr", 2 0;
v0x12ff907c0_0 .array/port v0x12ff907c0, 0;
v0x12ff907c0_1 .array/port v0x12ff907c0, 1;
E_0x12ff8fd60/0 .event anyedge, v0x12ff905a0_0, v0x12ff90910_0, v0x12ff907c0_0, v0x12ff907c0_1;
v0x12ff907c0_2 .array/port v0x12ff907c0, 2;
v0x12ff907c0_3 .array/port v0x12ff907c0, 3;
E_0x12ff8fd60/1 .event anyedge, v0x12ff907c0_2, v0x12ff907c0_3;
E_0x12ff8fd60 .event/or E_0x12ff8fd60/0, E_0x12ff8fd60/1;
S_0x12ff8fdd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x12ff8f950;
 .timescale -9 -12;
v0x12ff8ffa0_0 .var/2s "i", 31 0;
S_0x12ff90aa0 .scope module, "position" "FIFO" 7 108, 8 4 0, S_0x12ff8f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12ff90c10 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x12ff90c50 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x12ff91230_0 .net "clk_in", 0 0, v0x12ff95d60_0;  alias, 1 drivers
v0x12ff912d0_0 .var "data_out", 31 0;
v0x12ff91370_0 .net "deq_in", 0 0, v0x12ff96d00_0;  alias, 1 drivers
v0x12ff91400_0 .var "empty_out", 0 0;
v0x12ff91490_0 .net "enq_data_in", 31 0, L_0x12ff97610;  alias, 1 drivers
v0x12ff91570_0 .net "enq_in", 0 0, L_0x12ff98430;  1 drivers
v0x12ff91600_0 .var "full_out", 0 0;
v0x12ff91690 .array "queue", 0 15, 31 0;
v0x12ff91730_0 .var "read_ptr", 4 0;
v0x12ff91840_0 .net "rst_in", 0 0, v0x12ff97120_0;  alias, 1 drivers
v0x12ff918d0 .array "valid", 0 15, 0 0;
v0x12ff91ae0_0 .var "valid_out", 0 0;
v0x12ff91b80_0 .var "write_ptr", 4 0;
v0x12ff918d0_0 .array/port v0x12ff918d0, 0;
v0x12ff918d0_1 .array/port v0x12ff918d0, 1;
E_0x12ff90ee0/0 .event anyedge, v0x12ff91730_0, v0x12ff91b80_0, v0x12ff918d0_0, v0x12ff918d0_1;
v0x12ff918d0_2 .array/port v0x12ff918d0, 2;
v0x12ff918d0_3 .array/port v0x12ff918d0, 3;
v0x12ff918d0_4 .array/port v0x12ff918d0, 4;
v0x12ff918d0_5 .array/port v0x12ff918d0, 5;
E_0x12ff90ee0/1 .event anyedge, v0x12ff918d0_2, v0x12ff918d0_3, v0x12ff918d0_4, v0x12ff918d0_5;
v0x12ff918d0_6 .array/port v0x12ff918d0, 6;
v0x12ff918d0_7 .array/port v0x12ff918d0, 7;
v0x12ff918d0_8 .array/port v0x12ff918d0, 8;
v0x12ff918d0_9 .array/port v0x12ff918d0, 9;
E_0x12ff90ee0/2 .event anyedge, v0x12ff918d0_6, v0x12ff918d0_7, v0x12ff918d0_8, v0x12ff918d0_9;
v0x12ff918d0_10 .array/port v0x12ff918d0, 10;
v0x12ff918d0_11 .array/port v0x12ff918d0, 11;
v0x12ff918d0_12 .array/port v0x12ff918d0, 12;
v0x12ff918d0_13 .array/port v0x12ff918d0, 13;
E_0x12ff90ee0/3 .event anyedge, v0x12ff918d0_10, v0x12ff918d0_11, v0x12ff918d0_12, v0x12ff918d0_13;
v0x12ff918d0_14 .array/port v0x12ff918d0, 14;
v0x12ff918d0_15 .array/port v0x12ff918d0, 15;
E_0x12ff90ee0/4 .event anyedge, v0x12ff918d0_14, v0x12ff918d0_15;
E_0x12ff90ee0 .event/or E_0x12ff90ee0/0, E_0x12ff90ee0/1, E_0x12ff90ee0/2, E_0x12ff90ee0/3, E_0x12ff90ee0/4;
S_0x12ff90fb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x12ff90aa0;
 .timescale -9 -12;
v0x12ff91170_0 .var/2s "i", 31 0;
S_0x12ff93f20 .scope module, "vmem" "visited" 3 63, 9 10 0, S_0x12ff62790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "v_addr_valid_in";
    .port_info 4 /OUTPUT 1 "visited_out";
    .port_info 5 /OUTPUT 1 "valid_v_out";
P_0x12ff8f5c0 .param/l "PROC_BITS" 0 9 10, +C4<00000000000000000000000000000000>;
v0x12ff955c0_0 .net "clk_in", 0 0, v0x12ff95d60_0;  alias, 1 drivers
v0x12ff95760_0 .var "counter2", 1 0;
v0x12ff957f0_0 .net "rst_in", 0 0, v0x12ff97120_0;  alias, 1 drivers
v0x12ff95980_0 .net "v_addr_in", 31 0, v0x12ff93a20_0;  alias, 1 drivers
v0x12ff95a10_0 .net "v_addr_valid_in", 0 0, v0x12ff93ab0_0;  alias, 1 drivers
v0x12ff95aa0_0 .var "valid_v_out", 0 0;
v0x12ff95b30_0 .net "visited", 0 0, L_0x12ff97a80;  1 drivers
v0x12ff95bc0_0 .var "visited_out", 0 0;
v0x12ff95c50_0 .var "write_v_valid_in", 0 0;
L_0x12ff97b30 .part v0x12ff93a20_0, 0, 10;
S_0x12ff941f0 .scope module, "bram_3_2" "xilinx_single_port_ram_read_first" 9 125, 6 10 0, S_0x12ff93f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x12ff943b0 .param/str "INIT_FILE" 0 6 14, "data/empty.mem";
P_0x12ff943f0 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x12ff94430 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x12ff94470 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000000001>;
v0x12ff94e30 .array "BRAM", 0 1023, 0 0;
v0x12ff94ed0_0 .net "addra", 9 0, L_0x12ff97b30;  1 drivers
v0x12ff94f80_0 .net "clka", 0 0, v0x12ff95d60_0;  alias, 1 drivers
L_0x110040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff95030_0 .net "dina", 0 0, L_0x110040370;  1 drivers
v0x12ff950d0_0 .net "douta", 0 0, L_0x12ff97a80;  alias, 1 drivers
L_0x1100403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff951c0_0 .net "ena", 0 0, L_0x1100403b8;  1 drivers
v0x12ff95260_0 .var "ram_data", 0 0;
L_0x110040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff95310_0 .net "regcea", 0 0, L_0x110040400;  1 drivers
v0x12ff953b0_0 .net "rsta", 0 0, v0x12ff97120_0;  alias, 1 drivers
v0x12ff954c0_0 .net "wea", 0 0, v0x12ff95c50_0;  1 drivers
S_0x12ff94710 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x12ff941f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x12ff94710
v0x12ff949a0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.vmem.bram_3_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x12ff949a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x12ff949a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ff949a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x12ff94a40 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x12ff941f0;
 .timescale -9 -12;
L_0x12ff97a80 .functor BUFZ 1, v0x12ff94bb0_0, C4<0>, C4<0>, C4<0>;
v0x12ff94bb0_0 .var "douta_reg", 0 0;
S_0x12ff94c50 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x12ff941f0;
 .timescale -9 -12;
    .scope S_0x12ff8c000;
T_3 ;
    %vpi_call/w 5 51 "$readmemh", P_0x12ff4d9d0, v0x12ff8c1e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12ff8bc70;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8be90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8bf50_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x12ff8bc70;
T_5 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff8be90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12ff8cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12ff8ca80_0;
    %assign/vec4 v0x12ff8be90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12ff8bc70;
T_6 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff8bf50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12ff8cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12ff8cb30_0;
    %assign/vec4 v0x12ff8bf50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12ff796f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8ca80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8cb30_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x12ff796f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8c9d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12ff8c9d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x12ff8c1e0, v0x12ff8c9d0_0 > {0 0 0};
    %load/vec4 v0x12ff8c9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ff8c9d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12ff796f0;
T_9 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12ff8cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12ff8c560_0;
    %load/vec4 v0x12ff8c280_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff8c1e0, 0, 4;
T_9.2 ;
    %load/vec4 v0x12ff8c280_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ff8c1e0, 4;
    %assign/vec4 v0x12ff8ca80_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ff796f0;
T_10 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12ff8cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x12ff8c600_0;
    %load/vec4 v0x12ff8c330_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff8c1e0, 0, 4;
T_10.2 ;
    %load/vec4 v0x12ff8c330_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ff8c1e0, 4;
    %assign/vec4 v0x12ff8cb30_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12ff8dbe0;
T_11 ;
    %vpi_call/w 6 33 "$readmemh", P_0x12ff8d330, v0x12ff8ddc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x12ff8d9d0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8db40_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x12ff8d9d0;
T_13 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8e360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff8db40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12ff8e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12ff8e210_0;
    %assign/vec4 v0x12ff8db40_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12ff8d160;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8e210_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x12ff8d160;
T_15 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12ff8e470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12ff8e000_0;
    %load/vec4 v0x12ff8de60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff8ddc0, 0, 4;
T_15.2 ;
    %load/vec4 v0x12ff8de60_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ff8ddc0, 4;
    %assign/vec4 v0x12ff8e210_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12ff74940;
T_16 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff8f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ff8e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8e6d0_0, 0;
T_16.0 ;
    %load/vec4 v0x12ff8ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ff8e760_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x12ff8e760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12ff8e760_0, 0;
T_16.3 ;
    %load/vec4 v0x12ff8eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12ff8e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8eaf0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ff8e640_0, 0;
T_16.5 ;
    %load/vec4 v0x12ff8e640_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff8eaf0_0, 0;
    %load/vec4 v0x12ff8eca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ff8e640_0, 0;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8eaf0_0, 0;
T_16.7 ;
    %load/vec4 v0x12ff8ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff8e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8ec00_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8e6d0_0, 0;
T_16.11 ;
    %load/vec4 v0x12ff8e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff8ec00_0, 0;
    %load/vec4 v0x12ff8ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8e6d0_0, 0;
T_16.14 ;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8ec00_0, 0;
T_16.13 ;
    %load/vec4 v0x12ff8e760_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff8eff0_0, 0;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff8eff0_0, 0;
T_16.17 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12ff94c50;
T_17 ;
    %vpi_call/w 6 33 "$readmemh", P_0x12ff943b0, v0x12ff94e30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x12ff94a40;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff94bb0_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x12ff94a40;
T_19 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff953b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff94bb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12ff95310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x12ff95260_0;
    %assign/vec4 v0x12ff94bb0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12ff941f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff95260_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0x12ff941f0;
T_21 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff951c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x12ff954c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x12ff95030_0;
    %load/vec4 v0x12ff94ed0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff94e30, 0, 4;
T_21.2 ;
    %load/vec4 v0x12ff94ed0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x12ff94e30, 4;
    %assign/vec4 v0x12ff95260_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12ff93f20;
T_22 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff957f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff95aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff95bc0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12ff95a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12ff95760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff95aa0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x12ff95760_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x12ff95b30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff95aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff95bc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ff95760_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff95c50_0, 0;
    %load/vec4 v0x12ff95760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12ff95760_0, 0;
T_22.7 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x12ff95760_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff95aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff95bc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12ff95760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff95c50_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x12ff95760_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.10, 5;
    %load/vec4 v0x12ff95760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12ff95760_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff95aa0_0, 0;
T_22.11 ;
T_22.9 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12ff8f950;
T_23 ;
Ewait_0 .event/or E_0x12ff8fd60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12ff905a0_0;
    %load/vec4 v0x12ff90910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.0, 4;
    %load/vec4 v0x12ff905a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ff907c0, 4;
    %nor/r;
    %and;
T_23.0;
    %store/vec4 v0x12ff90230_0, 0, 1;
    %load/vec4 v0x12ff905a0_0;
    %load/vec4 v0x12ff90910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_23.1, 4;
    %load/vec4 v0x12ff905a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ff907c0, 4;
    %and;
T_23.1;
    %store/vec4 v0x12ff90470_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x12ff8f950;
T_24 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff906b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_1, S_0x12ff8fdd0;
    %jmp t_0;
    .scope S_0x12ff8fdd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff8ffa0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x12ff8ffa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12ff8ffa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff90500, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12ff8ffa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff907c0, 0, 4;
    %load/vec4 v0x12ff8ffa0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12ff8ffa0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x12ff8f950;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff90100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12ff905a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12ff90910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff90870_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12ff901a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.7, 10;
    %load/vec4 v0x12ff90230_0;
    %nor/r;
    %and;
T_24.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x12ff905a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ff907c0, 4;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x12ff905a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ff90500, 4;
    %assign/vec4 v0x12ff90100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff90870_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12ff905a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff907c0, 0, 4;
    %load/vec4 v0x12ff905a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %load/vec4 v0x12ff905a0_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %assign/vec4 v0x12ff905a0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff90870_0, 0;
T_24.5 ;
    %load/vec4 v0x12ff903e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.13, 10;
    %load/vec4 v0x12ff90470_0;
    %nor/r;
    %and;
T_24.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x12ff90910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12ff907c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x12ff902c0_0;
    %load/vec4 v0x12ff90910_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff90500, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12ff90910_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff907c0, 0, 4;
    %load/vec4 v0x12ff90910_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.14, 8;
    %load/vec4 v0x12ff90910_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %assign/vec4 v0x12ff90910_0, 0;
T_24.10 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12ff90aa0;
T_25 ;
Ewait_1 .event/or E_0x12ff90ee0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12ff91730_0;
    %load/vec4 v0x12ff91b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.0, 4;
    %load/vec4 v0x12ff91730_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ff918d0, 4;
    %nor/r;
    %and;
T_25.0;
    %store/vec4 v0x12ff91400_0, 0, 1;
    %load/vec4 v0x12ff91730_0;
    %load/vec4 v0x12ff91b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_25.1, 4;
    %load/vec4 v0x12ff91730_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ff918d0, 4;
    %and;
T_25.1;
    %store/vec4 v0x12ff91600_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12ff90aa0;
T_26 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff91840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %fork t_3, S_0x12ff90fb0;
    %jmp t_2;
    .scope S_0x12ff90fb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff91170_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x12ff91170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12ff91170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff91690, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12ff91170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff918d0, 0, 4;
    %load/vec4 v0x12ff91170_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12ff91170_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0x12ff90aa0;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff912d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12ff91730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12ff91b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff91ae0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12ff91370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.7, 10;
    %load/vec4 v0x12ff91400_0;
    %nor/r;
    %and;
T_26.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x12ff91730_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ff918d0, 4;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x12ff91730_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ff91690, 4;
    %assign/vec4 v0x12ff912d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff91ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12ff91730_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff918d0, 0, 4;
    %load/vec4 v0x12ff91730_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.8, 8;
    %load/vec4 v0x12ff91730_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %assign/vec4 v0x12ff91730_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff91ae0_0, 0;
T_26.5 ;
    %load/vec4 v0x12ff91570_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.13, 10;
    %load/vec4 v0x12ff91600_0;
    %nor/r;
    %and;
T_26.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v0x12ff91b80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ff918d0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x12ff91490_0;
    %load/vec4 v0x12ff91b80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff91690, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12ff91b80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ff918d0, 0, 4;
    %load/vec4 v0x12ff91b80_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.14, 8;
    %load/vec4 v0x12ff91b80_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x12ff91b80_0, 0;
T_26.10 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12ff8f320;
T_27 ;
    %wait E_0x12ff8be40;
    %load/vec4 v0x12ff93870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff93630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ff92470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff92d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff92e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff92a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff93750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff936c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff937e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff935a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12ff93990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x12ff93900_0;
    %addi 5, 0, 32;
    %assign/vec4 v0x12ff92ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff92e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff93750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff936c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff937e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ff92470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff935a0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x12ff92700_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.6, 4;
    %load/vec4 v0x12ff92ce0_0;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x12ff92700_0;
    %assign/vec4 v0x12ff92b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff92d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff937e0_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x12ff937e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.9, 9;
    %load/vec4 v0x12ff92c30_0;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff92d90_0, 0;
    %load/vec4 v0x12ff92670_0;
    %assign/vec4 v0x12ff93a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff93ab0_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x12ff937e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.12, 9;
    %load/vec4 v0x12ff93bd0_0;
    %and;
T_27.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x12ff93b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff936c0_0, 0;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff93750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff937e0_0, 0;
T_27.14 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x12ff936c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.18, 10;
    %load/vec4 v0x12ff937e0_0;
    %inv;
    %and;
T_27.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.17, 9;
    %load/vec4 v0x12ff92b10_0;
    %load/vec4 v0x12ff92700_0;
    %subi 4294967293, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x12ff92b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ff92b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff92d90_0, 0;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x12ff936c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.21, 9;
    %load/vec4 v0x12ff937e0_0;
    %and;
T_27.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff937e0_0, 0;
    %load/vec4 v0x12ff92700_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ff92b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff92d90_0, 0;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff92d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff936c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff93ab0_0, 0;
T_27.20 ;
T_27.16 ;
T_27.11 ;
T_27.8 ;
T_27.5 ;
    %load/vec4 v0x12ff92700_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.24, 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x12ff92470_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x12ff93100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff93750_0, 0;
    %jmp T_27.26;
T_27.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff92e40_0, 0;
    %load/vec4 v0x12ff92ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ff92ba0_0, 0;
T_27.26 ;
    %jmp T_27.23;
T_27.22 ;
    %load/vec4 v0x12ff93750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.29, 9;
    %load/vec4 v0x12ff93100_0;
    %inv;
    %and;
T_27.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0x12ff92ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ff92ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff92e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff93750_0, 0;
    %jmp T_27.28;
T_27.27 ;
    %load/vec4 v0x12ff93100_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.32, 9;
    %load/vec4 v0x12ff937e0_0;
    %inv;
    %and;
T_27.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff93750_0, 0;
T_27.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff92e40_0, 0;
T_27.28 ;
T_27.23 ;
    %load/vec4 v0x12ff92700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ff935a0_0, 0;
    %jmp T_27.34;
T_27.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ff935a0_0, 0;
T_27.34 ;
    %load/vec4 v0x12ff92c30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.38, 10;
    %load/vec4 v0x12ff92840_0;
    %inv;
    %and;
T_27.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.37, 9;
    %load/vec4 v0x12ff937e0_0;
    %inv;
    %and;
T_27.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.35, 8;
    %load/vec4 v0x12ff92470_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_27.39, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_27.40, 8;
T_27.39 ; End of true expr.
    %load/vec4 v0x12ff92470_0;
    %addi 1, 0, 4;
    %jmp/0 T_27.40, 8;
 ; End of false expr.
    %blend;
T_27.40;
    %assign/vec4 v0x12ff92470_0, 0;
T_27.35 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12ff62790;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x12ff95d60_0;
    %nor/r;
    %store/vec4 v0x12ff95d60_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12ff62790;
T_29 ;
    %vpi_call/w 3 132 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ff62790 {0 0 0};
    %vpi_call/w 3 134 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff95d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff97120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff971b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff97120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff97120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12ff971b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x12ff971b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x12ff971b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff97240_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96d00_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff96830_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 309 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 310 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/graph_fetch.sv";
    "hdl/fifo.sv";
    "hdl/visited.sv";
