digraph "CFG for '_Z11computeCellPcPjS0_' function" {
	label="CFG for '_Z11computeCellPcPjS0_' function";

	Node0x5227eb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%3:\l  %4 = load i32, i32 addrspace(1)* %2, align 4, !tbaa !4\l  %5 = icmp ugt i32 %4, 1\l  br i1 %5, label %6, label %87\l|{<s0>T|<s1>F}}"];
	Node0x5227eb0:s0 -> Node0x52291a0;
	Node0x5227eb0:s1 -> Node0x5229230;
	Node0x52291a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%6:\l6:                                                \l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !8\l  %8 = tail call align 4 i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  br label %11\l}"];
	Node0x52291a0 -> Node0x5228ab0;
	Node0x5228ab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%11:\l11:                                               \l  %12 = phi i32 [ 1, %6 ], [ %84, %83 ]\l  %13 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4\l  %14 = icmp ult i32 %7, %13\l  br i1 %14, label %15, label %83\l|{<s0>T|<s1>F}}"];
	Node0x5228ab0:s0 -> Node0x522a390;
	Node0x5228ab0:s1 -> Node0x5229b10;
	Node0x522a390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%15:\l15:                                               \l  %16 = add nsw i32 %12, -1\l  %17 = load i16, i16 addrspace(4)* %10, align 4, !range !9, !invariant.load\l... !10\l  %18 = zext i16 %17 to i32\l  br label %19\l}"];
	Node0x522a390 -> Node0x522aa00;
	Node0x522aa00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i32 [ %13, %15 ], [ %80, %79 ]\l  %21 = phi i32 [ %7, %15 ], [ %81, %79 ]\l  %22 = icmp sgt i32 %21, 0\l  br i1 %22, label %25, label %23\l|{<s0>T|<s1>F}}"];
	Node0x522aa00:s0 -> Node0x522adf0;
	Node0x522aa00:s1 -> Node0x522ae80;
	Node0x522ae80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%23:\l23:                                               \l  %24 = mul i32 %20, %16\l  br label %32\l}"];
	Node0x522ae80 -> Node0x522b050;
	Node0x522adf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#cc403a70",label="{%25:\l25:                                               \l  %26 = add nsw i32 %21, -1\l  %27 = mul i32 %20, %16\l  %28 = add i32 %26, %27\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !11\l  br label %32\l}"];
	Node0x522adf0 -> Node0x522b050;
	Node0x522b050 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  %33 = phi i32 [ %24, %23 ], [ %27, %25 ]\l  %34 = phi i8 [ 0, %23 ], [ %31, %25 ]\l  %35 = add i32 %33, %21\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %36\l  %38 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !11\l  %39 = add nsw i32 %21, 1\l  %40 = icmp ult i32 %39, %20\l  br i1 %40, label %41, label %46\l|{<s0>T|<s1>F}}"];
	Node0x522b050:s0 -> Node0x522c190;
	Node0x522b050:s1 -> Node0x522c1e0;
	Node0x522c190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%41:\l41:                                               \l  %42 = add i32 %33, %39\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %43\l  %45 = load i8, i8 addrspace(1)* %44, align 1, !tbaa !11\l  br label %46\l}"];
	Node0x522c190 -> Node0x522c1e0;
	Node0x522c1e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  %47 = phi i8 [ %45, %41 ], [ 0, %32 ]\l  %48 = mul i32 %20, %12\l  %49 = add i32 %48, %21\l  %50 = zext i32 %49 to i64\l  %51 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %50\l  %52 = icmp eq i8 %34, 0\l  %53 = icmp eq i8 %38, 0\l  %54 = select i1 %52, i1 %53, i1 false\l  %55 = icmp eq i8 %47, 0\l  %56 = select i1 %54, i1 %55, i1 false\l  br i1 %56, label %76, label %57\l|{<s0>T|<s1>F}}"];
	Node0x522c1e0:s0 -> Node0x522cbc0;
	Node0x522c1e0:s1 -> Node0x522cc10;
	Node0x522cc10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%57:\l57:                                               \l  %58 = icmp eq i8 %47, 1\l  %59 = select i1 %54, i1 %58, i1 false\l  br i1 %59, label %76, label %60\l|{<s0>T|<s1>F}}"];
	Node0x522cc10:s0 -> Node0x522cbc0;
	Node0x522cc10:s1 -> Node0x522ce80;
	Node0x522ce80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%60:\l60:                                               \l  %61 = icmp eq i8 %38, 1\l  %62 = select i1 %52, i1 %61, i1 false\l  %63 = icmp ult i8 %47, 2\l  %64 = select i1 %62, i1 %63, i1 false\l  br i1 %64, label %76, label %65\l|{<s0>T|<s1>F}}"];
	Node0x522ce80:s0 -> Node0x522cbc0;
	Node0x522ce80:s1 -> Node0x522b5e0;
	Node0x522b5e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%65:\l65:                                               \l  %66 = icmp eq i8 %34, 1\l  %67 = select i1 %66, i1 %53, i1 false\l  %68 = select i1 %67, i1 %55, i1 false\l  br i1 %68, label %76, label %69\l|{<s0>T|<s1>F}}"];
	Node0x522b5e0:s0 -> Node0x522cbc0;
	Node0x522b5e0:s1 -> Node0x522b770;
	Node0x522b770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%69:\l69:                                               \l  %70 = select i1 %67, i1 %58, i1 false\l  br i1 %70, label %76, label %71\l|{<s0>T|<s1>F}}"];
	Node0x522b770:s0 -> Node0x522cbc0;
	Node0x522b770:s1 -> Node0x522d900;
	Node0x522d900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%71:\l71:                                               \l  %72 = select i1 %66, i1 %61, i1 false\l  %73 = select i1 %72, i1 %55, i1 false\l  br i1 %73, label %76, label %74\l|{<s0>T|<s1>F}}"];
	Node0x522d900:s0 -> Node0x522cbc0;
	Node0x522d900:s1 -> Node0x522db60;
	Node0x522db60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%74:\l74:                                               \l  %75 = select i1 %72, i1 %58, i1 false\l  br i1 %75, label %76, label %79\l|{<s0>T|<s1>F}}"];
	Node0x522db60:s0 -> Node0x522cbc0;
	Node0x522db60:s1 -> Node0x522ab00;
	Node0x522cbc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%76:\l76:                                               \l  %77 = phi i8 [ 0, %46 ], [ 1, %57 ], [ 1, %60 ], [ 0, %65 ], [ 1, %69 ], [\l... 1, %71 ], [ 0, %74 ]\l  store i8 %77, i8 addrspace(1)* %51, align 1, !tbaa !11\l  %78 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4\l  br label %79\l}"];
	Node0x522cbc0 -> Node0x522ab00;
	Node0x522ab00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  %80 = phi i32 [ %20, %74 ], [ %78, %76 ]\l  %81 = add i32 %21, %18\l  %82 = icmp ult i32 %81, %80\l  br i1 %82, label %19, label %83, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x522ab00:s0 -> Node0x522aa00;
	Node0x522ab00:s1 -> Node0x5229b10;
	Node0x5229b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%83:\l83:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %84 = add nuw nsw i32 %12, 1\l  %85 = load i32, i32 addrspace(1)* %2, align 4, !tbaa !4\l  %86 = icmp ult i32 %84, %85\l  br i1 %86, label %11, label %87, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x5229b10:s0 -> Node0x5228ab0;
	Node0x5229b10:s1 -> Node0x5229230;
	Node0x5229230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%87:\l87:                                               \l  ret void\l}"];
}
