{
  "module_name": "dc_dp_types.h",
  "hash_id": "e05bd7c6c6d28109f38b9e39f2b8313590df442ddb270760f39d994f834806a5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dc_dp_types.h",
  "human_readable_source": " \n\n#ifndef DC_DP_TYPES_H\n#define DC_DP_TYPES_H\n\n#include \"os_types.h\"\n#include \"dc_ddc_types.h\"\n\nenum dc_lane_count {\n\tLANE_COUNT_UNKNOWN = 0,\n\tLANE_COUNT_ONE = 1,\n\tLANE_COUNT_TWO = 2,\n\tLANE_COUNT_FOUR = 4,\n\tLANE_COUNT_EIGHT = 8,\n\tLANE_COUNT_DP_MAX = LANE_COUNT_FOUR\n};\n\n \nenum dc_link_rate {\n\tLINK_RATE_UNKNOWN = 0,\n\tLINK_RATE_LOW = 0x06,\t\t\n\tLINK_RATE_RATE_2 = 0x08,\t\n\tLINK_RATE_RATE_3 = 0x09,\t\n\tLINK_RATE_HIGH = 0x0A,\t\t\n\tLINK_RATE_RBR2 = 0x0C,\t\t\n\tLINK_RATE_RATE_6 = 0x10,\t\n\tLINK_RATE_HIGH2 = 0x14,\t\t\n\tLINK_RATE_RATE_8 = 0x19,\t\n\tLINK_RATE_HIGH3 = 0x1E,\t\t\n\t \n\tLINK_RATE_UHBR10 = 1000,\t\n\tLINK_RATE_UHBR13_5 = 1350,\t\n\tLINK_RATE_UHBR20 = 2000,\t\n};\n\nenum dc_link_spread {\n\tLINK_SPREAD_DISABLED = 0x00,\n\t \n\tLINK_SPREAD_05_DOWNSPREAD_30KHZ = 0x10,\n\t \n\tLINK_SPREAD_05_DOWNSPREAD_33KHZ = 0x11\n};\n\nenum dc_voltage_swing {\n\tVOLTAGE_SWING_LEVEL0 = 0,\t \n\tVOLTAGE_SWING_LEVEL1,\n\tVOLTAGE_SWING_LEVEL2,\n\tVOLTAGE_SWING_LEVEL3,\n\tVOLTAGE_SWING_MAX_LEVEL = VOLTAGE_SWING_LEVEL3\n};\n\nenum dc_pre_emphasis {\n\tPRE_EMPHASIS_DISABLED = 0,\t \n\tPRE_EMPHASIS_LEVEL1,\n\tPRE_EMPHASIS_LEVEL2,\n\tPRE_EMPHASIS_LEVEL3,\n\tPRE_EMPHASIS_MAX_LEVEL = PRE_EMPHASIS_LEVEL3\n};\n \nenum dc_post_cursor2 {\n\tPOST_CURSOR2_DISABLED = 0,\t \n\tPOST_CURSOR2_LEVEL1,\n\tPOST_CURSOR2_LEVEL2,\n\tPOST_CURSOR2_LEVEL3,\n\tPOST_CURSOR2_MAX_LEVEL = POST_CURSOR2_LEVEL3,\n};\n\nenum dc_dp_ffe_preset_level {\n\tDP_FFE_PRESET_LEVEL0 = 0,\n\tDP_FFE_PRESET_LEVEL1,\n\tDP_FFE_PRESET_LEVEL2,\n\tDP_FFE_PRESET_LEVEL3,\n\tDP_FFE_PRESET_LEVEL4,\n\tDP_FFE_PRESET_LEVEL5,\n\tDP_FFE_PRESET_LEVEL6,\n\tDP_FFE_PRESET_LEVEL7,\n\tDP_FFE_PRESET_LEVEL8,\n\tDP_FFE_PRESET_LEVEL9,\n\tDP_FFE_PRESET_LEVEL10,\n\tDP_FFE_PRESET_LEVEL11,\n\tDP_FFE_PRESET_LEVEL12,\n\tDP_FFE_PRESET_LEVEL13,\n\tDP_FFE_PRESET_LEVEL14,\n\tDP_FFE_PRESET_LEVEL15,\n\tDP_FFE_PRESET_MAX_LEVEL = DP_FFE_PRESET_LEVEL15,\n};\n\nenum dc_dp_training_pattern {\n\tDP_TRAINING_PATTERN_SEQUENCE_1 = 0,\n\tDP_TRAINING_PATTERN_SEQUENCE_2,\n\tDP_TRAINING_PATTERN_SEQUENCE_3,\n\tDP_TRAINING_PATTERN_SEQUENCE_4,\n\tDP_TRAINING_PATTERN_VIDEOIDLE,\n\tDP_128b_132b_TPS1,\n\tDP_128b_132b_TPS2,\n\tDP_128b_132b_TPS2_CDS,\n};\n\nenum dp_link_encoding {\n\tDP_UNKNOWN_ENCODING = 0,\n\tDP_8b_10b_ENCODING = 1,\n\tDP_128b_132b_ENCODING = 2,\n};\n\nenum dp_test_link_rate {\n\tDP_TEST_LINK_RATE_RBR\t\t= 0x06,\n\tDP_TEST_LINK_RATE_HBR\t\t= 0x0A,\n\tDP_TEST_LINK_RATE_HBR2\t\t= 0x14,\n\tDP_TEST_LINK_RATE_HBR3\t\t= 0x1E,\n\tDP_TEST_LINK_RATE_UHBR10\t= 0x01,\n\tDP_TEST_LINK_RATE_UHBR20\t= 0x02,\n\tDP_TEST_LINK_RATE_UHBR13_5\t= 0x03,\n};\n\nstruct dc_link_settings {\n\tenum dc_lane_count lane_count;\n\tenum dc_link_rate link_rate;\n\tenum dc_link_spread link_spread;\n\tbool use_link_rate_set;\n\tuint8_t link_rate_set;\n};\n\nunion dc_dp_ffe_preset {\n\tstruct {\n\t\tuint8_t level\t\t: 4;\n\t\tuint8_t reserved\t: 1;\n\t\tuint8_t no_preshoot\t: 1;\n\t\tuint8_t no_deemphasis\t: 1;\n\t\tuint8_t method2\t\t: 1;\n\t} settings;\n\tuint8_t raw;\n};\n\nstruct dc_lane_settings {\n\tenum dc_voltage_swing VOLTAGE_SWING;\n\tenum dc_pre_emphasis PRE_EMPHASIS;\n\tenum dc_post_cursor2 POST_CURSOR2;\n\tunion dc_dp_ffe_preset FFE_PRESET;\n};\n\nstruct dc_link_training_overrides {\n\tenum dc_voltage_swing *voltage_swing;\n\tenum dc_pre_emphasis *pre_emphasis;\n\tenum dc_post_cursor2 *post_cursor2;\n\tunion dc_dp_ffe_preset *ffe_preset;\n\n\tuint16_t *cr_pattern_time;\n\tuint16_t *eq_pattern_time;\n\tenum dc_dp_training_pattern *pattern_for_cr;\n\tenum dc_dp_training_pattern *pattern_for_eq;\n\n\tenum dc_link_spread *downspread;\n\tbool *alternate_scrambler_reset;\n\tbool *enhanced_framing;\n\tbool *mst_enable;\n\tbool *fec_enable;\n};\n\nunion payload_table_update_status {\n\tstruct {\n\t\tuint8_t  VC_PAYLOAD_TABLE_UPDATED:1;\n\t\tuint8_t  ACT_HANDLED:1;\n\t} bits;\n\tuint8_t  raw;\n};\n\nunion dpcd_rev {\n\tstruct {\n\t\tuint8_t MINOR:4;\n\t\tuint8_t MAJOR:4;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion max_lane_count {\n\tstruct {\n\t\tuint8_t MAX_LANE_COUNT:5;\n\t\tuint8_t POST_LT_ADJ_REQ_SUPPORTED:1;\n\t\tuint8_t TPS3_SUPPORTED:1;\n\t\tuint8_t ENHANCED_FRAME_CAP:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion max_down_spread {\n\tstruct {\n\t\tuint8_t MAX_DOWN_SPREAD:1;\n\t\tuint8_t RESERVED:5;\n\t\tuint8_t NO_AUX_HANDSHAKE_LINK_TRAINING:1;\n\t\tuint8_t TPS4_SUPPORTED:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion mstm_cap {\n\tstruct {\n\t\tuint8_t MST_CAP:1;\n\t\tuint8_t RESERVED:7;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion lane_count_set {\n\tstruct {\n\t\tuint8_t LANE_COUNT_SET:5;\n\t\tuint8_t POST_LT_ADJ_REQ_GRANTED:1;\n\t\tuint8_t RESERVED:1;\n\t\tuint8_t ENHANCED_FRAMING:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion lane_status {\n\tstruct {\n\t\tuint8_t CR_DONE_0:1;\n\t\tuint8_t CHANNEL_EQ_DONE_0:1;\n\t\tuint8_t SYMBOL_LOCKED_0:1;\n\t\tuint8_t RESERVED0:1;\n\t\tuint8_t CR_DONE_1:1;\n\t\tuint8_t CHANNEL_EQ_DONE_1:1;\n\t\tuint8_t SYMBOL_LOCKED_1:1;\n\t\tuint8_t RESERVED_1:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion device_service_irq {\n\tstruct {\n\t\tuint8_t REMOTE_CONTROL_CMD_PENDING:1;\n\t\tuint8_t AUTOMATED_TEST:1;\n\t\tuint8_t CP_IRQ:1;\n\t\tuint8_t MCCS_IRQ:1;\n\t\tuint8_t DOWN_REP_MSG_RDY:1;\n\t\tuint8_t UP_REQ_MSG_RDY:1;\n\t\tuint8_t SINK_SPECIFIC:1;\n\t\tuint8_t reserved:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion sink_count {\n\tstruct {\n\t\tuint8_t SINK_COUNT:6;\n\t\tuint8_t CPREADY:1;\n\t\tuint8_t RESERVED:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion lane_align_status_updated {\n\tstruct {\n\t\tuint8_t INTERLANE_ALIGN_DONE:1;\n\t\tuint8_t POST_LT_ADJ_REQ_IN_PROGRESS:1;\n\t\tuint8_t EQ_INTERLANE_ALIGN_DONE_128b_132b:1;\n\t\tuint8_t CDS_INTERLANE_ALIGN_DONE_128b_132b:1;\n\t\tuint8_t LT_FAILED_128b_132b:1;\n\t\tuint8_t RESERVED:1;\n\t\tuint8_t DOWNSTREAM_PORT_STATUS_CHANGED:1;\n\t\tuint8_t LINK_STATUS_UPDATED:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion lane_adjust {\n\tstruct {\n\t\tuint8_t VOLTAGE_SWING_LANE:2;\n\t\tuint8_t PRE_EMPHASIS_LANE:2;\n\t\tuint8_t RESERVED:4;\n\t} bits;\n\tstruct {\n\t\tuint8_t PRESET_VALUE\t:4;\n\t\tuint8_t RESERVED\t:4;\n\t} tx_ffe;\n\tuint8_t raw;\n};\n\nunion dpcd_training_pattern {\n\tstruct {\n\t\tuint8_t TRAINING_PATTERN_SET:4;\n\t\tuint8_t RECOVERED_CLOCK_OUT_EN:1;\n\t\tuint8_t SCRAMBLING_DISABLE:1;\n\t\tuint8_t SYMBOL_ERROR_COUNT_SEL:2;\n\t} v1_4;\n\tstruct {\n\t\tuint8_t TRAINING_PATTERN_SET:2;\n\t\tuint8_t LINK_QUAL_PATTERN_SET:2;\n\t\tuint8_t RESERVED:4;\n\t} v1_3;\n\tuint8_t raw;\n};\n\n \n \nunion dpcd_training_lane {\n\tstruct {\n\t\tuint8_t VOLTAGE_SWING_SET:2;\n\t\tuint8_t MAX_SWING_REACHED:1;\n\t\tuint8_t PRE_EMPHASIS_SET:2;\n\t\tuint8_t MAX_PRE_EMPHASIS_REACHED:1;\n\t\tuint8_t RESERVED:2;\n\t} bits;\n\tstruct {\n\t\tuint8_t PRESET_VALUE\t:4;\n\t\tuint8_t RESERVED\t:4;\n\t} tx_ffe;\n\tuint8_t raw;\n};\n\n \nunion dwnstream_port_caps_byte0 {\n\tstruct {\n\t\tuint8_t DWN_STRM_PORTX_TYPE:3;\n\t\tuint8_t DWN_STRM_PORTX_HPD:1;\n\t\tuint8_t RESERVERD:4;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nenum dpcd_downstream_port_detailed_type {\n\tDOWN_STREAM_DETAILED_DP = 0,\n\tDOWN_STREAM_DETAILED_VGA,\n\tDOWN_STREAM_DETAILED_DVI,\n\tDOWN_STREAM_DETAILED_HDMI,\n\tDOWN_STREAM_DETAILED_NONDDC, \n\tDOWN_STREAM_DETAILED_DP_PLUS_PLUS\n};\n\nunion dwnstream_port_caps_byte2 {\n\tstruct {\n\t\tuint8_t MAX_BITS_PER_COLOR_COMPONENT:2;\n\t\tuint8_t MAX_ENCODED_LINK_BW_SUPPORT:3;\n\t\tuint8_t SOURCE_CONTROL_MODE_SUPPORT:1;\n\t\tuint8_t CONCURRENT_LINK_BRING_UP_SEQ_SUPPORT:1;\n\t\tuint8_t RESERVED:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_downstream_port_present {\n\tuint8_t byte;\n\tstruct {\n\t\tuint8_t PORT_PRESENT:1;\n\t\tuint8_t PORT_TYPE:2;\n\t\tuint8_t FMT_CONVERSION:1;\n\t\tuint8_t DETAILED_CAPS:1;\n\t\tuint8_t RESERVED:3;\n\t} fields;\n};\n\nunion dwnstream_port_caps_byte3_dvi {\n\tstruct {\n\t\tuint8_t RESERVED1:1;\n\t\tuint8_t DUAL_LINK:1;\n\t\tuint8_t HIGH_COLOR_DEPTH:1;\n\t\tuint8_t RESERVED2:5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dwnstream_port_caps_byte3_hdmi {\n\tstruct {\n\t\tuint8_t FRAME_SEQ_TO_FRAME_PACK:1;\n\t\tuint8_t YCrCr422_PASS_THROUGH:1;\n\t\tuint8_t YCrCr420_PASS_THROUGH:1;\n\t\tuint8_t YCrCr422_CONVERSION:1;\n\t\tuint8_t YCrCr420_CONVERSION:1;\n\t\tuint8_t RESERVED:3;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion hdmi_sink_encoded_link_bw_support {\n\tstruct {\n\t\tuint8_t HDMI_SINK_ENCODED_LINK_BW_SUPPORT:3;\n\t\tuint8_t RESERVED:5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion hdmi_encoded_link_bw {\n\tstruct {\n\t\tuint8_t FRL_MODE:1;  \n\t\tuint8_t BW_9Gbps:1;\n\t\tuint8_t BW_18Gbps:1;\n\t\tuint8_t BW_24Gbps:1;\n\t\tuint8_t BW_32Gbps:1;\n\t\tuint8_t BW_40Gbps:1;\n\t\tuint8_t BW_48Gbps:1;\n\t\tuint8_t RESERVED:1;  \n\t} bits;\n\tuint8_t raw;\n};\n\n \nunion dwnstream_portxcaps {\n\tstruct {\n\t\tunion dwnstream_port_caps_byte0 byte0;\n\t\tunsigned char max_TMDS_clock;    \n\t\tunion dwnstream_port_caps_byte2 byte2;\n\n\t\tunion {\n\t\t\tunion dwnstream_port_caps_byte3_dvi byteDVI;\n\t\t\tunion dwnstream_port_caps_byte3_hdmi byteHDMI;\n\t\t} byte3;\n\t} bytes;\n\n\tunsigned char raw[4];\n};\n\nunion downstream_port {\n\tstruct {\n\t\tunsigned char   present:1;\n\t\tunsigned char   type:2;\n\t\tunsigned char   format_conv:1;\n\t\tunsigned char   detailed_caps:1;\n\t\tunsigned char   reserved:3;\n\t} bits;\n\tunsigned char raw;\n};\n\n\nunion sink_status {\n\tstruct {\n\t\tuint8_t RX_PORT0_STATUS:1;\n\t\tuint8_t RX_PORT1_STATUS:1;\n\t\tuint8_t RESERVED:6;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nunion hpd_irq_data {\n\tstruct {\n\t\tunion sink_count sink_cnt; \n\t\tunion device_service_irq device_service_irq; \n\t\tunion lane_status lane01_status; \n\t\tunion lane_status lane23_status; \n\t\tunion lane_align_status_updated lane_status_updated; \n\t\tunion sink_status sink_status;\n\t} bytes;\n\tuint8_t raw[6];\n};\n\nunion down_stream_port_count {\n\tstruct {\n\t\tuint8_t DOWN_STR_PORT_COUNT:4;\n\t\tuint8_t RESERVED:2;  \n\t\t \n\t\tuint8_t IGNORE_MSA_TIMING_PARAM:1;\n\t\t \n\t\tuint8_t OUI_SUPPORT:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion down_spread_ctrl {\n\tstruct {\n\t\tuint8_t RESERVED1:4; \n\t \n\t\tuint8_t SPREAD_AMP:1;\n\t\tuint8_t RESERVED2:1; \n\t \n\t\tuint8_t FIXED_VTOTAL_AS_SDP_EN_IN_PR_ACTIVE:1;\n\t \n\t\tuint8_t IGNORE_MSA_TIMING_PARAM:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dpcd_edp_config {\n\tstruct {\n\t\tuint8_t PANEL_MODE_EDP:1;\n\t\tuint8_t FRAMING_CHANGE_ENABLE:1;\n\t\tuint8_t RESERVED:5;\n\t\tuint8_t PANEL_SELF_TEST_ENABLE:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nstruct dp_device_vendor_id {\n\tuint8_t ieee_oui[3]; \n\tuint8_t ieee_device_id[6]; \n};\n\nstruct dp_sink_hw_fw_revision {\n\tuint8_t ieee_hw_rev;\n\tuint8_t ieee_fw_rev[2];\n};\n\nstruct dpcd_vendor_signature {\n\tbool is_valid;\n\n\tunion dpcd_ieee_vendor_signature {\n\t\tstruct {\n\t\t\tuint8_t ieee_oui[3]; \n\t\t\tuint8_t ieee_device_id[6]; \n\t\t\tuint8_t ieee_hw_rev;\n\t\t\tuint8_t ieee_fw_rev[2];\n\t\t};\n\t\tuint8_t raw[12];\n\t} data;\n};\n\nstruct dpcd_amd_signature {\n\tuint8_t AMD_IEEE_TxSignature_byte1;\n\tuint8_t AMD_IEEE_TxSignature_byte2;\n\tuint8_t AMD_IEEE_TxSignature_byte3;\n};\n\nstruct dpcd_amd_device_id {\n\tuint8_t device_id_byte1;\n\tuint8_t device_id_byte2;\n\tuint8_t zero[4];\n\tuint8_t dce_version;\n\tuint8_t dal_version_byte1;\n\tuint8_t dal_version_byte2;\n};\n\nstruct target_luminance_value {\n\tuint8_t byte0;\n\tuint8_t byte1;\n\tuint8_t byte2;\n};\n\nstruct dpcd_source_backlight_set {\n\tstruct  {\n\t\tuint8_t byte0;\n\t\tuint8_t byte1;\n\t\tuint8_t byte2;\n\t\tuint8_t byte3;\n\t} backlight_level_millinits;\n\n\tstruct  {\n\t\tuint8_t byte0;\n\t\tuint8_t byte1;\n\t} backlight_transition_time_ms;\n};\n\nunion dpcd_source_backlight_get {\n\tstruct {\n\t\tuint32_t backlight_millinits_peak;  \n\t\tuint32_t backlight_millinits_avg;  \n\t} bytes;\n\tuint8_t raw[8];\n};\n\n \nunion edp_configuration_cap {\n\tstruct {\n\t\tuint8_t ALT_SCRAMBLER_RESET:1;\n\t\tuint8_t FRAMING_CHANGE:1;\n\t\tuint8_t RESERVED:1;\n\t\tuint8_t DPCD_DISPLAY_CONTROL_CAPABLE:1;\n\t\tuint8_t RESERVED2:4;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dprx_feature {\n\tstruct {\n\t\tuint8_t GTC_CAP:1;                              \n\t\tuint8_t SST_SPLIT_SDP_CAP:1;                    \n\t\tuint8_t AV_SYNC_CAP:1;                          \n\t\tuint8_t VSC_SDP_COLORIMETRY_SUPPORTED:1;        \n\t\tuint8_t VSC_EXT_VESA_SDP_SUPPORTED:1;           \n\t\tuint8_t VSC_EXT_VESA_SDP_CHAINING_SUPPORTED:1;  \n\t\tuint8_t VSC_EXT_CEA_SDP_SUPPORTED:1;            \n\t\tuint8_t VSC_EXT_CEA_SDP_CHAINING_SUPPORTED:1;   \n\t} bits;\n\tuint8_t raw;\n};\n\nunion training_aux_rd_interval {\n\tstruct {\n\t\tuint8_t TRAINIG_AUX_RD_INTERVAL:7;\n\t\tuint8_t EXT_RECEIVER_CAP_FIELD_PRESENT:1;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nunion test_request {\n\tstruct {\n\tuint8_t LINK_TRAINING                :1;\n\tuint8_t LINK_TEST_PATTRN             :1;\n\tuint8_t EDID_READ                    :1;\n\tuint8_t PHY_TEST_PATTERN             :1;\n\tuint8_t PHY_TEST_CHANNEL_CODING_TYPE :2;\n\tuint8_t AUDIO_TEST_PATTERN           :1;\n\tuint8_t TEST_AUDIO_DISABLED_VIDEO    :1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion test_response {\n\tstruct {\n\t\tuint8_t ACK         :1;\n\t\tuint8_t NO_ACK      :1;\n\t\tuint8_t EDID_CHECKSUM_WRITE:1;\n\t\tuint8_t RESERVED    :5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion phy_test_pattern {\n\tstruct {\n\t\t \n\t\tuint8_t PATTERN     :7;\n\t\tuint8_t RESERVED    :1;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nunion compliance_test_state {\n\tstruct {\n\t\tunsigned char STEREO_3D_RUNNING        : 1;\n\t\tunsigned char RESERVED                 : 7;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion link_test_pattern {\n\tstruct {\n\t\t \n\t\tunsigned char PATTERN :2;\n\t\tunsigned char RESERVED:6;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion test_misc {\n\tstruct dpcd_test_misc_bits {\n\t\tunsigned char SYNC_CLOCK  :1;\n\t\t \n\t\tunsigned char CLR_FORMAT  :2;\n\t\t \n\t\tunsigned char DYN_RANGE   :1;\n\t\tunsigned char YCBCR_COEFS :1;\n\t\t \n\t\tunsigned char BPC         :3;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion audio_test_mode {\n\tstruct {\n\t\tunsigned char sampling_rate   :4;\n\t\tunsigned char channel_count   :4;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion audio_test_pattern_period {\n\tstruct {\n\t\tunsigned char pattern_period   :4;\n\t\tunsigned char reserved         :4;\n\t} bits;\n\tunsigned char raw;\n};\n\nstruct audio_test_pattern_type {\n\tunsigned char value;\n};\n\nstruct dp_audio_test_data_flags {\n\tuint8_t test_requested  :1;\n\tuint8_t disable_video   :1;\n};\n\nstruct dp_audio_test_data {\n\n\tstruct dp_audio_test_data_flags flags;\n\tuint8_t sampling_rate;\n\tuint8_t channel_count;\n\tuint8_t pattern_type;\n\tuint8_t pattern_period[8];\n};\n\n \nunion dpcd_fec_capability {\n\tstruct {\n\t\tuint8_t FEC_CAPABLE:1;\n\t\tuint8_t UNCORRECTED_BLOCK_ERROR_COUNT_CAPABLE:1;\n\t\tuint8_t CORRECTED_BLOCK_ERROR_COUNT_CAPABLE:1;\n\t\tuint8_t BIT_ERROR_COUNT_CAPABLE:1;\n\t\tuint8_t PARITY_BLOCK_ERROR_COUNT_CAPABLE:1;\n\t\tuint8_t ARITY_BIT_ERROR_COUNT_CAPABLE:1;\n\t\tuint8_t FEC_RUNNING_INDICATOR_SUPPORTED:1;\n\t\tuint8_t FEC_ERROR_REPORTING_POLICY_SUPPORTED:1;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nstruct dpcd_dsc_support {\n\tuint8_t DSC_SUPPORT\t\t:1;\n\tuint8_t DSC_PASSTHROUGH_SUPPORT\t:1;\n\tuint8_t RESERVED\t\t:6;\n};\n\nstruct dpcd_dsc_algorithm_revision {\n\tuint8_t DSC_VERSION_MAJOR\t:4;\n\tuint8_t DSC_VERSION_MINOR\t:4;\n};\n\nstruct dpcd_dsc_rc_buffer_block_size {\n\tuint8_t RC_BLOCK_BUFFER_SIZE\t:2;\n\tuint8_t RESERVED\t\t:6;\n};\n\nstruct dpcd_dsc_slice_capability1 {\n\tuint8_t ONE_SLICE_PER_DP_DSC_SINK_DEVICE\t:1;\n\tuint8_t TWO_SLICES_PER_DP_DSC_SINK_DEVICE\t:1;\n\tuint8_t RESERVED\t\t\t\t:1;\n\tuint8_t FOUR_SLICES_PER_DP_DSC_SINK_DEVICE\t:1;\n\tuint8_t SIX_SLICES_PER_DP_DSC_SINK_DEVICE\t:1;\n\tuint8_t EIGHT_SLICES_PER_DP_DSC_SINK_DEVICE\t:1;\n\tuint8_t TEN_SLICES_PER_DP_DSC_SINK_DEVICE\t:1;\n\tuint8_t TWELVE_SLICES_PER_DP_DSC_SINK_DEVICE\t:1;\n};\n\nstruct dpcd_dsc_line_buffer_bit_depth {\n\tuint8_t LINE_BUFFER_BIT_DEPTH\t:4;\n\tuint8_t RESERVED\t\t:4;\n};\n\nstruct dpcd_dsc_block_prediction_support {\n\tuint8_t BLOCK_PREDICTION_SUPPORT:1;\n\tuint8_t RESERVED\t\t:7;\n};\n\nstruct dpcd_maximum_bits_per_pixel_supported_by_the_decompressor {\n\tuint8_t MAXIMUM_BITS_PER_PIXEL_SUPPORTED_BY_THE_DECOMPRESSOR_LOW\t:7;\n\tuint8_t MAXIMUM_BITS_PER_PIXEL_SUPPORTED_BY_THE_DECOMPRESSOR_HIGH\t:7;\n\tuint8_t RESERVED\t\t\t\t\t\t\t:2;\n};\n\nstruct dpcd_dsc_decoder_color_format_capabilities {\n\tuint8_t RGB_SUPPORT\t\t\t:1;\n\tuint8_t Y_CB_CR_444_SUPPORT\t\t:1;\n\tuint8_t Y_CB_CR_SIMPLE_422_SUPPORT\t:1;\n\tuint8_t Y_CB_CR_NATIVE_422_SUPPORT\t:1;\n\tuint8_t Y_CB_CR_NATIVE_420_SUPPORT\t:1;\n\tuint8_t RESERVED\t\t\t:3;\n};\n\nstruct dpcd_dsc_decoder_color_depth_capabilities {\n\tuint8_t RESERVED0\t\t\t:1;\n\tuint8_t EIGHT_BITS_PER_COLOR_SUPPORT\t:1;\n\tuint8_t TEN_BITS_PER_COLOR_SUPPORT\t:1;\n\tuint8_t TWELVE_BITS_PER_COLOR_SUPPORT\t:1;\n\tuint8_t RESERVED1\t\t\t:4;\n};\n\nstruct dpcd_peak_dsc_throughput_dsc_sink {\n\tuint8_t THROUGHPUT_MODE_0:4;\n\tuint8_t THROUGHPUT_MODE_1:4;\n};\n\nstruct dpcd_dsc_slice_capabilities_2 {\n\tuint8_t SIXTEEN_SLICES_PER_DSC_SINK_DEVICE\t:1;\n\tuint8_t TWENTY_SLICES_PER_DSC_SINK_DEVICE\t:1;\n\tuint8_t TWENTYFOUR_SLICES_PER_DSC_SINK_DEVICE\t:1;\n\tuint8_t RESERVED\t\t\t\t:5;\n};\n\nstruct dpcd_bits_per_pixel_increment{\n\tuint8_t INCREMENT_OF_BITS_PER_PIXEL_SUPPORTED\t:3;\n\tuint8_t RESERVED\t\t\t\t:5;\n};\nunion dpcd_dsc_basic_capabilities {\n\tstruct {\n\t\tstruct dpcd_dsc_support dsc_support;\n\t\tstruct dpcd_dsc_algorithm_revision dsc_algorithm_revision;\n\t\tstruct dpcd_dsc_rc_buffer_block_size dsc_rc_buffer_block_size;\n\t\tuint8_t dsc_rc_buffer_size;\n\t\tstruct dpcd_dsc_slice_capability1 dsc_slice_capabilities_1;\n\t\tstruct dpcd_dsc_line_buffer_bit_depth dsc_line_buffer_bit_depth;\n\t\tstruct dpcd_dsc_block_prediction_support dsc_block_prediction_support;\n\t\tstruct dpcd_maximum_bits_per_pixel_supported_by_the_decompressor maximum_bits_per_pixel_supported_by_the_decompressor;\n\t\tstruct dpcd_dsc_decoder_color_format_capabilities dsc_decoder_color_format_capabilities;\n\t\tstruct dpcd_dsc_decoder_color_depth_capabilities dsc_decoder_color_depth_capabilities;\n\t\tstruct dpcd_peak_dsc_throughput_dsc_sink peak_dsc_throughput_dsc_sink;\n\t\tuint8_t dsc_maximum_slice_width;\n\t\tstruct dpcd_dsc_slice_capabilities_2 dsc_slice_capabilities_2;\n\t\tuint8_t reserved;\n\t\tstruct dpcd_bits_per_pixel_increment bits_per_pixel_increment;\n\t} fields;\n\tuint8_t raw[16];\n};\n\nunion dpcd_dsc_branch_decoder_capabilities {\n\tstruct {\n\t\tuint8_t BRANCH_OVERALL_THROUGHPUT_0;\n\t\tuint8_t BRANCH_OVERALL_THROUGHPUT_1;\n\t\tuint8_t BRANCH_MAX_LINE_WIDTH;\n\t} fields;\n\tuint8_t raw[3];\n};\n\nstruct dpcd_dsc_capabilities {\n\tunion dpcd_dsc_basic_capabilities dsc_basic_caps;\n\tunion dpcd_dsc_branch_decoder_capabilities dsc_branch_decoder_caps;\n};\n\n \nstruct psr_caps {\n\tunsigned char psr_version;\n\tunsigned int psr_rfb_setup_time;\n\tbool psr_exit_link_training_required;\n\tunsigned char edp_revision;\n\tunsigned char support_ver;\n\tbool su_granularity_required;\n\tbool y_coordinate_required;\n\tuint8_t su_y_granularity;\n\tbool alpm_cap;\n\tbool standby_support;\n\tuint8_t rate_control_caps;\n\tunsigned int psr_power_opt_flag;\n};\n\nunion dpcd_dprx_feature_enumeration_list_cont_1 {\n\tstruct {\n\t\tuint8_t ADAPTIVE_SYNC_SDP_SUPPORT:1;\n\t\tuint8_t AS_SDP_FIRST_HALF_LINE_OR_3840_PIXEL_CYCLE_WINDOW_NOT_SUPPORTED: 1;\n\t\tuint8_t RESERVED0: 2;\n\t\tuint8_t VSC_EXT_SDP_VER1_SUPPORT: 1;\n\t\tuint8_t RESERVED1: 3;\n\t} bits;\n\tuint8_t raw;\n};\n\nstruct adaptive_sync_caps {\n\tunion dpcd_dprx_feature_enumeration_list_cont_1 dp_adap_sync_caps;\n};\n\n \n#define DPCD_USB4_TOPOLOGY_ID_LEN 5\n\n \nunion dp_tun_cap_support {\n\tstruct {\n\t\tuint8_t dp_tunneling :1;\n\t\tuint8_t rsvd :5;\n\t\tuint8_t panel_replay_tun_opt :1;\n\t\tuint8_t dpia_bw_alloc :1;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nunion dpia_info {\n\tstruct {\n\t\tuint8_t dpia_num :5;\n\t\tuint8_t rsvd :3;\n\t} bits;\n\tuint8_t raw;\n};\n\n \nstruct dpcd_usb4_dp_tunneling_info {\n\tunion dp_tun_cap_support dp_tun_cap;\n\tunion dpia_info dpia_info;\n\tuint8_t usb4_driver_id;\n\tuint8_t usb4_topology_id[DPCD_USB4_TOPOLOGY_ID_LEN];\n};\n\n#ifndef DP_MAIN_LINK_CHANNEL_CODING_CAP\n#define DP_MAIN_LINK_CHANNEL_CODING_CAP\t\t\t0x006\n#endif\n#ifndef DP_SINK_VIDEO_FALLBACK_FORMATS\n#define DP_SINK_VIDEO_FALLBACK_FORMATS\t\t\t0x020\n#endif\n#ifndef DP_FEC_CAPABILITY_1\n#define DP_FEC_CAPABILITY_1\t\t\t\t0x091\n#endif\n#ifndef DP_DFP_CAPABILITY_EXTENSION_SUPPORT\n#define DP_DFP_CAPABILITY_EXTENSION_SUPPORT\t\t0x0A3\n#endif\n#ifndef DP_DSC_CONFIGURATION\n#define DP_DSC_CONFIGURATION\t\t\t\t0x161\n#endif\n#ifndef DP_PHY_SQUARE_PATTERN\n#define DP_PHY_SQUARE_PATTERN\t\t\t\t0x249\n#endif\n#ifndef DP_128b_132b_SUPPORTED_LINK_RATES\n#define DP_128b_132b_SUPPORTED_LINK_RATES\t\t0x2215\n#endif\n#ifndef DP_128b_132b_TRAINING_AUX_RD_INTERVAL\n#define DP_128b_132b_TRAINING_AUX_RD_INTERVAL\t\t0x2216\n#endif\n#ifndef DP_TEST_264BIT_CUSTOM_PATTERN_7_0\n#define DP_TEST_264BIT_CUSTOM_PATTERN_7_0\t\t0X2230\n#endif\n#ifndef DP_TEST_264BIT_CUSTOM_PATTERN_263_256\n#define DP_TEST_264BIT_CUSTOM_PATTERN_263_256\t\t0X2250\n#endif\n#ifndef DP_DSC_SUPPORT_AND_DECODER_COUNT\n#define DP_DSC_SUPPORT_AND_DECODER_COUNT\t\t0x2260\n#endif\n#ifndef DP_DSC_MAX_SLICE_COUNT_AND_AGGREGATION_0\n#define DP_DSC_MAX_SLICE_COUNT_AND_AGGREGATION_0\t0x2270\n#endif\n#ifndef DP_DSC_DECODER_0_MAXIMUM_SLICE_COUNT_MASK\n#define DP_DSC_DECODER_0_MAXIMUM_SLICE_COUNT_MASK\t(1 << 0)\n#endif\n#ifndef DP_DSC_DECODER_0_AGGREGATION_SUPPORT_MASK\n#define DP_DSC_DECODER_0_AGGREGATION_SUPPORT_MASK\t(0b111 << 1)\n#endif\n#ifndef DP_DSC_DECODER_0_AGGREGATION_SUPPORT_SHIFT\n#define DP_DSC_DECODER_0_AGGREGATION_SUPPORT_SHIFT\t1\n#endif\n#ifndef DP_DSC_DECODER_COUNT_MASK\n#define DP_DSC_DECODER_COUNT_MASK\t\t\t(0b111 << 5)\n#endif\n#ifndef DP_DSC_DECODER_COUNT_SHIFT\n#define DP_DSC_DECODER_COUNT_SHIFT\t\t\t5\n#endif\n#ifndef DP_MAIN_LINK_CHANNEL_CODING_SET\n#define DP_MAIN_LINK_CHANNEL_CODING_SET\t\t\t0x108\n#endif\n#ifndef DP_MAIN_LINK_CHANNEL_CODING_PHY_REPEATER\n#define DP_MAIN_LINK_CHANNEL_CODING_PHY_REPEATER\t0xF0006\n#endif\n#ifndef DP_PHY_REPEATER_128b_132b_RATES\n#define DP_PHY_REPEATER_128b_132b_RATES\t\t\t0xF0007\n#endif\n#ifndef DP_128b_132b_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1\n#define DP_128b_132b_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1\t0xF0022\n#endif\n#ifndef DP_INTRA_HOP_AUX_REPLY_INDICATION\n#define DP_INTRA_HOP_AUX_REPLY_INDICATION\t\t(1 << 3)\n \n#endif  \nunion dp_main_line_channel_coding_cap {\n\tstruct {\n\t\tuint8_t DP_8b_10b_SUPPORTED\t:1;\n\t\tuint8_t DP_128b_132b_SUPPORTED\t:1;\n\t\tuint8_t RESERVED\t\t:6;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_main_link_channel_coding_lttpr_cap {\n\tstruct {\n\t\tuint8_t DP_128b_132b_SUPPORTED\t:1;\n\t\tuint8_t RESERVED\t\t:7;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_128b_132b_supported_link_rates {\n\tstruct {\n\t\tuint8_t UHBR10\t:1;\n\t\tuint8_t UHBR20\t:1;\n\t\tuint8_t UHBR13_5:1;\n\t\tuint8_t RESERVED:5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_128b_132b_supported_lttpr_link_rates {\n\tstruct {\n\t\tuint8_t UHBR10\t:1;\n\t\tuint8_t UHBR20\t:1;\n\t\tuint8_t UHBR13_5:1;\n\t\tuint8_t RESERVED:5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_sink_video_fallback_formats {\n\tstruct {\n\t\tuint8_t dp_1024x768_60Hz_24bpp_support\t:1;\n\t\tuint8_t dp_1280x720_60Hz_24bpp_support\t:1;\n\t\tuint8_t dp_1920x1080_60Hz_24bpp_support\t:1;\n\t\tuint8_t RESERVED\t\t\t:5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_fec_capability1 {\n\tstruct {\n\t\tuint8_t AGGREGATED_ERROR_COUNTERS_CAPABLE\t:1;\n\t\tuint8_t RESERVED\t\t\t\t:7;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dp_cable_id {\n\tstruct {\n\t\tuint8_t UHBR10_20_CAPABILITY\t:2;\n\t\tuint8_t UHBR13_5_CAPABILITY\t:1;\n\t\tuint8_t CABLE_TYPE\t\t:3;\n\t\tuint8_t RESERVED\t\t:2;\n\t} bits;\n\tuint8_t raw;\n};\n\nstruct dp_color_depth_caps {\n\tuint8_t support_6bpc\t:1;\n\tuint8_t support_8bpc\t:1;\n\tuint8_t support_10bpc\t:1;\n\tuint8_t support_12bpc\t:1;\n\tuint8_t support_16bpc\t:1;\n\tuint8_t RESERVED\t:3;\n};\n\nstruct dp_encoding_format_caps {\n\tuint8_t support_rgb\t:1;\n\tuint8_t support_ycbcr444:1;\n\tuint8_t support_ycbcr422:1;\n\tuint8_t support_ycbcr420:1;\n\tuint8_t RESERVED\t:4;\n};\n\nunion dp_dfp_cap_ext {\n\tstruct {\n\t\tuint8_t supported;\n\t\tuint8_t max_pixel_rate_in_mps[2];\n\t\tuint8_t max_video_h_active_width[2];\n\t\tuint8_t max_video_v_active_height[2];\n\t\tstruct dp_encoding_format_caps encoding_format_caps;\n\t\tstruct dp_color_depth_caps rgb_color_depth_caps;\n\t\tstruct dp_color_depth_caps ycbcr444_color_depth_caps;\n\t\tstruct dp_color_depth_caps ycbcr422_color_depth_caps;\n\t\tstruct dp_color_depth_caps ycbcr420_color_depth_caps;\n\t} fields;\n\tuint8_t raw[12];\n};\n\nunion dp_128b_132b_training_aux_rd_interval {\n\tstruct {\n\t\tuint8_t VALUE\t:7;\n\t\tuint8_t UNIT\t:1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion edp_alpm_caps {\n\tstruct {\n\t\tuint8_t AUX_WAKE_ALPM_CAP       :1;\n\t\tuint8_t PM_STATE_2A_SUPPORT     :1;\n\t\tuint8_t AUX_LESS_ALPM_CAP       :1;\n\t\tuint8_t RESERVED                :5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion edp_psr_dpcd_caps {\n\tstruct {\n\t\tuint8_t LINK_TRAINING_ON_EXIT_NOT_REQUIRED      :1;\n\t\tuint8_t PSR_SETUP_TIME  :3;\n\t\tuint8_t Y_COORDINATE_REQUIRED   :1;\n\t\tuint8_t SU_GRANULARITY_REQUIRED :1;\n\t\tuint8_t FRAME_SYNC_IS_NOT_NEEDED_FOR_SU :1;\n\t\tuint8_t RESERVED                :1;\n\t} bits;\n\tuint8_t raw;\n};\n\nstruct edp_psr_info {\n\tuint8_t psr_version;\n\tunion edp_psr_dpcd_caps psr_dpcd_caps;\n\tuint8_t psr2_su_y_granularity_cap;\n\tuint8_t force_psrsu_cap;\n};\n\nstruct replay_info {\n\tuint8_t pixel_deviation_per_line;\n\tuint8_t max_deviation_line;\n};\n\nstruct dprx_states {\n\tbool cable_id_written;\n};\n\nenum dpcd_downstream_port_max_bpc {\n\tDOWN_STREAM_MAX_8BPC = 0,\n\tDOWN_STREAM_MAX_10BPC,\n\tDOWN_STREAM_MAX_12BPC,\n\tDOWN_STREAM_MAX_16BPC\n};\n\nenum link_training_offset {\n\tDPRX                = 0,\n\tLTTPR_PHY_REPEATER1 = 1,\n\tLTTPR_PHY_REPEATER2 = 2,\n\tLTTPR_PHY_REPEATER3 = 3,\n\tLTTPR_PHY_REPEATER4 = 4,\n\tLTTPR_PHY_REPEATER5 = 5,\n\tLTTPR_PHY_REPEATER6 = 6,\n\tLTTPR_PHY_REPEATER7 = 7,\n\tLTTPR_PHY_REPEATER8 = 8\n};\n\n#define MAX_REPEATER_CNT 8\n\nstruct dc_lttpr_caps {\n\tunion dpcd_rev revision;\n\tuint8_t mode;\n\tuint8_t max_lane_count;\n\tuint8_t max_link_rate;\n\tuint8_t phy_repeater_cnt;\n\tuint8_t max_ext_timeout;\n\tunion dp_main_link_channel_coding_lttpr_cap main_link_channel_coding;\n\tunion dp_128b_132b_supported_lttpr_link_rates supported_128b_132b_rates;\n\tuint8_t aux_rd_interval[MAX_REPEATER_CNT - 1];\n};\n\nstruct dc_dongle_dfp_cap_ext {\n\tbool supported;\n\tuint16_t max_pixel_rate_in_mps;\n\tuint16_t max_video_h_active_width;\n\tuint16_t max_video_v_active_height;\n\tstruct dp_encoding_format_caps encoding_format_caps;\n\tstruct dp_color_depth_caps rgb_color_depth_caps;\n\tstruct dp_color_depth_caps ycbcr444_color_depth_caps;\n\tstruct dp_color_depth_caps ycbcr422_color_depth_caps;\n\tstruct dp_color_depth_caps ycbcr420_color_depth_caps;\n};\n\nstruct dc_dongle_caps {\n\t \n\tenum display_dongle_type dongle_type;\n\tbool extendedCapValid;\n\t \n\tbool is_dp_hdmi_s3d_converter;\n\tbool is_dp_hdmi_ycbcr422_pass_through;\n\tbool is_dp_hdmi_ycbcr420_pass_through;\n\tbool is_dp_hdmi_ycbcr422_converter;\n\tbool is_dp_hdmi_ycbcr420_converter;\n\tuint32_t dp_hdmi_max_bpc;\n\tuint32_t dp_hdmi_max_pixel_clk_in_khz;\n\tuint32_t dp_hdmi_frl_max_link_bw_in_kbps;\n\tstruct dc_dongle_dfp_cap_ext dfp_cap_ext;\n};\n\nstruct dpcd_caps {\n\tunion dpcd_rev dpcd_rev;\n\tunion max_lane_count max_ln_count;\n\tunion max_down_spread max_down_spread;\n\tunion dprx_feature dprx_feature;\n\n\t \n\tuint8_t edp_supported_link_rates_count;\n\tenum dc_link_rate edp_supported_link_rates[8];\n\n\t \n\tenum display_dongle_type dongle_type;\n\tbool is_dongle_type_one;\n\t \n\tbool is_branch_dev;\n\t \n\tunion sink_count sink_count;\n\tbool is_mst_capable;\n\t \n\tstruct dc_dongle_caps dongle_caps;\n\n\tuint32_t sink_dev_id;\n\tint8_t sink_dev_id_str[6];\n\tint8_t sink_hw_revision;\n\tint8_t sink_fw_revision[2];\n\n\tuint32_t branch_dev_id;\n\tint8_t branch_dev_name[6];\n\tint8_t branch_hw_revision;\n\tint8_t branch_fw_revision[2];\n\n\tbool allow_invalid_MSA_timing_param;\n\tbool panel_mode_edp;\n\tbool dpcd_display_control_capable;\n\tbool ext_receiver_cap_field_present;\n\tbool set_power_state_capable_edp;\n\tbool dynamic_backlight_capable_edp;\n\tunion dpcd_fec_capability fec_cap;\n\tstruct dpcd_dsc_capabilities dsc_caps;\n\tstruct dc_lttpr_caps lttpr_caps;\n\tstruct adaptive_sync_caps adaptive_sync_caps;\n\tstruct dpcd_usb4_dp_tunneling_info usb4_dp_tun_info;\n\n\tunion dp_128b_132b_supported_link_rates dp_128b_132b_supported_link_rates;\n\tunion dp_main_line_channel_coding_cap channel_coding_cap;\n\tunion dp_sink_video_fallback_formats fallback_formats;\n\tunion dp_fec_capability1 fec_cap1;\n\tbool panel_luminance_control;\n\tunion dp_cable_id cable_id;\n\tuint8_t edp_rev;\n\tunion edp_alpm_caps alpm_caps;\n\tstruct edp_psr_info psr_info;\n\n\tstruct replay_info pr_info;\n};\n\nunion dpcd_sink_ext_caps {\n\tstruct {\n\t\t \n\t\tuint8_t sdr_aux_backlight_control : 1;\n\t\tuint8_t hdr_aux_backlight_control : 1;\n\t\tuint8_t reserved_1 : 2;\n\t\tuint8_t oled : 1;\n\t\tuint8_t reserved_2 : 1;\n\t\tuint8_t miniled : 1;\n\t\tuint8_t reserved : 1;\n\t} bits;\n\tuint8_t raw;\n};\n\nenum dc_link_fec_state {\n\tdc_link_fec_not_ready,\n\tdc_link_fec_ready,\n\tdc_link_fec_enabled\n};\n\nunion dpcd_psr_configuration {\n\tstruct {\n\t\tunsigned char ENABLE                    : 1;\n\t\tunsigned char TRANSMITTER_ACTIVE_IN_PSR : 1;\n\t\tunsigned char CRC_VERIFICATION          : 1;\n\t\tunsigned char FRAME_CAPTURE_INDICATION  : 1;\n\t\t \n\t\tunsigned char LINE_CAPTURE_INDICATION   : 1;\n\t\t \n\t\tunsigned char IRQ_HPD_WITH_CRC_ERROR    : 1;\n\t\tunsigned char ENABLE_PSR2               : 1;\n\t\tunsigned char EARLY_TRANSPORT_ENABLE    : 1;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion replay_enable_and_configuration {\n\tstruct {\n\t\tunsigned char FREESYNC_PANEL_REPLAY_MODE              :1;\n\t\tunsigned char TIMING_DESYNC_ERROR_VERIFICATION        :1;\n\t\tunsigned char STATE_TRANSITION_ERROR_DETECTION        :1;\n\t\tunsigned char RESERVED0                               :1;\n\t\tunsigned char RESERVED1                               :4;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion dpcd_replay_configuration {\n\tstruct {\n\t\tunsigned char STATE_TRANSITION_ERROR_STATUS    : 1;\n\t\tunsigned char DESYNC_ERROR_STATUS              : 1;\n\t\tunsigned char SINK_DEVICE_REPLAY_STATUS        : 3;\n\t\tunsigned char SINK_FRAME_LOCKED                : 2;\n\t\tunsigned char RESERVED                         : 1;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion dpcd_alpm_configuration {\n\tstruct {\n\t\tunsigned char ENABLE                    : 1;\n\t\tunsigned char IRQ_HPD_ENABLE            : 1;\n\t\tunsigned char RESERVED                  : 6;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion dpcd_sink_active_vtotal_control_mode {\n\tstruct {\n\t\tunsigned char ENABLE                    : 1;\n\t\tunsigned char RESERVED                  : 7;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion psr_error_status {\n\tstruct {\n\t\tunsigned char LINK_CRC_ERROR        :1;\n\t\tunsigned char RFB_STORAGE_ERROR     :1;\n\t\tunsigned char VSC_SDP_ERROR         :1;\n\t\tunsigned char RESERVED              :5;\n\t} bits;\n\tunsigned char raw;\n};\n\nunion psr_sink_psr_status {\n\tstruct {\n\tunsigned char SINK_SELF_REFRESH_STATUS  :3;\n\tunsigned char RESERVED                  :5;\n\t} bits;\n\tunsigned char raw;\n};\n\nstruct edp_trace_power_timestamps {\n\tuint64_t poweroff;\n\tuint64_t poweron;\n};\n\nstruct dp_trace_lt_counts {\n\tunsigned int total;\n\tunsigned int fail;\n};\n\nenum link_training_result {\n\tLINK_TRAINING_SUCCESS,\n\tLINK_TRAINING_CR_FAIL_LANE0,\n\tLINK_TRAINING_CR_FAIL_LANE1,\n\tLINK_TRAINING_CR_FAIL_LANE23,\n\t \n\tLINK_TRAINING_EQ_FAIL_CR,\n\t \n\tLINK_TRAINING_EQ_FAIL_CR_PARTIAL,\n\t \n\tLINK_TRAINING_EQ_FAIL_EQ,\n\tLINK_TRAINING_LQA_FAIL,\n\t \n\tLINK_TRAINING_LINK_LOSS,\n\t \n\tLINK_TRAINING_ABORT,\n\tDP_128b_132b_LT_FAILED,\n\tDP_128b_132b_MAX_LOOP_COUNT_REACHED,\n\tDP_128b_132b_CHANNEL_EQ_DONE_TIMEOUT,\n\tDP_128b_132b_CDS_DONE_TIMEOUT,\n};\n\nstruct dp_trace_lt {\n\tstruct dp_trace_lt_counts counts;\n\tstruct dp_trace_timestamps {\n\t\tunsigned long long start;\n\t\tunsigned long long end;\n\t} timestamps;\n\tenum link_training_result result;\n\tbool is_logged;\n};\n\nstruct dp_trace {\n\tstruct dp_trace_lt detect_lt_trace;\n\tstruct dp_trace_lt commit_lt_trace;\n\tunsigned int link_loss_count;\n\tbool is_initialized;\n\tstruct edp_trace_power_timestamps edp_trace_power_timestamps;\n};\n\n \n#ifndef DP_LINK_SQUARE_PATTERN\n#define DP_LINK_SQUARE_PATTERN\t\t\t\t0x10F\n#endif\n#ifndef DP_CABLE_ATTRIBUTES_UPDATED_BY_DPRX\n#define DP_CABLE_ATTRIBUTES_UPDATED_BY_DPRX\t\t0x2217\n#endif\n#ifndef DP_CABLE_ATTRIBUTES_UPDATED_BY_DPTX\n#define DP_CABLE_ATTRIBUTES_UPDATED_BY_DPTX\t\t0x110\n#endif\n#ifndef DP_REPEATER_CONFIGURATION_AND_STATUS_SIZE\n#define DP_REPEATER_CONFIGURATION_AND_STATUS_SIZE\t0x50\n#endif\n#ifndef DP_TUNNELING_IRQ\n#define DP_TUNNELING_IRQ\t\t\t\t(1 << 5)\n#endif\n \n#ifndef DP_TUNNELING_CAPABILITIES\n#define DP_TUNNELING_CAPABILITIES\t\t\t0xE000D  \n#endif\n#ifndef USB4_DRIVER_ID\n#define USB4_DRIVER_ID\t\t\t\t\t0xE000F  \n#endif\n#ifndef USB4_DRIVER_BW_CAPABILITY\n#define USB4_DRIVER_BW_CAPABILITY\t\t\t0xE0020  \n#endif\n#ifndef DP_IN_ADAPTER_TUNNEL_INFO\n#define DP_IN_ADAPTER_TUNNEL_INFO\t\t\t0xE0021  \n#endif\n#ifndef DP_BW_GRANULALITY\n#define DP_BW_GRANULALITY\t\t\t\t0xE0022  \n#endif\n#ifndef ESTIMATED_BW\n#define ESTIMATED_BW\t\t\t\t\t0xE0023  \n#endif\n#ifndef ALLOCATED_BW\n#define ALLOCATED_BW\t\t\t\t\t0xE0024  \n#endif\n#ifndef DP_TUNNELING_STATUS\n#define DP_TUNNELING_STATUS\t\t\t\t0xE0025  \n#endif\n#ifndef DPTX_BW_ALLOCATION_MODE_CONTROL\n#define DPTX_BW_ALLOCATION_MODE_CONTROL\t\t\t0xE0030  \n#endif\n#ifndef REQUESTED_BW\n#define REQUESTED_BW\t\t\t\t\t0xE0031  \n#endif\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}