Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug  9 00:19:13 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file SE_top_timing_summary_routed.rpt -rpx SE_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SE_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: pantalla/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.202        0.000                      0                  343        0.110        0.000                      0                  343        4.500        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.202        0.000                      0                  343        0.110        0.000                      0                  343        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.101ns (21.589%)  route 3.999ns (78.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.881    10.411    pantalla/divider/clk_out
    SLICE_X0Y107         FDRE                                         r  pantalla/divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.588    15.010    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  pantalla/divider/counter_reg[29]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.637    14.613    pantalla/divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.101ns (21.589%)  route 3.999ns (78.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.881    10.411    pantalla/divider/clk_out
    SLICE_X0Y107         FDRE                                         r  pantalla/divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.588    15.010    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  pantalla/divider/counter_reg[30]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.637    14.613    pantalla/divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.101ns (21.589%)  route 3.999ns (78.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.881    10.411    pantalla/divider/clk_out
    SLICE_X0Y107         FDRE                                         r  pantalla/divider/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.588    15.010    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  pantalla/divider/counter_reg[31]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.637    14.613    pantalla/divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.101ns (21.800%)  route 3.949ns (78.200%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.832    10.362    pantalla/divider/clk_out
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.101ns (21.800%)  route 3.949ns (78.200%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.832    10.362    pantalla/divider/clk_out
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.101ns (21.800%)  route 3.949ns (78.200%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.832    10.362    pantalla/divider/clk_out
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[27]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.101ns (21.800%)  route 3.949ns (78.200%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.832    10.362    pantalla/divider/clk_out
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  pantalla/divider/counter_reg[28]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.101ns (22.207%)  route 3.857ns (77.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.739    10.269    pantalla/divider/clk_out
    SLICE_X0Y105         FDRE                                         r  pantalla/divider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  pantalla/divider/counter_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.101ns (22.207%)  route 3.857ns (77.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.739    10.269    pantalla/divider/clk_out
    SLICE_X0Y105         FDRE                                         r  pantalla/divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  pantalla/divider/counter_reg[22]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.101ns (22.207%)  route 3.857ns (77.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.709     5.311    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.658     6.426    pantalla/divider/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.401     6.951    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.405     7.480    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.124     7.604 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.685     8.289    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.413 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.968     9.381    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.149     9.530 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.739    10.269    pantalla/divider/clk_out
    SLICE_X0Y105         FDRE                                         r  pantalla/divider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.589    15.011    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  pantalla/divider/counter_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.637    14.614    pantalla/divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.187ns (38.770%)  route 0.295ns (61.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.295     1.960    uart_inst/uart_tx_blk/out[0]
    SLICE_X7Y101         LUT5 (Prop_lut5_I3_O)        0.046     2.006 r  uart_inst/uart_tx_blk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.006    uart_inst/uart_tx_blk/counter[1]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    uart_inst/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.107     1.895    uart_inst/uart_tx_blk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.643%)  route 0.295ns (61.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.604     1.523    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.295     1.960    uart_inst/uart_tx_blk/out[0]
    SLICE_X7Y101         LUT4 (Prop_lut4_I2_O)        0.045     2.005 r  uart_inst/uart_tx_blk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.005    uart_inst/uart_tx_blk/counter[0]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.034    uart_inst/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.091     1.879    uart_inst/uart_tx_blk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rst_db/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_db/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.597     1.516    rst_db/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  rst_db/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rst_db/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.065     1.723    rst_db/PB_sync_reg_n_0_[0]
    SLICE_X0Y109         FDRE                                         r  rst_db/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.870     2.035    rst_db/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  rst_db/PB_sync_reg[1]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.075     1.591    rst_db/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.569     1.488    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.098     1.728    uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X8Y106         LUT3 (Prop_lut3_I2_O)        0.048     1.776 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.840     2.005    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.131     1.632    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.569     1.488    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.102     1.732    uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.840     2.005    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.121     1.622    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.597     1.516    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  uart_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_inst/uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.101     1.759    uart_inst/uart_rx_blk/state__0[2]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  uart_inst/uart_rx_blk/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    uart_inst/uart_rx_blk/bit_counter[0]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.867     2.033    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.120     1.649    uart_inst/uart_rx_blk/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.604%)  route 0.370ns (72.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.517    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.370     2.028    RX_CTRL_inst/FDCE_OP1_LSB/rx_data_reg[7][2]
    SLICE_X5Y99          FDRE                                         r  RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.875     2.040    RX_CTRL_inst/FDCE_OP1_LSB/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.060     1.854    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.303%)  route 0.122ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.597     1.516    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  uart_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_inst/uart_rx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.122     1.780    uart_inst/uart_rx_blk/state__0[1]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  uart_inst/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    uart_inst/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.867     2.033    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121     1.650    uart_inst/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.573%)  route 0.149ns (51.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.597     1.516    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_inst/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=5, routed)           0.149     1.807    RX_CTRL_inst/FDCE_OP1_MSB/rx_data_reg[7][7]
    SLICE_X3Y102         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.872     2.037    RX_CTRL_inst/FDCE_OP1_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[7]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.072     1.629    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.053%)  route 0.141ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.517    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uart_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=5, routed)           0.141     1.799    RX_CTRL_inst/FDCE_OP1_MSB/rx_data_reg[7][0]
    SLICE_X2Y101         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.872     2.037    RX_CTRL_inst/FDCE_OP1_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.059     1.616    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    rst_db/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[6]/C



