# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../mapper.vhd" \
"../../../../../mapper_tb.vhd" \

# Do not sort compile order
nosort
