Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : completeAdder
Version: F-2011.09-SP3
Date   : Thu Apr 18 14:49:28 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Cin (input port)
  Endpoint: Sum[23] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  completeAdder      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  Cin (in)                                                0.00       0.00 r
  U76/Z (BUF_X2)                                          0.05       0.05 r
  U52/Z (XOR2_X1)                                         0.13       0.18 r
  CSSG/B[20] (CSSG_generic_N32_RADIX4)                    0.00       0.18 r
  CSSG/CSB_5/B[0] (CSB_generic_N4_3)                      0.00       0.18 r
  CSSG/CSB_5/RCA_2/B[0] (RCA_N4_5)                        0.00       0.18 r
  CSSG/CSB_5/RCA_2/FAI_1/B (FA_20)                        0.00       0.18 r
  CSSG/CSB_5/RCA_2/FAI_1/U4/Z (XOR2_X1)                   0.05       0.23 f
  CSSG/CSB_5/RCA_2/FAI_1/U6/ZN (AOI22_X1)                 0.06       0.29 r
  CSSG/CSB_5/RCA_2/FAI_1/U5/ZN (INV_X1)                   0.03       0.32 f
  CSSG/CSB_5/RCA_2/FAI_1/Co (FA_20)                       0.00       0.32 f
  CSSG/CSB_5/RCA_2/FAI_2/Ci (FA_19)                       0.00       0.32 f
  CSSG/CSB_5/RCA_2/FAI_2/U2/ZN (AOI22_X1)                 0.06       0.37 r
  CSSG/CSB_5/RCA_2/FAI_2/U1/ZN (INV_X1)                   0.03       0.40 f
  CSSG/CSB_5/RCA_2/FAI_2/Co (FA_19)                       0.00       0.40 f
  CSSG/CSB_5/RCA_2/FAI_3/Ci (FA_18)                       0.00       0.40 f
  CSSG/CSB_5/RCA_2/FAI_3/U2/ZN (AOI22_X1)                 0.06       0.46 r
  CSSG/CSB_5/RCA_2/FAI_3/U1/ZN (INV_X1)                   0.03       0.49 f
  CSSG/CSB_5/RCA_2/FAI_3/Co (FA_18)                       0.00       0.49 f
  CSSG/CSB_5/RCA_2/FAI_4/Ci (FA_17)                       0.00       0.49 f
  CSSG/CSB_5/RCA_2/FAI_4/U3/Z (XOR2_X1)                   0.07       0.56 f
  CSSG/CSB_5/RCA_2/FAI_4/S (FA_17)                        0.00       0.56 f
  CSSG/CSB_5/RCA_2/S[3] (RCA_N4_5)                        0.00       0.56 f
  CSSG/CSB_5/MUX21_1/B[3] (MUX21_GENERIC_N4_3)            0.00       0.56 f
  CSSG/CSB_5/MUX21_1/U4/Z (MUX2_X1)                       0.06       0.62 f
  CSSG/CSB_5/MUX21_1/Y[3] (MUX21_GENERIC_N4_3)            0.00       0.62 f
  CSSG/CSB_5/S[3] (CSB_generic_N4_3)                      0.00       0.62 f
  CSSG/S[23] (CSSG_generic_N32_RADIX4)                    0.00       0.62 f
  Sum[23] (out)                                           0.00       0.62 f
  data arrival time                                                  0.62

  max_delay                                               0.62       0.62
  output external delay                                   0.00       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
