
    wire reset;
    wire clock;
    assign reset = ap_rst_n;
    assign clock = ap_clk;
    wire [1:0] proc_0_data_FIFO_blk;
    wire [1:0] proc_0_data_PIPO_blk;
    wire [1:0] proc_0_start_FIFO_blk;
    wire [1:0] proc_0_TLF_FIFO_blk;
    wire [1:0] proc_0_input_sync_blk;
    wire [1:0] proc_0_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_0;
    reg [1:0] proc_dep_vld_vec_0_reg;
    wire [1:0] in_chan_dep_vld_vec_0;
    wire [353:0] in_chan_dep_data_vec_0;
    wire [1:0] token_in_vec_0;
    wire [1:0] out_chan_dep_vld_vec_0;
    wire [176:0] out_chan_dep_data_0;
    wire [1:0] token_out_vec_0;
    wire dl_detect_out_0;
    wire dep_chan_vld_1_0;
    wire [176:0] dep_chan_data_1_0;
    wire token_1_0;
    wire dep_chan_vld_15_0;
    wire [176:0] dep_chan_data_15_0;
    wire token_15_0;
    wire [2:0] proc_1_data_FIFO_blk;
    wire [2:0] proc_1_data_PIPO_blk;
    wire [2:0] proc_1_start_FIFO_blk;
    wire [2:0] proc_1_TLF_FIFO_blk;
    wire [2:0] proc_1_input_sync_blk;
    wire [2:0] proc_1_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_1;
    reg [2:0] proc_dep_vld_vec_1_reg;
    wire [2:0] in_chan_dep_vld_vec_1;
    wire [530:0] in_chan_dep_data_vec_1;
    wire [2:0] token_in_vec_1;
    wire [2:0] out_chan_dep_vld_vec_1;
    wire [176:0] out_chan_dep_data_1;
    wire [2:0] token_out_vec_1;
    wire dl_detect_out_1;
    wire dep_chan_vld_0_1;
    wire [176:0] dep_chan_data_0_1;
    wire token_0_1;
    wire dep_chan_vld_2_1;
    wire [176:0] dep_chan_data_2_1;
    wire token_2_1;
    wire dep_chan_vld_15_1;
    wire [176:0] dep_chan_data_15_1;
    wire token_15_1;
    wire [2:0] proc_2_data_FIFO_blk;
    wire [2:0] proc_2_data_PIPO_blk;
    wire [2:0] proc_2_start_FIFO_blk;
    wire [2:0] proc_2_TLF_FIFO_blk;
    wire [2:0] proc_2_input_sync_blk;
    wire [2:0] proc_2_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_2;
    reg [2:0] proc_dep_vld_vec_2_reg;
    wire [2:0] in_chan_dep_vld_vec_2;
    wire [530:0] in_chan_dep_data_vec_2;
    wire [2:0] token_in_vec_2;
    wire [2:0] out_chan_dep_vld_vec_2;
    wire [176:0] out_chan_dep_data_2;
    wire [2:0] token_out_vec_2;
    wire dl_detect_out_2;
    wire dep_chan_vld_1_2;
    wire [176:0] dep_chan_data_1_2;
    wire token_1_2;
    wire dep_chan_vld_3_2;
    wire [176:0] dep_chan_data_3_2;
    wire token_3_2;
    wire dep_chan_vld_18_2;
    wire [176:0] dep_chan_data_18_2;
    wire token_18_2;
    wire [2:0] proc_3_data_FIFO_blk;
    wire [2:0] proc_3_data_PIPO_blk;
    wire [2:0] proc_3_start_FIFO_blk;
    wire [2:0] proc_3_TLF_FIFO_blk;
    wire [2:0] proc_3_input_sync_blk;
    wire [2:0] proc_3_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_3;
    reg [2:0] proc_dep_vld_vec_3_reg;
    wire [2:0] in_chan_dep_vld_vec_3;
    wire [530:0] in_chan_dep_data_vec_3;
    wire [2:0] token_in_vec_3;
    wire [2:0] out_chan_dep_vld_vec_3;
    wire [176:0] out_chan_dep_data_3;
    wire [2:0] token_out_vec_3;
    wire dl_detect_out_3;
    wire dep_chan_vld_2_3;
    wire [176:0] dep_chan_data_2_3;
    wire token_2_3;
    wire dep_chan_vld_4_3;
    wire [176:0] dep_chan_data_4_3;
    wire token_4_3;
    wire dep_chan_vld_20_3;
    wire [176:0] dep_chan_data_20_3;
    wire token_20_3;
    wire [2:0] proc_4_data_FIFO_blk;
    wire [2:0] proc_4_data_PIPO_blk;
    wire [2:0] proc_4_start_FIFO_blk;
    wire [2:0] proc_4_TLF_FIFO_blk;
    wire [2:0] proc_4_input_sync_blk;
    wire [2:0] proc_4_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_4;
    reg [2:0] proc_dep_vld_vec_4_reg;
    wire [2:0] in_chan_dep_vld_vec_4;
    wire [530:0] in_chan_dep_data_vec_4;
    wire [2:0] token_in_vec_4;
    wire [2:0] out_chan_dep_vld_vec_4;
    wire [176:0] out_chan_dep_data_4;
    wire [2:0] token_out_vec_4;
    wire dl_detect_out_4;
    wire dep_chan_vld_3_4;
    wire [176:0] dep_chan_data_3_4;
    wire token_3_4;
    wire dep_chan_vld_5_4;
    wire [176:0] dep_chan_data_5_4;
    wire token_5_4;
    wire dep_chan_vld_22_4;
    wire [176:0] dep_chan_data_22_4;
    wire token_22_4;
    wire [2:0] proc_5_data_FIFO_blk;
    wire [2:0] proc_5_data_PIPO_blk;
    wire [2:0] proc_5_start_FIFO_blk;
    wire [2:0] proc_5_TLF_FIFO_blk;
    wire [2:0] proc_5_input_sync_blk;
    wire [2:0] proc_5_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_5;
    reg [2:0] proc_dep_vld_vec_5_reg;
    wire [2:0] in_chan_dep_vld_vec_5;
    wire [530:0] in_chan_dep_data_vec_5;
    wire [2:0] token_in_vec_5;
    wire [2:0] out_chan_dep_vld_vec_5;
    wire [176:0] out_chan_dep_data_5;
    wire [2:0] token_out_vec_5;
    wire dl_detect_out_5;
    wire dep_chan_vld_4_5;
    wire [176:0] dep_chan_data_4_5;
    wire token_4_5;
    wire dep_chan_vld_6_5;
    wire [176:0] dep_chan_data_6_5;
    wire token_6_5;
    wire dep_chan_vld_24_5;
    wire [176:0] dep_chan_data_24_5;
    wire token_24_5;
    wire [2:0] proc_6_data_FIFO_blk;
    wire [2:0] proc_6_data_PIPO_blk;
    wire [2:0] proc_6_start_FIFO_blk;
    wire [2:0] proc_6_TLF_FIFO_blk;
    wire [2:0] proc_6_input_sync_blk;
    wire [2:0] proc_6_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_6;
    reg [2:0] proc_dep_vld_vec_6_reg;
    wire [2:0] in_chan_dep_vld_vec_6;
    wire [530:0] in_chan_dep_data_vec_6;
    wire [2:0] token_in_vec_6;
    wire [2:0] out_chan_dep_vld_vec_6;
    wire [176:0] out_chan_dep_data_6;
    wire [2:0] token_out_vec_6;
    wire dl_detect_out_6;
    wire dep_chan_vld_5_6;
    wire [176:0] dep_chan_data_5_6;
    wire token_5_6;
    wire dep_chan_vld_7_6;
    wire [176:0] dep_chan_data_7_6;
    wire token_7_6;
    wire dep_chan_vld_26_6;
    wire [176:0] dep_chan_data_26_6;
    wire token_26_6;
    wire [2:0] proc_7_data_FIFO_blk;
    wire [2:0] proc_7_data_PIPO_blk;
    wire [2:0] proc_7_start_FIFO_blk;
    wire [2:0] proc_7_TLF_FIFO_blk;
    wire [2:0] proc_7_input_sync_blk;
    wire [2:0] proc_7_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_7;
    reg [2:0] proc_dep_vld_vec_7_reg;
    wire [2:0] in_chan_dep_vld_vec_7;
    wire [530:0] in_chan_dep_data_vec_7;
    wire [2:0] token_in_vec_7;
    wire [2:0] out_chan_dep_vld_vec_7;
    wire [176:0] out_chan_dep_data_7;
    wire [2:0] token_out_vec_7;
    wire dl_detect_out_7;
    wire dep_chan_vld_6_7;
    wire [176:0] dep_chan_data_6_7;
    wire token_6_7;
    wire dep_chan_vld_8_7;
    wire [176:0] dep_chan_data_8_7;
    wire token_8_7;
    wire dep_chan_vld_28_7;
    wire [176:0] dep_chan_data_28_7;
    wire token_28_7;
    wire [2:0] proc_8_data_FIFO_blk;
    wire [2:0] proc_8_data_PIPO_blk;
    wire [2:0] proc_8_start_FIFO_blk;
    wire [2:0] proc_8_TLF_FIFO_blk;
    wire [2:0] proc_8_input_sync_blk;
    wire [2:0] proc_8_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_8;
    reg [2:0] proc_dep_vld_vec_8_reg;
    wire [2:0] in_chan_dep_vld_vec_8;
    wire [530:0] in_chan_dep_data_vec_8;
    wire [2:0] token_in_vec_8;
    wire [2:0] out_chan_dep_vld_vec_8;
    wire [176:0] out_chan_dep_data_8;
    wire [2:0] token_out_vec_8;
    wire dl_detect_out_8;
    wire dep_chan_vld_7_8;
    wire [176:0] dep_chan_data_7_8;
    wire token_7_8;
    wire dep_chan_vld_9_8;
    wire [176:0] dep_chan_data_9_8;
    wire token_9_8;
    wire dep_chan_vld_30_8;
    wire [176:0] dep_chan_data_30_8;
    wire token_30_8;
    wire [2:0] proc_9_data_FIFO_blk;
    wire [2:0] proc_9_data_PIPO_blk;
    wire [2:0] proc_9_start_FIFO_blk;
    wire [2:0] proc_9_TLF_FIFO_blk;
    wire [2:0] proc_9_input_sync_blk;
    wire [2:0] proc_9_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_9;
    reg [2:0] proc_dep_vld_vec_9_reg;
    wire [2:0] in_chan_dep_vld_vec_9;
    wire [530:0] in_chan_dep_data_vec_9;
    wire [2:0] token_in_vec_9;
    wire [2:0] out_chan_dep_vld_vec_9;
    wire [176:0] out_chan_dep_data_9;
    wire [2:0] token_out_vec_9;
    wire dl_detect_out_9;
    wire dep_chan_vld_8_9;
    wire [176:0] dep_chan_data_8_9;
    wire token_8_9;
    wire dep_chan_vld_10_9;
    wire [176:0] dep_chan_data_10_9;
    wire token_10_9;
    wire dep_chan_vld_32_9;
    wire [176:0] dep_chan_data_32_9;
    wire token_32_9;
    wire [2:0] proc_10_data_FIFO_blk;
    wire [2:0] proc_10_data_PIPO_blk;
    wire [2:0] proc_10_start_FIFO_blk;
    wire [2:0] proc_10_TLF_FIFO_blk;
    wire [2:0] proc_10_input_sync_blk;
    wire [2:0] proc_10_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_10;
    reg [2:0] proc_dep_vld_vec_10_reg;
    wire [2:0] in_chan_dep_vld_vec_10;
    wire [530:0] in_chan_dep_data_vec_10;
    wire [2:0] token_in_vec_10;
    wire [2:0] out_chan_dep_vld_vec_10;
    wire [176:0] out_chan_dep_data_10;
    wire [2:0] token_out_vec_10;
    wire dl_detect_out_10;
    wire dep_chan_vld_9_10;
    wire [176:0] dep_chan_data_9_10;
    wire token_9_10;
    wire dep_chan_vld_11_10;
    wire [176:0] dep_chan_data_11_10;
    wire token_11_10;
    wire dep_chan_vld_34_10;
    wire [176:0] dep_chan_data_34_10;
    wire token_34_10;
    wire [2:0] proc_11_data_FIFO_blk;
    wire [2:0] proc_11_data_PIPO_blk;
    wire [2:0] proc_11_start_FIFO_blk;
    wire [2:0] proc_11_TLF_FIFO_blk;
    wire [2:0] proc_11_input_sync_blk;
    wire [2:0] proc_11_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_11;
    reg [2:0] proc_dep_vld_vec_11_reg;
    wire [2:0] in_chan_dep_vld_vec_11;
    wire [530:0] in_chan_dep_data_vec_11;
    wire [2:0] token_in_vec_11;
    wire [2:0] out_chan_dep_vld_vec_11;
    wire [176:0] out_chan_dep_data_11;
    wire [2:0] token_out_vec_11;
    wire dl_detect_out_11;
    wire dep_chan_vld_10_11;
    wire [176:0] dep_chan_data_10_11;
    wire token_10_11;
    wire dep_chan_vld_12_11;
    wire [176:0] dep_chan_data_12_11;
    wire token_12_11;
    wire dep_chan_vld_36_11;
    wire [176:0] dep_chan_data_36_11;
    wire token_36_11;
    wire [2:0] proc_12_data_FIFO_blk;
    wire [2:0] proc_12_data_PIPO_blk;
    wire [2:0] proc_12_start_FIFO_blk;
    wire [2:0] proc_12_TLF_FIFO_blk;
    wire [2:0] proc_12_input_sync_blk;
    wire [2:0] proc_12_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_12;
    reg [2:0] proc_dep_vld_vec_12_reg;
    wire [2:0] in_chan_dep_vld_vec_12;
    wire [530:0] in_chan_dep_data_vec_12;
    wire [2:0] token_in_vec_12;
    wire [2:0] out_chan_dep_vld_vec_12;
    wire [176:0] out_chan_dep_data_12;
    wire [2:0] token_out_vec_12;
    wire dl_detect_out_12;
    wire dep_chan_vld_11_12;
    wire [176:0] dep_chan_data_11_12;
    wire token_11_12;
    wire dep_chan_vld_13_12;
    wire [176:0] dep_chan_data_13_12;
    wire token_13_12;
    wire dep_chan_vld_38_12;
    wire [176:0] dep_chan_data_38_12;
    wire token_38_12;
    wire [2:0] proc_13_data_FIFO_blk;
    wire [2:0] proc_13_data_PIPO_blk;
    wire [2:0] proc_13_start_FIFO_blk;
    wire [2:0] proc_13_TLF_FIFO_blk;
    wire [2:0] proc_13_input_sync_blk;
    wire [2:0] proc_13_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_13;
    reg [2:0] proc_dep_vld_vec_13_reg;
    wire [2:0] in_chan_dep_vld_vec_13;
    wire [530:0] in_chan_dep_data_vec_13;
    wire [2:0] token_in_vec_13;
    wire [2:0] out_chan_dep_vld_vec_13;
    wire [176:0] out_chan_dep_data_13;
    wire [2:0] token_out_vec_13;
    wire dl_detect_out_13;
    wire dep_chan_vld_12_13;
    wire [176:0] dep_chan_data_12_13;
    wire token_12_13;
    wire dep_chan_vld_14_13;
    wire [176:0] dep_chan_data_14_13;
    wire token_14_13;
    wire dep_chan_vld_40_13;
    wire [176:0] dep_chan_data_40_13;
    wire token_40_13;
    wire [1:0] proc_14_data_FIFO_blk;
    wire [1:0] proc_14_data_PIPO_blk;
    wire [1:0] proc_14_start_FIFO_blk;
    wire [1:0] proc_14_TLF_FIFO_blk;
    wire [1:0] proc_14_input_sync_blk;
    wire [1:0] proc_14_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_14;
    reg [1:0] proc_dep_vld_vec_14_reg;
    wire [1:0] in_chan_dep_vld_vec_14;
    wire [353:0] in_chan_dep_data_vec_14;
    wire [1:0] token_in_vec_14;
    wire [1:0] out_chan_dep_vld_vec_14;
    wire [176:0] out_chan_dep_data_14;
    wire [1:0] token_out_vec_14;
    wire dl_detect_out_14;
    wire dep_chan_vld_13_14;
    wire [176:0] dep_chan_data_13_14;
    wire token_13_14;
    wire dep_chan_vld_42_14;
    wire [176:0] dep_chan_data_42_14;
    wire token_42_14;
    wire [2:0] proc_15_data_FIFO_blk;
    wire [2:0] proc_15_data_PIPO_blk;
    wire [2:0] proc_15_start_FIFO_blk;
    wire [2:0] proc_15_TLF_FIFO_blk;
    wire [2:0] proc_15_input_sync_blk;
    wire [2:0] proc_15_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_15;
    reg [2:0] proc_dep_vld_vec_15_reg;
    wire [2:0] in_chan_dep_vld_vec_15;
    wire [530:0] in_chan_dep_data_vec_15;
    wire [2:0] token_in_vec_15;
    wire [2:0] out_chan_dep_vld_vec_15;
    wire [176:0] out_chan_dep_data_15;
    wire [2:0] token_out_vec_15;
    wire dl_detect_out_15;
    wire dep_chan_vld_0_15;
    wire [176:0] dep_chan_data_0_15;
    wire token_0_15;
    wire dep_chan_vld_1_15;
    wire [176:0] dep_chan_data_1_15;
    wire token_1_15;
    wire dep_chan_vld_16_15;
    wire [176:0] dep_chan_data_16_15;
    wire token_16_15;
    wire [2:0] proc_16_data_FIFO_blk;
    wire [2:0] proc_16_data_PIPO_blk;
    wire [2:0] proc_16_start_FIFO_blk;
    wire [2:0] proc_16_TLF_FIFO_blk;
    wire [2:0] proc_16_input_sync_blk;
    wire [2:0] proc_16_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_16;
    reg [2:0] proc_dep_vld_vec_16_reg;
    wire [2:0] in_chan_dep_vld_vec_16;
    wire [530:0] in_chan_dep_data_vec_16;
    wire [2:0] token_in_vec_16;
    wire [2:0] out_chan_dep_vld_vec_16;
    wire [176:0] out_chan_dep_data_16;
    wire [2:0] token_out_vec_16;
    wire dl_detect_out_16;
    wire dep_chan_vld_15_16;
    wire [176:0] dep_chan_data_15_16;
    wire token_15_16;
    wire dep_chan_vld_17_16;
    wire [176:0] dep_chan_data_17_16;
    wire token_17_16;
    wire dep_chan_vld_18_16;
    wire [176:0] dep_chan_data_18_16;
    wire token_18_16;
    wire [1:0] proc_17_data_FIFO_blk;
    wire [1:0] proc_17_data_PIPO_blk;
    wire [1:0] proc_17_start_FIFO_blk;
    wire [1:0] proc_17_TLF_FIFO_blk;
    wire [1:0] proc_17_input_sync_blk;
    wire [1:0] proc_17_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_17;
    reg [1:0] proc_dep_vld_vec_17_reg;
    wire [1:0] in_chan_dep_vld_vec_17;
    wire [353:0] in_chan_dep_data_vec_17;
    wire [1:0] token_in_vec_17;
    wire [1:0] out_chan_dep_vld_vec_17;
    wire [176:0] out_chan_dep_data_17;
    wire [1:0] token_out_vec_17;
    wire dl_detect_out_17;
    wire dep_chan_vld_16_17;
    wire [176:0] dep_chan_data_16_17;
    wire token_16_17;
    wire dep_chan_vld_19_17;
    wire [176:0] dep_chan_data_19_17;
    wire token_19_17;
    wire [4:0] proc_18_data_FIFO_blk;
    wire [4:0] proc_18_data_PIPO_blk;
    wire [4:0] proc_18_start_FIFO_blk;
    wire [4:0] proc_18_TLF_FIFO_blk;
    wire [4:0] proc_18_input_sync_blk;
    wire [4:0] proc_18_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_18;
    reg [4:0] proc_dep_vld_vec_18_reg;
    wire [4:0] in_chan_dep_vld_vec_18;
    wire [884:0] in_chan_dep_data_vec_18;
    wire [4:0] token_in_vec_18;
    wire [4:0] out_chan_dep_vld_vec_18;
    wire [176:0] out_chan_dep_data_18;
    wire [4:0] token_out_vec_18;
    wire dl_detect_out_18;
    wire dep_chan_vld_2_18;
    wire [176:0] dep_chan_data_2_18;
    wire token_2_18;
    wire dep_chan_vld_16_18;
    wire [176:0] dep_chan_data_16_18;
    wire token_16_18;
    wire dep_chan_vld_19_18;
    wire [176:0] dep_chan_data_19_18;
    wire token_19_18;
    wire dep_chan_vld_20_18;
    wire [176:0] dep_chan_data_20_18;
    wire token_20_18;
    wire dep_chan_vld_71_18;
    wire [176:0] dep_chan_data_71_18;
    wire token_71_18;
    wire [4:0] proc_19_data_FIFO_blk;
    wire [4:0] proc_19_data_PIPO_blk;
    wire [4:0] proc_19_start_FIFO_blk;
    wire [4:0] proc_19_TLF_FIFO_blk;
    wire [4:0] proc_19_input_sync_blk;
    wire [4:0] proc_19_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_19;
    reg [4:0] proc_dep_vld_vec_19_reg;
    wire [4:0] in_chan_dep_vld_vec_19;
    wire [884:0] in_chan_dep_data_vec_19;
    wire [4:0] token_in_vec_19;
    wire [4:0] out_chan_dep_vld_vec_19;
    wire [176:0] out_chan_dep_data_19;
    wire [4:0] token_out_vec_19;
    wire dl_detect_out_19;
    wire dep_chan_vld_17_19;
    wire [176:0] dep_chan_data_17_19;
    wire token_17_19;
    wire dep_chan_vld_18_19;
    wire [176:0] dep_chan_data_18_19;
    wire token_18_19;
    wire dep_chan_vld_21_19;
    wire [176:0] dep_chan_data_21_19;
    wire token_21_19;
    wire dep_chan_vld_44_19;
    wire [176:0] dep_chan_data_44_19;
    wire token_44_19;
    wire dep_chan_vld_84_19;
    wire [176:0] dep_chan_data_84_19;
    wire token_84_19;
    wire [4:0] proc_20_data_FIFO_blk;
    wire [4:0] proc_20_data_PIPO_blk;
    wire [4:0] proc_20_start_FIFO_blk;
    wire [4:0] proc_20_TLF_FIFO_blk;
    wire [4:0] proc_20_input_sync_blk;
    wire [4:0] proc_20_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_20;
    reg [4:0] proc_dep_vld_vec_20_reg;
    wire [4:0] in_chan_dep_vld_vec_20;
    wire [884:0] in_chan_dep_data_vec_20;
    wire [4:0] token_in_vec_20;
    wire [4:0] out_chan_dep_vld_vec_20;
    wire [176:0] out_chan_dep_data_20;
    wire [4:0] token_out_vec_20;
    wire dl_detect_out_20;
    wire dep_chan_vld_3_20;
    wire [176:0] dep_chan_data_3_20;
    wire token_3_20;
    wire dep_chan_vld_18_20;
    wire [176:0] dep_chan_data_18_20;
    wire token_18_20;
    wire dep_chan_vld_21_20;
    wire [176:0] dep_chan_data_21_20;
    wire token_21_20;
    wire dep_chan_vld_22_20;
    wire [176:0] dep_chan_data_22_20;
    wire token_22_20;
    wire dep_chan_vld_70_20;
    wire [176:0] dep_chan_data_70_20;
    wire token_70_20;
    wire [4:0] proc_21_data_FIFO_blk;
    wire [4:0] proc_21_data_PIPO_blk;
    wire [4:0] proc_21_start_FIFO_blk;
    wire [4:0] proc_21_TLF_FIFO_blk;
    wire [4:0] proc_21_input_sync_blk;
    wire [4:0] proc_21_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_21;
    reg [4:0] proc_dep_vld_vec_21_reg;
    wire [4:0] in_chan_dep_vld_vec_21;
    wire [884:0] in_chan_dep_data_vec_21;
    wire [4:0] token_in_vec_21;
    wire [4:0] out_chan_dep_vld_vec_21;
    wire [176:0] out_chan_dep_data_21;
    wire [4:0] token_out_vec_21;
    wire dl_detect_out_21;
    wire dep_chan_vld_19_21;
    wire [176:0] dep_chan_data_19_21;
    wire token_19_21;
    wire dep_chan_vld_20_21;
    wire [176:0] dep_chan_data_20_21;
    wire token_20_21;
    wire dep_chan_vld_23_21;
    wire [176:0] dep_chan_data_23_21;
    wire token_23_21;
    wire dep_chan_vld_45_21;
    wire [176:0] dep_chan_data_45_21;
    wire token_45_21;
    wire dep_chan_vld_83_21;
    wire [176:0] dep_chan_data_83_21;
    wire token_83_21;
    wire [4:0] proc_22_data_FIFO_blk;
    wire [4:0] proc_22_data_PIPO_blk;
    wire [4:0] proc_22_start_FIFO_blk;
    wire [4:0] proc_22_TLF_FIFO_blk;
    wire [4:0] proc_22_input_sync_blk;
    wire [4:0] proc_22_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_22;
    reg [4:0] proc_dep_vld_vec_22_reg;
    wire [4:0] in_chan_dep_vld_vec_22;
    wire [884:0] in_chan_dep_data_vec_22;
    wire [4:0] token_in_vec_22;
    wire [4:0] out_chan_dep_vld_vec_22;
    wire [176:0] out_chan_dep_data_22;
    wire [4:0] token_out_vec_22;
    wire dl_detect_out_22;
    wire dep_chan_vld_4_22;
    wire [176:0] dep_chan_data_4_22;
    wire token_4_22;
    wire dep_chan_vld_20_22;
    wire [176:0] dep_chan_data_20_22;
    wire token_20_22;
    wire dep_chan_vld_23_22;
    wire [176:0] dep_chan_data_23_22;
    wire token_23_22;
    wire dep_chan_vld_24_22;
    wire [176:0] dep_chan_data_24_22;
    wire token_24_22;
    wire dep_chan_vld_69_22;
    wire [176:0] dep_chan_data_69_22;
    wire token_69_22;
    wire [4:0] proc_23_data_FIFO_blk;
    wire [4:0] proc_23_data_PIPO_blk;
    wire [4:0] proc_23_start_FIFO_blk;
    wire [4:0] proc_23_TLF_FIFO_blk;
    wire [4:0] proc_23_input_sync_blk;
    wire [4:0] proc_23_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_23;
    reg [4:0] proc_dep_vld_vec_23_reg;
    wire [4:0] in_chan_dep_vld_vec_23;
    wire [884:0] in_chan_dep_data_vec_23;
    wire [4:0] token_in_vec_23;
    wire [4:0] out_chan_dep_vld_vec_23;
    wire [176:0] out_chan_dep_data_23;
    wire [4:0] token_out_vec_23;
    wire dl_detect_out_23;
    wire dep_chan_vld_21_23;
    wire [176:0] dep_chan_data_21_23;
    wire token_21_23;
    wire dep_chan_vld_22_23;
    wire [176:0] dep_chan_data_22_23;
    wire token_22_23;
    wire dep_chan_vld_25_23;
    wire [176:0] dep_chan_data_25_23;
    wire token_25_23;
    wire dep_chan_vld_46_23;
    wire [176:0] dep_chan_data_46_23;
    wire token_46_23;
    wire dep_chan_vld_82_23;
    wire [176:0] dep_chan_data_82_23;
    wire token_82_23;
    wire [4:0] proc_24_data_FIFO_blk;
    wire [4:0] proc_24_data_PIPO_blk;
    wire [4:0] proc_24_start_FIFO_blk;
    wire [4:0] proc_24_TLF_FIFO_blk;
    wire [4:0] proc_24_input_sync_blk;
    wire [4:0] proc_24_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_24;
    reg [4:0] proc_dep_vld_vec_24_reg;
    wire [4:0] in_chan_dep_vld_vec_24;
    wire [884:0] in_chan_dep_data_vec_24;
    wire [4:0] token_in_vec_24;
    wire [4:0] out_chan_dep_vld_vec_24;
    wire [176:0] out_chan_dep_data_24;
    wire [4:0] token_out_vec_24;
    wire dl_detect_out_24;
    wire dep_chan_vld_5_24;
    wire [176:0] dep_chan_data_5_24;
    wire token_5_24;
    wire dep_chan_vld_22_24;
    wire [176:0] dep_chan_data_22_24;
    wire token_22_24;
    wire dep_chan_vld_25_24;
    wire [176:0] dep_chan_data_25_24;
    wire token_25_24;
    wire dep_chan_vld_26_24;
    wire [176:0] dep_chan_data_26_24;
    wire token_26_24;
    wire dep_chan_vld_68_24;
    wire [176:0] dep_chan_data_68_24;
    wire token_68_24;
    wire [4:0] proc_25_data_FIFO_blk;
    wire [4:0] proc_25_data_PIPO_blk;
    wire [4:0] proc_25_start_FIFO_blk;
    wire [4:0] proc_25_TLF_FIFO_blk;
    wire [4:0] proc_25_input_sync_blk;
    wire [4:0] proc_25_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_25;
    reg [4:0] proc_dep_vld_vec_25_reg;
    wire [4:0] in_chan_dep_vld_vec_25;
    wire [884:0] in_chan_dep_data_vec_25;
    wire [4:0] token_in_vec_25;
    wire [4:0] out_chan_dep_vld_vec_25;
    wire [176:0] out_chan_dep_data_25;
    wire [4:0] token_out_vec_25;
    wire dl_detect_out_25;
    wire dep_chan_vld_23_25;
    wire [176:0] dep_chan_data_23_25;
    wire token_23_25;
    wire dep_chan_vld_24_25;
    wire [176:0] dep_chan_data_24_25;
    wire token_24_25;
    wire dep_chan_vld_27_25;
    wire [176:0] dep_chan_data_27_25;
    wire token_27_25;
    wire dep_chan_vld_47_25;
    wire [176:0] dep_chan_data_47_25;
    wire token_47_25;
    wire dep_chan_vld_81_25;
    wire [176:0] dep_chan_data_81_25;
    wire token_81_25;
    wire [4:0] proc_26_data_FIFO_blk;
    wire [4:0] proc_26_data_PIPO_blk;
    wire [4:0] proc_26_start_FIFO_blk;
    wire [4:0] proc_26_TLF_FIFO_blk;
    wire [4:0] proc_26_input_sync_blk;
    wire [4:0] proc_26_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_26;
    reg [4:0] proc_dep_vld_vec_26_reg;
    wire [4:0] in_chan_dep_vld_vec_26;
    wire [884:0] in_chan_dep_data_vec_26;
    wire [4:0] token_in_vec_26;
    wire [4:0] out_chan_dep_vld_vec_26;
    wire [176:0] out_chan_dep_data_26;
    wire [4:0] token_out_vec_26;
    wire dl_detect_out_26;
    wire dep_chan_vld_6_26;
    wire [176:0] dep_chan_data_6_26;
    wire token_6_26;
    wire dep_chan_vld_24_26;
    wire [176:0] dep_chan_data_24_26;
    wire token_24_26;
    wire dep_chan_vld_27_26;
    wire [176:0] dep_chan_data_27_26;
    wire token_27_26;
    wire dep_chan_vld_28_26;
    wire [176:0] dep_chan_data_28_26;
    wire token_28_26;
    wire dep_chan_vld_67_26;
    wire [176:0] dep_chan_data_67_26;
    wire token_67_26;
    wire [4:0] proc_27_data_FIFO_blk;
    wire [4:0] proc_27_data_PIPO_blk;
    wire [4:0] proc_27_start_FIFO_blk;
    wire [4:0] proc_27_TLF_FIFO_blk;
    wire [4:0] proc_27_input_sync_blk;
    wire [4:0] proc_27_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_27;
    reg [4:0] proc_dep_vld_vec_27_reg;
    wire [4:0] in_chan_dep_vld_vec_27;
    wire [884:0] in_chan_dep_data_vec_27;
    wire [4:0] token_in_vec_27;
    wire [4:0] out_chan_dep_vld_vec_27;
    wire [176:0] out_chan_dep_data_27;
    wire [4:0] token_out_vec_27;
    wire dl_detect_out_27;
    wire dep_chan_vld_25_27;
    wire [176:0] dep_chan_data_25_27;
    wire token_25_27;
    wire dep_chan_vld_26_27;
    wire [176:0] dep_chan_data_26_27;
    wire token_26_27;
    wire dep_chan_vld_29_27;
    wire [176:0] dep_chan_data_29_27;
    wire token_29_27;
    wire dep_chan_vld_48_27;
    wire [176:0] dep_chan_data_48_27;
    wire token_48_27;
    wire dep_chan_vld_80_27;
    wire [176:0] dep_chan_data_80_27;
    wire token_80_27;
    wire [4:0] proc_28_data_FIFO_blk;
    wire [4:0] proc_28_data_PIPO_blk;
    wire [4:0] proc_28_start_FIFO_blk;
    wire [4:0] proc_28_TLF_FIFO_blk;
    wire [4:0] proc_28_input_sync_blk;
    wire [4:0] proc_28_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_28;
    reg [4:0] proc_dep_vld_vec_28_reg;
    wire [4:0] in_chan_dep_vld_vec_28;
    wire [884:0] in_chan_dep_data_vec_28;
    wire [4:0] token_in_vec_28;
    wire [4:0] out_chan_dep_vld_vec_28;
    wire [176:0] out_chan_dep_data_28;
    wire [4:0] token_out_vec_28;
    wire dl_detect_out_28;
    wire dep_chan_vld_7_28;
    wire [176:0] dep_chan_data_7_28;
    wire token_7_28;
    wire dep_chan_vld_26_28;
    wire [176:0] dep_chan_data_26_28;
    wire token_26_28;
    wire dep_chan_vld_29_28;
    wire [176:0] dep_chan_data_29_28;
    wire token_29_28;
    wire dep_chan_vld_30_28;
    wire [176:0] dep_chan_data_30_28;
    wire token_30_28;
    wire dep_chan_vld_66_28;
    wire [176:0] dep_chan_data_66_28;
    wire token_66_28;
    wire [4:0] proc_29_data_FIFO_blk;
    wire [4:0] proc_29_data_PIPO_blk;
    wire [4:0] proc_29_start_FIFO_blk;
    wire [4:0] proc_29_TLF_FIFO_blk;
    wire [4:0] proc_29_input_sync_blk;
    wire [4:0] proc_29_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_29;
    reg [4:0] proc_dep_vld_vec_29_reg;
    wire [4:0] in_chan_dep_vld_vec_29;
    wire [884:0] in_chan_dep_data_vec_29;
    wire [4:0] token_in_vec_29;
    wire [4:0] out_chan_dep_vld_vec_29;
    wire [176:0] out_chan_dep_data_29;
    wire [4:0] token_out_vec_29;
    wire dl_detect_out_29;
    wire dep_chan_vld_27_29;
    wire [176:0] dep_chan_data_27_29;
    wire token_27_29;
    wire dep_chan_vld_28_29;
    wire [176:0] dep_chan_data_28_29;
    wire token_28_29;
    wire dep_chan_vld_31_29;
    wire [176:0] dep_chan_data_31_29;
    wire token_31_29;
    wire dep_chan_vld_49_29;
    wire [176:0] dep_chan_data_49_29;
    wire token_49_29;
    wire dep_chan_vld_79_29;
    wire [176:0] dep_chan_data_79_29;
    wire token_79_29;
    wire [4:0] proc_30_data_FIFO_blk;
    wire [4:0] proc_30_data_PIPO_blk;
    wire [4:0] proc_30_start_FIFO_blk;
    wire [4:0] proc_30_TLF_FIFO_blk;
    wire [4:0] proc_30_input_sync_blk;
    wire [4:0] proc_30_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_30;
    reg [4:0] proc_dep_vld_vec_30_reg;
    wire [4:0] in_chan_dep_vld_vec_30;
    wire [884:0] in_chan_dep_data_vec_30;
    wire [4:0] token_in_vec_30;
    wire [4:0] out_chan_dep_vld_vec_30;
    wire [176:0] out_chan_dep_data_30;
    wire [4:0] token_out_vec_30;
    wire dl_detect_out_30;
    wire dep_chan_vld_8_30;
    wire [176:0] dep_chan_data_8_30;
    wire token_8_30;
    wire dep_chan_vld_28_30;
    wire [176:0] dep_chan_data_28_30;
    wire token_28_30;
    wire dep_chan_vld_31_30;
    wire [176:0] dep_chan_data_31_30;
    wire token_31_30;
    wire dep_chan_vld_32_30;
    wire [176:0] dep_chan_data_32_30;
    wire token_32_30;
    wire dep_chan_vld_65_30;
    wire [176:0] dep_chan_data_65_30;
    wire token_65_30;
    wire [4:0] proc_31_data_FIFO_blk;
    wire [4:0] proc_31_data_PIPO_blk;
    wire [4:0] proc_31_start_FIFO_blk;
    wire [4:0] proc_31_TLF_FIFO_blk;
    wire [4:0] proc_31_input_sync_blk;
    wire [4:0] proc_31_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_31;
    reg [4:0] proc_dep_vld_vec_31_reg;
    wire [4:0] in_chan_dep_vld_vec_31;
    wire [884:0] in_chan_dep_data_vec_31;
    wire [4:0] token_in_vec_31;
    wire [4:0] out_chan_dep_vld_vec_31;
    wire [176:0] out_chan_dep_data_31;
    wire [4:0] token_out_vec_31;
    wire dl_detect_out_31;
    wire dep_chan_vld_29_31;
    wire [176:0] dep_chan_data_29_31;
    wire token_29_31;
    wire dep_chan_vld_30_31;
    wire [176:0] dep_chan_data_30_31;
    wire token_30_31;
    wire dep_chan_vld_33_31;
    wire [176:0] dep_chan_data_33_31;
    wire token_33_31;
    wire dep_chan_vld_50_31;
    wire [176:0] dep_chan_data_50_31;
    wire token_50_31;
    wire dep_chan_vld_78_31;
    wire [176:0] dep_chan_data_78_31;
    wire token_78_31;
    wire [4:0] proc_32_data_FIFO_blk;
    wire [4:0] proc_32_data_PIPO_blk;
    wire [4:0] proc_32_start_FIFO_blk;
    wire [4:0] proc_32_TLF_FIFO_blk;
    wire [4:0] proc_32_input_sync_blk;
    wire [4:0] proc_32_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_32;
    reg [4:0] proc_dep_vld_vec_32_reg;
    wire [4:0] in_chan_dep_vld_vec_32;
    wire [884:0] in_chan_dep_data_vec_32;
    wire [4:0] token_in_vec_32;
    wire [4:0] out_chan_dep_vld_vec_32;
    wire [176:0] out_chan_dep_data_32;
    wire [4:0] token_out_vec_32;
    wire dl_detect_out_32;
    wire dep_chan_vld_9_32;
    wire [176:0] dep_chan_data_9_32;
    wire token_9_32;
    wire dep_chan_vld_30_32;
    wire [176:0] dep_chan_data_30_32;
    wire token_30_32;
    wire dep_chan_vld_33_32;
    wire [176:0] dep_chan_data_33_32;
    wire token_33_32;
    wire dep_chan_vld_34_32;
    wire [176:0] dep_chan_data_34_32;
    wire token_34_32;
    wire dep_chan_vld_64_32;
    wire [176:0] dep_chan_data_64_32;
    wire token_64_32;
    wire [4:0] proc_33_data_FIFO_blk;
    wire [4:0] proc_33_data_PIPO_blk;
    wire [4:0] proc_33_start_FIFO_blk;
    wire [4:0] proc_33_TLF_FIFO_blk;
    wire [4:0] proc_33_input_sync_blk;
    wire [4:0] proc_33_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_33;
    reg [4:0] proc_dep_vld_vec_33_reg;
    wire [4:0] in_chan_dep_vld_vec_33;
    wire [884:0] in_chan_dep_data_vec_33;
    wire [4:0] token_in_vec_33;
    wire [4:0] out_chan_dep_vld_vec_33;
    wire [176:0] out_chan_dep_data_33;
    wire [4:0] token_out_vec_33;
    wire dl_detect_out_33;
    wire dep_chan_vld_31_33;
    wire [176:0] dep_chan_data_31_33;
    wire token_31_33;
    wire dep_chan_vld_32_33;
    wire [176:0] dep_chan_data_32_33;
    wire token_32_33;
    wire dep_chan_vld_35_33;
    wire [176:0] dep_chan_data_35_33;
    wire token_35_33;
    wire dep_chan_vld_51_33;
    wire [176:0] dep_chan_data_51_33;
    wire token_51_33;
    wire dep_chan_vld_77_33;
    wire [176:0] dep_chan_data_77_33;
    wire token_77_33;
    wire [4:0] proc_34_data_FIFO_blk;
    wire [4:0] proc_34_data_PIPO_blk;
    wire [4:0] proc_34_start_FIFO_blk;
    wire [4:0] proc_34_TLF_FIFO_blk;
    wire [4:0] proc_34_input_sync_blk;
    wire [4:0] proc_34_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_34;
    reg [4:0] proc_dep_vld_vec_34_reg;
    wire [4:0] in_chan_dep_vld_vec_34;
    wire [884:0] in_chan_dep_data_vec_34;
    wire [4:0] token_in_vec_34;
    wire [4:0] out_chan_dep_vld_vec_34;
    wire [176:0] out_chan_dep_data_34;
    wire [4:0] token_out_vec_34;
    wire dl_detect_out_34;
    wire dep_chan_vld_10_34;
    wire [176:0] dep_chan_data_10_34;
    wire token_10_34;
    wire dep_chan_vld_32_34;
    wire [176:0] dep_chan_data_32_34;
    wire token_32_34;
    wire dep_chan_vld_35_34;
    wire [176:0] dep_chan_data_35_34;
    wire token_35_34;
    wire dep_chan_vld_36_34;
    wire [176:0] dep_chan_data_36_34;
    wire token_36_34;
    wire dep_chan_vld_63_34;
    wire [176:0] dep_chan_data_63_34;
    wire token_63_34;
    wire [4:0] proc_35_data_FIFO_blk;
    wire [4:0] proc_35_data_PIPO_blk;
    wire [4:0] proc_35_start_FIFO_blk;
    wire [4:0] proc_35_TLF_FIFO_blk;
    wire [4:0] proc_35_input_sync_blk;
    wire [4:0] proc_35_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_35;
    reg [4:0] proc_dep_vld_vec_35_reg;
    wire [4:0] in_chan_dep_vld_vec_35;
    wire [884:0] in_chan_dep_data_vec_35;
    wire [4:0] token_in_vec_35;
    wire [4:0] out_chan_dep_vld_vec_35;
    wire [176:0] out_chan_dep_data_35;
    wire [4:0] token_out_vec_35;
    wire dl_detect_out_35;
    wire dep_chan_vld_33_35;
    wire [176:0] dep_chan_data_33_35;
    wire token_33_35;
    wire dep_chan_vld_34_35;
    wire [176:0] dep_chan_data_34_35;
    wire token_34_35;
    wire dep_chan_vld_37_35;
    wire [176:0] dep_chan_data_37_35;
    wire token_37_35;
    wire dep_chan_vld_52_35;
    wire [176:0] dep_chan_data_52_35;
    wire token_52_35;
    wire dep_chan_vld_76_35;
    wire [176:0] dep_chan_data_76_35;
    wire token_76_35;
    wire [4:0] proc_36_data_FIFO_blk;
    wire [4:0] proc_36_data_PIPO_blk;
    wire [4:0] proc_36_start_FIFO_blk;
    wire [4:0] proc_36_TLF_FIFO_blk;
    wire [4:0] proc_36_input_sync_blk;
    wire [4:0] proc_36_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_36;
    reg [4:0] proc_dep_vld_vec_36_reg;
    wire [4:0] in_chan_dep_vld_vec_36;
    wire [884:0] in_chan_dep_data_vec_36;
    wire [4:0] token_in_vec_36;
    wire [4:0] out_chan_dep_vld_vec_36;
    wire [176:0] out_chan_dep_data_36;
    wire [4:0] token_out_vec_36;
    wire dl_detect_out_36;
    wire dep_chan_vld_11_36;
    wire [176:0] dep_chan_data_11_36;
    wire token_11_36;
    wire dep_chan_vld_34_36;
    wire [176:0] dep_chan_data_34_36;
    wire token_34_36;
    wire dep_chan_vld_37_36;
    wire [176:0] dep_chan_data_37_36;
    wire token_37_36;
    wire dep_chan_vld_38_36;
    wire [176:0] dep_chan_data_38_36;
    wire token_38_36;
    wire dep_chan_vld_62_36;
    wire [176:0] dep_chan_data_62_36;
    wire token_62_36;
    wire [4:0] proc_37_data_FIFO_blk;
    wire [4:0] proc_37_data_PIPO_blk;
    wire [4:0] proc_37_start_FIFO_blk;
    wire [4:0] proc_37_TLF_FIFO_blk;
    wire [4:0] proc_37_input_sync_blk;
    wire [4:0] proc_37_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_37;
    reg [4:0] proc_dep_vld_vec_37_reg;
    wire [4:0] in_chan_dep_vld_vec_37;
    wire [884:0] in_chan_dep_data_vec_37;
    wire [4:0] token_in_vec_37;
    wire [4:0] out_chan_dep_vld_vec_37;
    wire [176:0] out_chan_dep_data_37;
    wire [4:0] token_out_vec_37;
    wire dl_detect_out_37;
    wire dep_chan_vld_35_37;
    wire [176:0] dep_chan_data_35_37;
    wire token_35_37;
    wire dep_chan_vld_36_37;
    wire [176:0] dep_chan_data_36_37;
    wire token_36_37;
    wire dep_chan_vld_39_37;
    wire [176:0] dep_chan_data_39_37;
    wire token_39_37;
    wire dep_chan_vld_53_37;
    wire [176:0] dep_chan_data_53_37;
    wire token_53_37;
    wire dep_chan_vld_75_37;
    wire [176:0] dep_chan_data_75_37;
    wire token_75_37;
    wire [4:0] proc_38_data_FIFO_blk;
    wire [4:0] proc_38_data_PIPO_blk;
    wire [4:0] proc_38_start_FIFO_blk;
    wire [4:0] proc_38_TLF_FIFO_blk;
    wire [4:0] proc_38_input_sync_blk;
    wire [4:0] proc_38_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_38;
    reg [4:0] proc_dep_vld_vec_38_reg;
    wire [4:0] in_chan_dep_vld_vec_38;
    wire [884:0] in_chan_dep_data_vec_38;
    wire [4:0] token_in_vec_38;
    wire [4:0] out_chan_dep_vld_vec_38;
    wire [176:0] out_chan_dep_data_38;
    wire [4:0] token_out_vec_38;
    wire dl_detect_out_38;
    wire dep_chan_vld_12_38;
    wire [176:0] dep_chan_data_12_38;
    wire token_12_38;
    wire dep_chan_vld_36_38;
    wire [176:0] dep_chan_data_36_38;
    wire token_36_38;
    wire dep_chan_vld_39_38;
    wire [176:0] dep_chan_data_39_38;
    wire token_39_38;
    wire dep_chan_vld_40_38;
    wire [176:0] dep_chan_data_40_38;
    wire token_40_38;
    wire dep_chan_vld_61_38;
    wire [176:0] dep_chan_data_61_38;
    wire token_61_38;
    wire [4:0] proc_39_data_FIFO_blk;
    wire [4:0] proc_39_data_PIPO_blk;
    wire [4:0] proc_39_start_FIFO_blk;
    wire [4:0] proc_39_TLF_FIFO_blk;
    wire [4:0] proc_39_input_sync_blk;
    wire [4:0] proc_39_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_39;
    reg [4:0] proc_dep_vld_vec_39_reg;
    wire [4:0] in_chan_dep_vld_vec_39;
    wire [884:0] in_chan_dep_data_vec_39;
    wire [4:0] token_in_vec_39;
    wire [4:0] out_chan_dep_vld_vec_39;
    wire [176:0] out_chan_dep_data_39;
    wire [4:0] token_out_vec_39;
    wire dl_detect_out_39;
    wire dep_chan_vld_37_39;
    wire [176:0] dep_chan_data_37_39;
    wire token_37_39;
    wire dep_chan_vld_38_39;
    wire [176:0] dep_chan_data_38_39;
    wire token_38_39;
    wire dep_chan_vld_41_39;
    wire [176:0] dep_chan_data_41_39;
    wire token_41_39;
    wire dep_chan_vld_54_39;
    wire [176:0] dep_chan_data_54_39;
    wire token_54_39;
    wire dep_chan_vld_74_39;
    wire [176:0] dep_chan_data_74_39;
    wire token_74_39;
    wire [4:0] proc_40_data_FIFO_blk;
    wire [4:0] proc_40_data_PIPO_blk;
    wire [4:0] proc_40_start_FIFO_blk;
    wire [4:0] proc_40_TLF_FIFO_blk;
    wire [4:0] proc_40_input_sync_blk;
    wire [4:0] proc_40_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_40;
    reg [4:0] proc_dep_vld_vec_40_reg;
    wire [4:0] in_chan_dep_vld_vec_40;
    wire [884:0] in_chan_dep_data_vec_40;
    wire [4:0] token_in_vec_40;
    wire [4:0] out_chan_dep_vld_vec_40;
    wire [176:0] out_chan_dep_data_40;
    wire [4:0] token_out_vec_40;
    wire dl_detect_out_40;
    wire dep_chan_vld_13_40;
    wire [176:0] dep_chan_data_13_40;
    wire token_13_40;
    wire dep_chan_vld_38_40;
    wire [176:0] dep_chan_data_38_40;
    wire token_38_40;
    wire dep_chan_vld_41_40;
    wire [176:0] dep_chan_data_41_40;
    wire token_41_40;
    wire dep_chan_vld_42_40;
    wire [176:0] dep_chan_data_42_40;
    wire token_42_40;
    wire dep_chan_vld_60_40;
    wire [176:0] dep_chan_data_60_40;
    wire token_60_40;
    wire [4:0] proc_41_data_FIFO_blk;
    wire [4:0] proc_41_data_PIPO_blk;
    wire [4:0] proc_41_start_FIFO_blk;
    wire [4:0] proc_41_TLF_FIFO_blk;
    wire [4:0] proc_41_input_sync_blk;
    wire [4:0] proc_41_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_41;
    reg [4:0] proc_dep_vld_vec_41_reg;
    wire [4:0] in_chan_dep_vld_vec_41;
    wire [884:0] in_chan_dep_data_vec_41;
    wire [4:0] token_in_vec_41;
    wire [4:0] out_chan_dep_vld_vec_41;
    wire [176:0] out_chan_dep_data_41;
    wire [4:0] token_out_vec_41;
    wire dl_detect_out_41;
    wire dep_chan_vld_39_41;
    wire [176:0] dep_chan_data_39_41;
    wire token_39_41;
    wire dep_chan_vld_40_41;
    wire [176:0] dep_chan_data_40_41;
    wire token_40_41;
    wire dep_chan_vld_43_41;
    wire [176:0] dep_chan_data_43_41;
    wire token_43_41;
    wire dep_chan_vld_55_41;
    wire [176:0] dep_chan_data_55_41;
    wire token_55_41;
    wire dep_chan_vld_73_41;
    wire [176:0] dep_chan_data_73_41;
    wire token_73_41;
    wire [4:0] proc_42_data_FIFO_blk;
    wire [4:0] proc_42_data_PIPO_blk;
    wire [4:0] proc_42_start_FIFO_blk;
    wire [4:0] proc_42_TLF_FIFO_blk;
    wire [4:0] proc_42_input_sync_blk;
    wire [4:0] proc_42_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_42;
    reg [4:0] proc_dep_vld_vec_42_reg;
    wire [4:0] in_chan_dep_vld_vec_42;
    wire [884:0] in_chan_dep_data_vec_42;
    wire [4:0] token_in_vec_42;
    wire [4:0] out_chan_dep_vld_vec_42;
    wire [176:0] out_chan_dep_data_42;
    wire [4:0] token_out_vec_42;
    wire dl_detect_out_42;
    wire dep_chan_vld_14_42;
    wire [176:0] dep_chan_data_14_42;
    wire token_14_42;
    wire dep_chan_vld_40_42;
    wire [176:0] dep_chan_data_40_42;
    wire token_40_42;
    wire dep_chan_vld_43_42;
    wire [176:0] dep_chan_data_43_42;
    wire token_43_42;
    wire dep_chan_vld_57_42;
    wire [176:0] dep_chan_data_57_42;
    wire token_57_42;
    wire dep_chan_vld_59_42;
    wire [176:0] dep_chan_data_59_42;
    wire token_59_42;
    wire [4:0] proc_43_data_FIFO_blk;
    wire [4:0] proc_43_data_PIPO_blk;
    wire [4:0] proc_43_start_FIFO_blk;
    wire [4:0] proc_43_TLF_FIFO_blk;
    wire [4:0] proc_43_input_sync_blk;
    wire [4:0] proc_43_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_43;
    reg [4:0] proc_dep_vld_vec_43_reg;
    wire [4:0] in_chan_dep_vld_vec_43;
    wire [884:0] in_chan_dep_data_vec_43;
    wire [4:0] token_in_vec_43;
    wire [4:0] out_chan_dep_vld_vec_43;
    wire [176:0] out_chan_dep_data_43;
    wire [4:0] token_out_vec_43;
    wire dl_detect_out_43;
    wire dep_chan_vld_41_43;
    wire [176:0] dep_chan_data_41_43;
    wire token_41_43;
    wire dep_chan_vld_42_43;
    wire [176:0] dep_chan_data_42_43;
    wire token_42_43;
    wire dep_chan_vld_56_43;
    wire [176:0] dep_chan_data_56_43;
    wire token_56_43;
    wire dep_chan_vld_58_43;
    wire [176:0] dep_chan_data_58_43;
    wire token_58_43;
    wire dep_chan_vld_72_43;
    wire [176:0] dep_chan_data_72_43;
    wire token_72_43;
    wire [15:0] proc_44_data_FIFO_blk;
    wire [15:0] proc_44_data_PIPO_blk;
    wire [15:0] proc_44_start_FIFO_blk;
    wire [15:0] proc_44_TLF_FIFO_blk;
    wire [15:0] proc_44_input_sync_blk;
    wire [15:0] proc_44_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_44;
    reg [15:0] proc_dep_vld_vec_44_reg;
    wire [15:0] in_chan_dep_vld_vec_44;
    wire [2831:0] in_chan_dep_data_vec_44;
    wire [15:0] token_in_vec_44;
    wire [15:0] out_chan_dep_vld_vec_44;
    wire [176:0] out_chan_dep_data_44;
    wire [15:0] token_out_vec_44;
    wire dl_detect_out_44;
    wire dep_chan_vld_19_44;
    wire [176:0] dep_chan_data_19_44;
    wire token_19_44;
    wire dep_chan_vld_45_44;
    wire [176:0] dep_chan_data_45_44;
    wire token_45_44;
    wire dep_chan_vld_46_44;
    wire [176:0] dep_chan_data_46_44;
    wire token_46_44;
    wire dep_chan_vld_47_44;
    wire [176:0] dep_chan_data_47_44;
    wire token_47_44;
    wire dep_chan_vld_48_44;
    wire [176:0] dep_chan_data_48_44;
    wire token_48_44;
    wire dep_chan_vld_49_44;
    wire [176:0] dep_chan_data_49_44;
    wire token_49_44;
    wire dep_chan_vld_50_44;
    wire [176:0] dep_chan_data_50_44;
    wire token_50_44;
    wire dep_chan_vld_51_44;
    wire [176:0] dep_chan_data_51_44;
    wire token_51_44;
    wire dep_chan_vld_52_44;
    wire [176:0] dep_chan_data_52_44;
    wire token_52_44;
    wire dep_chan_vld_53_44;
    wire [176:0] dep_chan_data_53_44;
    wire token_53_44;
    wire dep_chan_vld_54_44;
    wire [176:0] dep_chan_data_54_44;
    wire token_54_44;
    wire dep_chan_vld_55_44;
    wire [176:0] dep_chan_data_55_44;
    wire token_55_44;
    wire dep_chan_vld_56_44;
    wire [176:0] dep_chan_data_56_44;
    wire token_56_44;
    wire dep_chan_vld_57_44;
    wire [176:0] dep_chan_data_57_44;
    wire token_57_44;
    wire dep_chan_vld_58_44;
    wire [176:0] dep_chan_data_58_44;
    wire token_58_44;
    wire dep_chan_vld_87_44;
    wire [176:0] dep_chan_data_87_44;
    wire token_87_44;
    wire [15:0] proc_45_data_FIFO_blk;
    wire [15:0] proc_45_data_PIPO_blk;
    wire [15:0] proc_45_start_FIFO_blk;
    wire [15:0] proc_45_TLF_FIFO_blk;
    wire [15:0] proc_45_input_sync_blk;
    wire [15:0] proc_45_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_45;
    reg [15:0] proc_dep_vld_vec_45_reg;
    wire [15:0] in_chan_dep_vld_vec_45;
    wire [2831:0] in_chan_dep_data_vec_45;
    wire [15:0] token_in_vec_45;
    wire [15:0] out_chan_dep_vld_vec_45;
    wire [176:0] out_chan_dep_data_45;
    wire [15:0] token_out_vec_45;
    wire dl_detect_out_45;
    wire dep_chan_vld_21_45;
    wire [176:0] dep_chan_data_21_45;
    wire token_21_45;
    wire dep_chan_vld_44_45;
    wire [176:0] dep_chan_data_44_45;
    wire token_44_45;
    wire dep_chan_vld_46_45;
    wire [176:0] dep_chan_data_46_45;
    wire token_46_45;
    wire dep_chan_vld_47_45;
    wire [176:0] dep_chan_data_47_45;
    wire token_47_45;
    wire dep_chan_vld_48_45;
    wire [176:0] dep_chan_data_48_45;
    wire token_48_45;
    wire dep_chan_vld_49_45;
    wire [176:0] dep_chan_data_49_45;
    wire token_49_45;
    wire dep_chan_vld_50_45;
    wire [176:0] dep_chan_data_50_45;
    wire token_50_45;
    wire dep_chan_vld_51_45;
    wire [176:0] dep_chan_data_51_45;
    wire token_51_45;
    wire dep_chan_vld_52_45;
    wire [176:0] dep_chan_data_52_45;
    wire token_52_45;
    wire dep_chan_vld_53_45;
    wire [176:0] dep_chan_data_53_45;
    wire token_53_45;
    wire dep_chan_vld_54_45;
    wire [176:0] dep_chan_data_54_45;
    wire token_54_45;
    wire dep_chan_vld_55_45;
    wire [176:0] dep_chan_data_55_45;
    wire token_55_45;
    wire dep_chan_vld_56_45;
    wire [176:0] dep_chan_data_56_45;
    wire token_56_45;
    wire dep_chan_vld_57_45;
    wire [176:0] dep_chan_data_57_45;
    wire token_57_45;
    wire dep_chan_vld_58_45;
    wire [176:0] dep_chan_data_58_45;
    wire token_58_45;
    wire dep_chan_vld_87_45;
    wire [176:0] dep_chan_data_87_45;
    wire token_87_45;
    wire [15:0] proc_46_data_FIFO_blk;
    wire [15:0] proc_46_data_PIPO_blk;
    wire [15:0] proc_46_start_FIFO_blk;
    wire [15:0] proc_46_TLF_FIFO_blk;
    wire [15:0] proc_46_input_sync_blk;
    wire [15:0] proc_46_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_46;
    reg [15:0] proc_dep_vld_vec_46_reg;
    wire [15:0] in_chan_dep_vld_vec_46;
    wire [2831:0] in_chan_dep_data_vec_46;
    wire [15:0] token_in_vec_46;
    wire [15:0] out_chan_dep_vld_vec_46;
    wire [176:0] out_chan_dep_data_46;
    wire [15:0] token_out_vec_46;
    wire dl_detect_out_46;
    wire dep_chan_vld_23_46;
    wire [176:0] dep_chan_data_23_46;
    wire token_23_46;
    wire dep_chan_vld_44_46;
    wire [176:0] dep_chan_data_44_46;
    wire token_44_46;
    wire dep_chan_vld_45_46;
    wire [176:0] dep_chan_data_45_46;
    wire token_45_46;
    wire dep_chan_vld_47_46;
    wire [176:0] dep_chan_data_47_46;
    wire token_47_46;
    wire dep_chan_vld_48_46;
    wire [176:0] dep_chan_data_48_46;
    wire token_48_46;
    wire dep_chan_vld_49_46;
    wire [176:0] dep_chan_data_49_46;
    wire token_49_46;
    wire dep_chan_vld_50_46;
    wire [176:0] dep_chan_data_50_46;
    wire token_50_46;
    wire dep_chan_vld_51_46;
    wire [176:0] dep_chan_data_51_46;
    wire token_51_46;
    wire dep_chan_vld_52_46;
    wire [176:0] dep_chan_data_52_46;
    wire token_52_46;
    wire dep_chan_vld_53_46;
    wire [176:0] dep_chan_data_53_46;
    wire token_53_46;
    wire dep_chan_vld_54_46;
    wire [176:0] dep_chan_data_54_46;
    wire token_54_46;
    wire dep_chan_vld_55_46;
    wire [176:0] dep_chan_data_55_46;
    wire token_55_46;
    wire dep_chan_vld_56_46;
    wire [176:0] dep_chan_data_56_46;
    wire token_56_46;
    wire dep_chan_vld_57_46;
    wire [176:0] dep_chan_data_57_46;
    wire token_57_46;
    wire dep_chan_vld_58_46;
    wire [176:0] dep_chan_data_58_46;
    wire token_58_46;
    wire dep_chan_vld_87_46;
    wire [176:0] dep_chan_data_87_46;
    wire token_87_46;
    wire [15:0] proc_47_data_FIFO_blk;
    wire [15:0] proc_47_data_PIPO_blk;
    wire [15:0] proc_47_start_FIFO_blk;
    wire [15:0] proc_47_TLF_FIFO_blk;
    wire [15:0] proc_47_input_sync_blk;
    wire [15:0] proc_47_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_47;
    reg [15:0] proc_dep_vld_vec_47_reg;
    wire [15:0] in_chan_dep_vld_vec_47;
    wire [2831:0] in_chan_dep_data_vec_47;
    wire [15:0] token_in_vec_47;
    wire [15:0] out_chan_dep_vld_vec_47;
    wire [176:0] out_chan_dep_data_47;
    wire [15:0] token_out_vec_47;
    wire dl_detect_out_47;
    wire dep_chan_vld_25_47;
    wire [176:0] dep_chan_data_25_47;
    wire token_25_47;
    wire dep_chan_vld_44_47;
    wire [176:0] dep_chan_data_44_47;
    wire token_44_47;
    wire dep_chan_vld_45_47;
    wire [176:0] dep_chan_data_45_47;
    wire token_45_47;
    wire dep_chan_vld_46_47;
    wire [176:0] dep_chan_data_46_47;
    wire token_46_47;
    wire dep_chan_vld_48_47;
    wire [176:0] dep_chan_data_48_47;
    wire token_48_47;
    wire dep_chan_vld_49_47;
    wire [176:0] dep_chan_data_49_47;
    wire token_49_47;
    wire dep_chan_vld_50_47;
    wire [176:0] dep_chan_data_50_47;
    wire token_50_47;
    wire dep_chan_vld_51_47;
    wire [176:0] dep_chan_data_51_47;
    wire token_51_47;
    wire dep_chan_vld_52_47;
    wire [176:0] dep_chan_data_52_47;
    wire token_52_47;
    wire dep_chan_vld_53_47;
    wire [176:0] dep_chan_data_53_47;
    wire token_53_47;
    wire dep_chan_vld_54_47;
    wire [176:0] dep_chan_data_54_47;
    wire token_54_47;
    wire dep_chan_vld_55_47;
    wire [176:0] dep_chan_data_55_47;
    wire token_55_47;
    wire dep_chan_vld_56_47;
    wire [176:0] dep_chan_data_56_47;
    wire token_56_47;
    wire dep_chan_vld_57_47;
    wire [176:0] dep_chan_data_57_47;
    wire token_57_47;
    wire dep_chan_vld_58_47;
    wire [176:0] dep_chan_data_58_47;
    wire token_58_47;
    wire dep_chan_vld_87_47;
    wire [176:0] dep_chan_data_87_47;
    wire token_87_47;
    wire [15:0] proc_48_data_FIFO_blk;
    wire [15:0] proc_48_data_PIPO_blk;
    wire [15:0] proc_48_start_FIFO_blk;
    wire [15:0] proc_48_TLF_FIFO_blk;
    wire [15:0] proc_48_input_sync_blk;
    wire [15:0] proc_48_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_48;
    reg [15:0] proc_dep_vld_vec_48_reg;
    wire [15:0] in_chan_dep_vld_vec_48;
    wire [2831:0] in_chan_dep_data_vec_48;
    wire [15:0] token_in_vec_48;
    wire [15:0] out_chan_dep_vld_vec_48;
    wire [176:0] out_chan_dep_data_48;
    wire [15:0] token_out_vec_48;
    wire dl_detect_out_48;
    wire dep_chan_vld_27_48;
    wire [176:0] dep_chan_data_27_48;
    wire token_27_48;
    wire dep_chan_vld_44_48;
    wire [176:0] dep_chan_data_44_48;
    wire token_44_48;
    wire dep_chan_vld_45_48;
    wire [176:0] dep_chan_data_45_48;
    wire token_45_48;
    wire dep_chan_vld_46_48;
    wire [176:0] dep_chan_data_46_48;
    wire token_46_48;
    wire dep_chan_vld_47_48;
    wire [176:0] dep_chan_data_47_48;
    wire token_47_48;
    wire dep_chan_vld_49_48;
    wire [176:0] dep_chan_data_49_48;
    wire token_49_48;
    wire dep_chan_vld_50_48;
    wire [176:0] dep_chan_data_50_48;
    wire token_50_48;
    wire dep_chan_vld_51_48;
    wire [176:0] dep_chan_data_51_48;
    wire token_51_48;
    wire dep_chan_vld_52_48;
    wire [176:0] dep_chan_data_52_48;
    wire token_52_48;
    wire dep_chan_vld_53_48;
    wire [176:0] dep_chan_data_53_48;
    wire token_53_48;
    wire dep_chan_vld_54_48;
    wire [176:0] dep_chan_data_54_48;
    wire token_54_48;
    wire dep_chan_vld_55_48;
    wire [176:0] dep_chan_data_55_48;
    wire token_55_48;
    wire dep_chan_vld_56_48;
    wire [176:0] dep_chan_data_56_48;
    wire token_56_48;
    wire dep_chan_vld_57_48;
    wire [176:0] dep_chan_data_57_48;
    wire token_57_48;
    wire dep_chan_vld_58_48;
    wire [176:0] dep_chan_data_58_48;
    wire token_58_48;
    wire dep_chan_vld_87_48;
    wire [176:0] dep_chan_data_87_48;
    wire token_87_48;
    wire [15:0] proc_49_data_FIFO_blk;
    wire [15:0] proc_49_data_PIPO_blk;
    wire [15:0] proc_49_start_FIFO_blk;
    wire [15:0] proc_49_TLF_FIFO_blk;
    wire [15:0] proc_49_input_sync_blk;
    wire [15:0] proc_49_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_49;
    reg [15:0] proc_dep_vld_vec_49_reg;
    wire [15:0] in_chan_dep_vld_vec_49;
    wire [2831:0] in_chan_dep_data_vec_49;
    wire [15:0] token_in_vec_49;
    wire [15:0] out_chan_dep_vld_vec_49;
    wire [176:0] out_chan_dep_data_49;
    wire [15:0] token_out_vec_49;
    wire dl_detect_out_49;
    wire dep_chan_vld_29_49;
    wire [176:0] dep_chan_data_29_49;
    wire token_29_49;
    wire dep_chan_vld_44_49;
    wire [176:0] dep_chan_data_44_49;
    wire token_44_49;
    wire dep_chan_vld_45_49;
    wire [176:0] dep_chan_data_45_49;
    wire token_45_49;
    wire dep_chan_vld_46_49;
    wire [176:0] dep_chan_data_46_49;
    wire token_46_49;
    wire dep_chan_vld_47_49;
    wire [176:0] dep_chan_data_47_49;
    wire token_47_49;
    wire dep_chan_vld_48_49;
    wire [176:0] dep_chan_data_48_49;
    wire token_48_49;
    wire dep_chan_vld_50_49;
    wire [176:0] dep_chan_data_50_49;
    wire token_50_49;
    wire dep_chan_vld_51_49;
    wire [176:0] dep_chan_data_51_49;
    wire token_51_49;
    wire dep_chan_vld_52_49;
    wire [176:0] dep_chan_data_52_49;
    wire token_52_49;
    wire dep_chan_vld_53_49;
    wire [176:0] dep_chan_data_53_49;
    wire token_53_49;
    wire dep_chan_vld_54_49;
    wire [176:0] dep_chan_data_54_49;
    wire token_54_49;
    wire dep_chan_vld_55_49;
    wire [176:0] dep_chan_data_55_49;
    wire token_55_49;
    wire dep_chan_vld_56_49;
    wire [176:0] dep_chan_data_56_49;
    wire token_56_49;
    wire dep_chan_vld_57_49;
    wire [176:0] dep_chan_data_57_49;
    wire token_57_49;
    wire dep_chan_vld_58_49;
    wire [176:0] dep_chan_data_58_49;
    wire token_58_49;
    wire dep_chan_vld_87_49;
    wire [176:0] dep_chan_data_87_49;
    wire token_87_49;
    wire [15:0] proc_50_data_FIFO_blk;
    wire [15:0] proc_50_data_PIPO_blk;
    wire [15:0] proc_50_start_FIFO_blk;
    wire [15:0] proc_50_TLF_FIFO_blk;
    wire [15:0] proc_50_input_sync_blk;
    wire [15:0] proc_50_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_50;
    reg [15:0] proc_dep_vld_vec_50_reg;
    wire [15:0] in_chan_dep_vld_vec_50;
    wire [2831:0] in_chan_dep_data_vec_50;
    wire [15:0] token_in_vec_50;
    wire [15:0] out_chan_dep_vld_vec_50;
    wire [176:0] out_chan_dep_data_50;
    wire [15:0] token_out_vec_50;
    wire dl_detect_out_50;
    wire dep_chan_vld_31_50;
    wire [176:0] dep_chan_data_31_50;
    wire token_31_50;
    wire dep_chan_vld_44_50;
    wire [176:0] dep_chan_data_44_50;
    wire token_44_50;
    wire dep_chan_vld_45_50;
    wire [176:0] dep_chan_data_45_50;
    wire token_45_50;
    wire dep_chan_vld_46_50;
    wire [176:0] dep_chan_data_46_50;
    wire token_46_50;
    wire dep_chan_vld_47_50;
    wire [176:0] dep_chan_data_47_50;
    wire token_47_50;
    wire dep_chan_vld_48_50;
    wire [176:0] dep_chan_data_48_50;
    wire token_48_50;
    wire dep_chan_vld_49_50;
    wire [176:0] dep_chan_data_49_50;
    wire token_49_50;
    wire dep_chan_vld_51_50;
    wire [176:0] dep_chan_data_51_50;
    wire token_51_50;
    wire dep_chan_vld_52_50;
    wire [176:0] dep_chan_data_52_50;
    wire token_52_50;
    wire dep_chan_vld_53_50;
    wire [176:0] dep_chan_data_53_50;
    wire token_53_50;
    wire dep_chan_vld_54_50;
    wire [176:0] dep_chan_data_54_50;
    wire token_54_50;
    wire dep_chan_vld_55_50;
    wire [176:0] dep_chan_data_55_50;
    wire token_55_50;
    wire dep_chan_vld_56_50;
    wire [176:0] dep_chan_data_56_50;
    wire token_56_50;
    wire dep_chan_vld_57_50;
    wire [176:0] dep_chan_data_57_50;
    wire token_57_50;
    wire dep_chan_vld_58_50;
    wire [176:0] dep_chan_data_58_50;
    wire token_58_50;
    wire dep_chan_vld_87_50;
    wire [176:0] dep_chan_data_87_50;
    wire token_87_50;
    wire [15:0] proc_51_data_FIFO_blk;
    wire [15:0] proc_51_data_PIPO_blk;
    wire [15:0] proc_51_start_FIFO_blk;
    wire [15:0] proc_51_TLF_FIFO_blk;
    wire [15:0] proc_51_input_sync_blk;
    wire [15:0] proc_51_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_51;
    reg [15:0] proc_dep_vld_vec_51_reg;
    wire [15:0] in_chan_dep_vld_vec_51;
    wire [2831:0] in_chan_dep_data_vec_51;
    wire [15:0] token_in_vec_51;
    wire [15:0] out_chan_dep_vld_vec_51;
    wire [176:0] out_chan_dep_data_51;
    wire [15:0] token_out_vec_51;
    wire dl_detect_out_51;
    wire dep_chan_vld_33_51;
    wire [176:0] dep_chan_data_33_51;
    wire token_33_51;
    wire dep_chan_vld_44_51;
    wire [176:0] dep_chan_data_44_51;
    wire token_44_51;
    wire dep_chan_vld_45_51;
    wire [176:0] dep_chan_data_45_51;
    wire token_45_51;
    wire dep_chan_vld_46_51;
    wire [176:0] dep_chan_data_46_51;
    wire token_46_51;
    wire dep_chan_vld_47_51;
    wire [176:0] dep_chan_data_47_51;
    wire token_47_51;
    wire dep_chan_vld_48_51;
    wire [176:0] dep_chan_data_48_51;
    wire token_48_51;
    wire dep_chan_vld_49_51;
    wire [176:0] dep_chan_data_49_51;
    wire token_49_51;
    wire dep_chan_vld_50_51;
    wire [176:0] dep_chan_data_50_51;
    wire token_50_51;
    wire dep_chan_vld_52_51;
    wire [176:0] dep_chan_data_52_51;
    wire token_52_51;
    wire dep_chan_vld_53_51;
    wire [176:0] dep_chan_data_53_51;
    wire token_53_51;
    wire dep_chan_vld_54_51;
    wire [176:0] dep_chan_data_54_51;
    wire token_54_51;
    wire dep_chan_vld_55_51;
    wire [176:0] dep_chan_data_55_51;
    wire token_55_51;
    wire dep_chan_vld_56_51;
    wire [176:0] dep_chan_data_56_51;
    wire token_56_51;
    wire dep_chan_vld_57_51;
    wire [176:0] dep_chan_data_57_51;
    wire token_57_51;
    wire dep_chan_vld_58_51;
    wire [176:0] dep_chan_data_58_51;
    wire token_58_51;
    wire dep_chan_vld_87_51;
    wire [176:0] dep_chan_data_87_51;
    wire token_87_51;
    wire [15:0] proc_52_data_FIFO_blk;
    wire [15:0] proc_52_data_PIPO_blk;
    wire [15:0] proc_52_start_FIFO_blk;
    wire [15:0] proc_52_TLF_FIFO_blk;
    wire [15:0] proc_52_input_sync_blk;
    wire [15:0] proc_52_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_52;
    reg [15:0] proc_dep_vld_vec_52_reg;
    wire [15:0] in_chan_dep_vld_vec_52;
    wire [2831:0] in_chan_dep_data_vec_52;
    wire [15:0] token_in_vec_52;
    wire [15:0] out_chan_dep_vld_vec_52;
    wire [176:0] out_chan_dep_data_52;
    wire [15:0] token_out_vec_52;
    wire dl_detect_out_52;
    wire dep_chan_vld_35_52;
    wire [176:0] dep_chan_data_35_52;
    wire token_35_52;
    wire dep_chan_vld_44_52;
    wire [176:0] dep_chan_data_44_52;
    wire token_44_52;
    wire dep_chan_vld_45_52;
    wire [176:0] dep_chan_data_45_52;
    wire token_45_52;
    wire dep_chan_vld_46_52;
    wire [176:0] dep_chan_data_46_52;
    wire token_46_52;
    wire dep_chan_vld_47_52;
    wire [176:0] dep_chan_data_47_52;
    wire token_47_52;
    wire dep_chan_vld_48_52;
    wire [176:0] dep_chan_data_48_52;
    wire token_48_52;
    wire dep_chan_vld_49_52;
    wire [176:0] dep_chan_data_49_52;
    wire token_49_52;
    wire dep_chan_vld_50_52;
    wire [176:0] dep_chan_data_50_52;
    wire token_50_52;
    wire dep_chan_vld_51_52;
    wire [176:0] dep_chan_data_51_52;
    wire token_51_52;
    wire dep_chan_vld_53_52;
    wire [176:0] dep_chan_data_53_52;
    wire token_53_52;
    wire dep_chan_vld_54_52;
    wire [176:0] dep_chan_data_54_52;
    wire token_54_52;
    wire dep_chan_vld_55_52;
    wire [176:0] dep_chan_data_55_52;
    wire token_55_52;
    wire dep_chan_vld_56_52;
    wire [176:0] dep_chan_data_56_52;
    wire token_56_52;
    wire dep_chan_vld_57_52;
    wire [176:0] dep_chan_data_57_52;
    wire token_57_52;
    wire dep_chan_vld_58_52;
    wire [176:0] dep_chan_data_58_52;
    wire token_58_52;
    wire dep_chan_vld_87_52;
    wire [176:0] dep_chan_data_87_52;
    wire token_87_52;
    wire [15:0] proc_53_data_FIFO_blk;
    wire [15:0] proc_53_data_PIPO_blk;
    wire [15:0] proc_53_start_FIFO_blk;
    wire [15:0] proc_53_TLF_FIFO_blk;
    wire [15:0] proc_53_input_sync_blk;
    wire [15:0] proc_53_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_53;
    reg [15:0] proc_dep_vld_vec_53_reg;
    wire [15:0] in_chan_dep_vld_vec_53;
    wire [2831:0] in_chan_dep_data_vec_53;
    wire [15:0] token_in_vec_53;
    wire [15:0] out_chan_dep_vld_vec_53;
    wire [176:0] out_chan_dep_data_53;
    wire [15:0] token_out_vec_53;
    wire dl_detect_out_53;
    wire dep_chan_vld_37_53;
    wire [176:0] dep_chan_data_37_53;
    wire token_37_53;
    wire dep_chan_vld_44_53;
    wire [176:0] dep_chan_data_44_53;
    wire token_44_53;
    wire dep_chan_vld_45_53;
    wire [176:0] dep_chan_data_45_53;
    wire token_45_53;
    wire dep_chan_vld_46_53;
    wire [176:0] dep_chan_data_46_53;
    wire token_46_53;
    wire dep_chan_vld_47_53;
    wire [176:0] dep_chan_data_47_53;
    wire token_47_53;
    wire dep_chan_vld_48_53;
    wire [176:0] dep_chan_data_48_53;
    wire token_48_53;
    wire dep_chan_vld_49_53;
    wire [176:0] dep_chan_data_49_53;
    wire token_49_53;
    wire dep_chan_vld_50_53;
    wire [176:0] dep_chan_data_50_53;
    wire token_50_53;
    wire dep_chan_vld_51_53;
    wire [176:0] dep_chan_data_51_53;
    wire token_51_53;
    wire dep_chan_vld_52_53;
    wire [176:0] dep_chan_data_52_53;
    wire token_52_53;
    wire dep_chan_vld_54_53;
    wire [176:0] dep_chan_data_54_53;
    wire token_54_53;
    wire dep_chan_vld_55_53;
    wire [176:0] dep_chan_data_55_53;
    wire token_55_53;
    wire dep_chan_vld_56_53;
    wire [176:0] dep_chan_data_56_53;
    wire token_56_53;
    wire dep_chan_vld_57_53;
    wire [176:0] dep_chan_data_57_53;
    wire token_57_53;
    wire dep_chan_vld_58_53;
    wire [176:0] dep_chan_data_58_53;
    wire token_58_53;
    wire dep_chan_vld_87_53;
    wire [176:0] dep_chan_data_87_53;
    wire token_87_53;
    wire [15:0] proc_54_data_FIFO_blk;
    wire [15:0] proc_54_data_PIPO_blk;
    wire [15:0] proc_54_start_FIFO_blk;
    wire [15:0] proc_54_TLF_FIFO_blk;
    wire [15:0] proc_54_input_sync_blk;
    wire [15:0] proc_54_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_54;
    reg [15:0] proc_dep_vld_vec_54_reg;
    wire [15:0] in_chan_dep_vld_vec_54;
    wire [2831:0] in_chan_dep_data_vec_54;
    wire [15:0] token_in_vec_54;
    wire [15:0] out_chan_dep_vld_vec_54;
    wire [176:0] out_chan_dep_data_54;
    wire [15:0] token_out_vec_54;
    wire dl_detect_out_54;
    wire dep_chan_vld_39_54;
    wire [176:0] dep_chan_data_39_54;
    wire token_39_54;
    wire dep_chan_vld_44_54;
    wire [176:0] dep_chan_data_44_54;
    wire token_44_54;
    wire dep_chan_vld_45_54;
    wire [176:0] dep_chan_data_45_54;
    wire token_45_54;
    wire dep_chan_vld_46_54;
    wire [176:0] dep_chan_data_46_54;
    wire token_46_54;
    wire dep_chan_vld_47_54;
    wire [176:0] dep_chan_data_47_54;
    wire token_47_54;
    wire dep_chan_vld_48_54;
    wire [176:0] dep_chan_data_48_54;
    wire token_48_54;
    wire dep_chan_vld_49_54;
    wire [176:0] dep_chan_data_49_54;
    wire token_49_54;
    wire dep_chan_vld_50_54;
    wire [176:0] dep_chan_data_50_54;
    wire token_50_54;
    wire dep_chan_vld_51_54;
    wire [176:0] dep_chan_data_51_54;
    wire token_51_54;
    wire dep_chan_vld_52_54;
    wire [176:0] dep_chan_data_52_54;
    wire token_52_54;
    wire dep_chan_vld_53_54;
    wire [176:0] dep_chan_data_53_54;
    wire token_53_54;
    wire dep_chan_vld_55_54;
    wire [176:0] dep_chan_data_55_54;
    wire token_55_54;
    wire dep_chan_vld_56_54;
    wire [176:0] dep_chan_data_56_54;
    wire token_56_54;
    wire dep_chan_vld_57_54;
    wire [176:0] dep_chan_data_57_54;
    wire token_57_54;
    wire dep_chan_vld_58_54;
    wire [176:0] dep_chan_data_58_54;
    wire token_58_54;
    wire dep_chan_vld_87_54;
    wire [176:0] dep_chan_data_87_54;
    wire token_87_54;
    wire [15:0] proc_55_data_FIFO_blk;
    wire [15:0] proc_55_data_PIPO_blk;
    wire [15:0] proc_55_start_FIFO_blk;
    wire [15:0] proc_55_TLF_FIFO_blk;
    wire [15:0] proc_55_input_sync_blk;
    wire [15:0] proc_55_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_55;
    reg [15:0] proc_dep_vld_vec_55_reg;
    wire [15:0] in_chan_dep_vld_vec_55;
    wire [2831:0] in_chan_dep_data_vec_55;
    wire [15:0] token_in_vec_55;
    wire [15:0] out_chan_dep_vld_vec_55;
    wire [176:0] out_chan_dep_data_55;
    wire [15:0] token_out_vec_55;
    wire dl_detect_out_55;
    wire dep_chan_vld_41_55;
    wire [176:0] dep_chan_data_41_55;
    wire token_41_55;
    wire dep_chan_vld_44_55;
    wire [176:0] dep_chan_data_44_55;
    wire token_44_55;
    wire dep_chan_vld_45_55;
    wire [176:0] dep_chan_data_45_55;
    wire token_45_55;
    wire dep_chan_vld_46_55;
    wire [176:0] dep_chan_data_46_55;
    wire token_46_55;
    wire dep_chan_vld_47_55;
    wire [176:0] dep_chan_data_47_55;
    wire token_47_55;
    wire dep_chan_vld_48_55;
    wire [176:0] dep_chan_data_48_55;
    wire token_48_55;
    wire dep_chan_vld_49_55;
    wire [176:0] dep_chan_data_49_55;
    wire token_49_55;
    wire dep_chan_vld_50_55;
    wire [176:0] dep_chan_data_50_55;
    wire token_50_55;
    wire dep_chan_vld_51_55;
    wire [176:0] dep_chan_data_51_55;
    wire token_51_55;
    wire dep_chan_vld_52_55;
    wire [176:0] dep_chan_data_52_55;
    wire token_52_55;
    wire dep_chan_vld_53_55;
    wire [176:0] dep_chan_data_53_55;
    wire token_53_55;
    wire dep_chan_vld_54_55;
    wire [176:0] dep_chan_data_54_55;
    wire token_54_55;
    wire dep_chan_vld_56_55;
    wire [176:0] dep_chan_data_56_55;
    wire token_56_55;
    wire dep_chan_vld_57_55;
    wire [176:0] dep_chan_data_57_55;
    wire token_57_55;
    wire dep_chan_vld_58_55;
    wire [176:0] dep_chan_data_58_55;
    wire token_58_55;
    wire dep_chan_vld_87_55;
    wire [176:0] dep_chan_data_87_55;
    wire token_87_55;
    wire [15:0] proc_56_data_FIFO_blk;
    wire [15:0] proc_56_data_PIPO_blk;
    wire [15:0] proc_56_start_FIFO_blk;
    wire [15:0] proc_56_TLF_FIFO_blk;
    wire [15:0] proc_56_input_sync_blk;
    wire [15:0] proc_56_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_56;
    reg [15:0] proc_dep_vld_vec_56_reg;
    wire [15:0] in_chan_dep_vld_vec_56;
    wire [2831:0] in_chan_dep_data_vec_56;
    wire [15:0] token_in_vec_56;
    wire [15:0] out_chan_dep_vld_vec_56;
    wire [176:0] out_chan_dep_data_56;
    wire [15:0] token_out_vec_56;
    wire dl_detect_out_56;
    wire dep_chan_vld_43_56;
    wire [176:0] dep_chan_data_43_56;
    wire token_43_56;
    wire dep_chan_vld_44_56;
    wire [176:0] dep_chan_data_44_56;
    wire token_44_56;
    wire dep_chan_vld_45_56;
    wire [176:0] dep_chan_data_45_56;
    wire token_45_56;
    wire dep_chan_vld_46_56;
    wire [176:0] dep_chan_data_46_56;
    wire token_46_56;
    wire dep_chan_vld_47_56;
    wire [176:0] dep_chan_data_47_56;
    wire token_47_56;
    wire dep_chan_vld_48_56;
    wire [176:0] dep_chan_data_48_56;
    wire token_48_56;
    wire dep_chan_vld_49_56;
    wire [176:0] dep_chan_data_49_56;
    wire token_49_56;
    wire dep_chan_vld_50_56;
    wire [176:0] dep_chan_data_50_56;
    wire token_50_56;
    wire dep_chan_vld_51_56;
    wire [176:0] dep_chan_data_51_56;
    wire token_51_56;
    wire dep_chan_vld_52_56;
    wire [176:0] dep_chan_data_52_56;
    wire token_52_56;
    wire dep_chan_vld_53_56;
    wire [176:0] dep_chan_data_53_56;
    wire token_53_56;
    wire dep_chan_vld_54_56;
    wire [176:0] dep_chan_data_54_56;
    wire token_54_56;
    wire dep_chan_vld_55_56;
    wire [176:0] dep_chan_data_55_56;
    wire token_55_56;
    wire dep_chan_vld_57_56;
    wire [176:0] dep_chan_data_57_56;
    wire token_57_56;
    wire dep_chan_vld_58_56;
    wire [176:0] dep_chan_data_58_56;
    wire token_58_56;
    wire dep_chan_vld_87_56;
    wire [176:0] dep_chan_data_87_56;
    wire token_87_56;
    wire [15:0] proc_57_data_FIFO_blk;
    wire [15:0] proc_57_data_PIPO_blk;
    wire [15:0] proc_57_start_FIFO_blk;
    wire [15:0] proc_57_TLF_FIFO_blk;
    wire [15:0] proc_57_input_sync_blk;
    wire [15:0] proc_57_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_57;
    reg [15:0] proc_dep_vld_vec_57_reg;
    wire [15:0] in_chan_dep_vld_vec_57;
    wire [2831:0] in_chan_dep_data_vec_57;
    wire [15:0] token_in_vec_57;
    wire [15:0] out_chan_dep_vld_vec_57;
    wire [176:0] out_chan_dep_data_57;
    wire [15:0] token_out_vec_57;
    wire dl_detect_out_57;
    wire dep_chan_vld_42_57;
    wire [176:0] dep_chan_data_42_57;
    wire token_42_57;
    wire dep_chan_vld_44_57;
    wire [176:0] dep_chan_data_44_57;
    wire token_44_57;
    wire dep_chan_vld_45_57;
    wire [176:0] dep_chan_data_45_57;
    wire token_45_57;
    wire dep_chan_vld_46_57;
    wire [176:0] dep_chan_data_46_57;
    wire token_46_57;
    wire dep_chan_vld_47_57;
    wire [176:0] dep_chan_data_47_57;
    wire token_47_57;
    wire dep_chan_vld_48_57;
    wire [176:0] dep_chan_data_48_57;
    wire token_48_57;
    wire dep_chan_vld_49_57;
    wire [176:0] dep_chan_data_49_57;
    wire token_49_57;
    wire dep_chan_vld_50_57;
    wire [176:0] dep_chan_data_50_57;
    wire token_50_57;
    wire dep_chan_vld_51_57;
    wire [176:0] dep_chan_data_51_57;
    wire token_51_57;
    wire dep_chan_vld_52_57;
    wire [176:0] dep_chan_data_52_57;
    wire token_52_57;
    wire dep_chan_vld_53_57;
    wire [176:0] dep_chan_data_53_57;
    wire token_53_57;
    wire dep_chan_vld_54_57;
    wire [176:0] dep_chan_data_54_57;
    wire token_54_57;
    wire dep_chan_vld_55_57;
    wire [176:0] dep_chan_data_55_57;
    wire token_55_57;
    wire dep_chan_vld_56_57;
    wire [176:0] dep_chan_data_56_57;
    wire token_56_57;
    wire dep_chan_vld_58_57;
    wire [176:0] dep_chan_data_58_57;
    wire token_58_57;
    wire dep_chan_vld_87_57;
    wire [176:0] dep_chan_data_87_57;
    wire token_87_57;
    wire [15:0] proc_58_data_FIFO_blk;
    wire [15:0] proc_58_data_PIPO_blk;
    wire [15:0] proc_58_start_FIFO_blk;
    wire [15:0] proc_58_TLF_FIFO_blk;
    wire [15:0] proc_58_input_sync_blk;
    wire [15:0] proc_58_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_58;
    reg [15:0] proc_dep_vld_vec_58_reg;
    wire [15:0] in_chan_dep_vld_vec_58;
    wire [2831:0] in_chan_dep_data_vec_58;
    wire [15:0] token_in_vec_58;
    wire [15:0] out_chan_dep_vld_vec_58;
    wire [176:0] out_chan_dep_data_58;
    wire [15:0] token_out_vec_58;
    wire dl_detect_out_58;
    wire dep_chan_vld_43_58;
    wire [176:0] dep_chan_data_43_58;
    wire token_43_58;
    wire dep_chan_vld_44_58;
    wire [176:0] dep_chan_data_44_58;
    wire token_44_58;
    wire dep_chan_vld_45_58;
    wire [176:0] dep_chan_data_45_58;
    wire token_45_58;
    wire dep_chan_vld_46_58;
    wire [176:0] dep_chan_data_46_58;
    wire token_46_58;
    wire dep_chan_vld_47_58;
    wire [176:0] dep_chan_data_47_58;
    wire token_47_58;
    wire dep_chan_vld_48_58;
    wire [176:0] dep_chan_data_48_58;
    wire token_48_58;
    wire dep_chan_vld_49_58;
    wire [176:0] dep_chan_data_49_58;
    wire token_49_58;
    wire dep_chan_vld_50_58;
    wire [176:0] dep_chan_data_50_58;
    wire token_50_58;
    wire dep_chan_vld_51_58;
    wire [176:0] dep_chan_data_51_58;
    wire token_51_58;
    wire dep_chan_vld_52_58;
    wire [176:0] dep_chan_data_52_58;
    wire token_52_58;
    wire dep_chan_vld_53_58;
    wire [176:0] dep_chan_data_53_58;
    wire token_53_58;
    wire dep_chan_vld_54_58;
    wire [176:0] dep_chan_data_54_58;
    wire token_54_58;
    wire dep_chan_vld_55_58;
    wire [176:0] dep_chan_data_55_58;
    wire token_55_58;
    wire dep_chan_vld_56_58;
    wire [176:0] dep_chan_data_56_58;
    wire token_56_58;
    wire dep_chan_vld_57_58;
    wire [176:0] dep_chan_data_57_58;
    wire token_57_58;
    wire dep_chan_vld_87_58;
    wire [176:0] dep_chan_data_87_58;
    wire token_87_58;
    wire [1:0] proc_59_data_FIFO_blk;
    wire [1:0] proc_59_data_PIPO_blk;
    wire [1:0] proc_59_start_FIFO_blk;
    wire [1:0] proc_59_TLF_FIFO_blk;
    wire [1:0] proc_59_input_sync_blk;
    wire [1:0] proc_59_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_59;
    reg [1:0] proc_dep_vld_vec_59_reg;
    wire [1:0] in_chan_dep_vld_vec_59;
    wire [353:0] in_chan_dep_data_vec_59;
    wire [1:0] token_in_vec_59;
    wire [1:0] out_chan_dep_vld_vec_59;
    wire [176:0] out_chan_dep_data_59;
    wire [1:0] token_out_vec_59;
    wire dl_detect_out_59;
    wire dep_chan_vld_42_59;
    wire [176:0] dep_chan_data_42_59;
    wire token_42_59;
    wire dep_chan_vld_60_59;
    wire [176:0] dep_chan_data_60_59;
    wire token_60_59;
    wire [2:0] proc_60_data_FIFO_blk;
    wire [2:0] proc_60_data_PIPO_blk;
    wire [2:0] proc_60_start_FIFO_blk;
    wire [2:0] proc_60_TLF_FIFO_blk;
    wire [2:0] proc_60_input_sync_blk;
    wire [2:0] proc_60_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_60;
    reg [2:0] proc_dep_vld_vec_60_reg;
    wire [2:0] in_chan_dep_vld_vec_60;
    wire [530:0] in_chan_dep_data_vec_60;
    wire [2:0] token_in_vec_60;
    wire [2:0] out_chan_dep_vld_vec_60;
    wire [176:0] out_chan_dep_data_60;
    wire [2:0] token_out_vec_60;
    wire dl_detect_out_60;
    wire dep_chan_vld_40_60;
    wire [176:0] dep_chan_data_40_60;
    wire token_40_60;
    wire dep_chan_vld_59_60;
    wire [176:0] dep_chan_data_59_60;
    wire token_59_60;
    wire dep_chan_vld_61_60;
    wire [176:0] dep_chan_data_61_60;
    wire token_61_60;
    wire [2:0] proc_61_data_FIFO_blk;
    wire [2:0] proc_61_data_PIPO_blk;
    wire [2:0] proc_61_start_FIFO_blk;
    wire [2:0] proc_61_TLF_FIFO_blk;
    wire [2:0] proc_61_input_sync_blk;
    wire [2:0] proc_61_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_61;
    reg [2:0] proc_dep_vld_vec_61_reg;
    wire [2:0] in_chan_dep_vld_vec_61;
    wire [530:0] in_chan_dep_data_vec_61;
    wire [2:0] token_in_vec_61;
    wire [2:0] out_chan_dep_vld_vec_61;
    wire [176:0] out_chan_dep_data_61;
    wire [2:0] token_out_vec_61;
    wire dl_detect_out_61;
    wire dep_chan_vld_38_61;
    wire [176:0] dep_chan_data_38_61;
    wire token_38_61;
    wire dep_chan_vld_60_61;
    wire [176:0] dep_chan_data_60_61;
    wire token_60_61;
    wire dep_chan_vld_62_61;
    wire [176:0] dep_chan_data_62_61;
    wire token_62_61;
    wire [2:0] proc_62_data_FIFO_blk;
    wire [2:0] proc_62_data_PIPO_blk;
    wire [2:0] proc_62_start_FIFO_blk;
    wire [2:0] proc_62_TLF_FIFO_blk;
    wire [2:0] proc_62_input_sync_blk;
    wire [2:0] proc_62_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_62;
    reg [2:0] proc_dep_vld_vec_62_reg;
    wire [2:0] in_chan_dep_vld_vec_62;
    wire [530:0] in_chan_dep_data_vec_62;
    wire [2:0] token_in_vec_62;
    wire [2:0] out_chan_dep_vld_vec_62;
    wire [176:0] out_chan_dep_data_62;
    wire [2:0] token_out_vec_62;
    wire dl_detect_out_62;
    wire dep_chan_vld_36_62;
    wire [176:0] dep_chan_data_36_62;
    wire token_36_62;
    wire dep_chan_vld_61_62;
    wire [176:0] dep_chan_data_61_62;
    wire token_61_62;
    wire dep_chan_vld_63_62;
    wire [176:0] dep_chan_data_63_62;
    wire token_63_62;
    wire [2:0] proc_63_data_FIFO_blk;
    wire [2:0] proc_63_data_PIPO_blk;
    wire [2:0] proc_63_start_FIFO_blk;
    wire [2:0] proc_63_TLF_FIFO_blk;
    wire [2:0] proc_63_input_sync_blk;
    wire [2:0] proc_63_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_63;
    reg [2:0] proc_dep_vld_vec_63_reg;
    wire [2:0] in_chan_dep_vld_vec_63;
    wire [530:0] in_chan_dep_data_vec_63;
    wire [2:0] token_in_vec_63;
    wire [2:0] out_chan_dep_vld_vec_63;
    wire [176:0] out_chan_dep_data_63;
    wire [2:0] token_out_vec_63;
    wire dl_detect_out_63;
    wire dep_chan_vld_34_63;
    wire [176:0] dep_chan_data_34_63;
    wire token_34_63;
    wire dep_chan_vld_62_63;
    wire [176:0] dep_chan_data_62_63;
    wire token_62_63;
    wire dep_chan_vld_64_63;
    wire [176:0] dep_chan_data_64_63;
    wire token_64_63;
    wire [2:0] proc_64_data_FIFO_blk;
    wire [2:0] proc_64_data_PIPO_blk;
    wire [2:0] proc_64_start_FIFO_blk;
    wire [2:0] proc_64_TLF_FIFO_blk;
    wire [2:0] proc_64_input_sync_blk;
    wire [2:0] proc_64_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_64;
    reg [2:0] proc_dep_vld_vec_64_reg;
    wire [2:0] in_chan_dep_vld_vec_64;
    wire [530:0] in_chan_dep_data_vec_64;
    wire [2:0] token_in_vec_64;
    wire [2:0] out_chan_dep_vld_vec_64;
    wire [176:0] out_chan_dep_data_64;
    wire [2:0] token_out_vec_64;
    wire dl_detect_out_64;
    wire dep_chan_vld_32_64;
    wire [176:0] dep_chan_data_32_64;
    wire token_32_64;
    wire dep_chan_vld_63_64;
    wire [176:0] dep_chan_data_63_64;
    wire token_63_64;
    wire dep_chan_vld_65_64;
    wire [176:0] dep_chan_data_65_64;
    wire token_65_64;
    wire [2:0] proc_65_data_FIFO_blk;
    wire [2:0] proc_65_data_PIPO_blk;
    wire [2:0] proc_65_start_FIFO_blk;
    wire [2:0] proc_65_TLF_FIFO_blk;
    wire [2:0] proc_65_input_sync_blk;
    wire [2:0] proc_65_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_65;
    reg [2:0] proc_dep_vld_vec_65_reg;
    wire [2:0] in_chan_dep_vld_vec_65;
    wire [530:0] in_chan_dep_data_vec_65;
    wire [2:0] token_in_vec_65;
    wire [2:0] out_chan_dep_vld_vec_65;
    wire [176:0] out_chan_dep_data_65;
    wire [2:0] token_out_vec_65;
    wire dl_detect_out_65;
    wire dep_chan_vld_30_65;
    wire [176:0] dep_chan_data_30_65;
    wire token_30_65;
    wire dep_chan_vld_64_65;
    wire [176:0] dep_chan_data_64_65;
    wire token_64_65;
    wire dep_chan_vld_66_65;
    wire [176:0] dep_chan_data_66_65;
    wire token_66_65;
    wire [2:0] proc_66_data_FIFO_blk;
    wire [2:0] proc_66_data_PIPO_blk;
    wire [2:0] proc_66_start_FIFO_blk;
    wire [2:0] proc_66_TLF_FIFO_blk;
    wire [2:0] proc_66_input_sync_blk;
    wire [2:0] proc_66_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_66;
    reg [2:0] proc_dep_vld_vec_66_reg;
    wire [2:0] in_chan_dep_vld_vec_66;
    wire [530:0] in_chan_dep_data_vec_66;
    wire [2:0] token_in_vec_66;
    wire [2:0] out_chan_dep_vld_vec_66;
    wire [176:0] out_chan_dep_data_66;
    wire [2:0] token_out_vec_66;
    wire dl_detect_out_66;
    wire dep_chan_vld_28_66;
    wire [176:0] dep_chan_data_28_66;
    wire token_28_66;
    wire dep_chan_vld_65_66;
    wire [176:0] dep_chan_data_65_66;
    wire token_65_66;
    wire dep_chan_vld_67_66;
    wire [176:0] dep_chan_data_67_66;
    wire token_67_66;
    wire [2:0] proc_67_data_FIFO_blk;
    wire [2:0] proc_67_data_PIPO_blk;
    wire [2:0] proc_67_start_FIFO_blk;
    wire [2:0] proc_67_TLF_FIFO_blk;
    wire [2:0] proc_67_input_sync_blk;
    wire [2:0] proc_67_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_67;
    reg [2:0] proc_dep_vld_vec_67_reg;
    wire [2:0] in_chan_dep_vld_vec_67;
    wire [530:0] in_chan_dep_data_vec_67;
    wire [2:0] token_in_vec_67;
    wire [2:0] out_chan_dep_vld_vec_67;
    wire [176:0] out_chan_dep_data_67;
    wire [2:0] token_out_vec_67;
    wire dl_detect_out_67;
    wire dep_chan_vld_26_67;
    wire [176:0] dep_chan_data_26_67;
    wire token_26_67;
    wire dep_chan_vld_66_67;
    wire [176:0] dep_chan_data_66_67;
    wire token_66_67;
    wire dep_chan_vld_68_67;
    wire [176:0] dep_chan_data_68_67;
    wire token_68_67;
    wire [2:0] proc_68_data_FIFO_blk;
    wire [2:0] proc_68_data_PIPO_blk;
    wire [2:0] proc_68_start_FIFO_blk;
    wire [2:0] proc_68_TLF_FIFO_blk;
    wire [2:0] proc_68_input_sync_blk;
    wire [2:0] proc_68_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_68;
    reg [2:0] proc_dep_vld_vec_68_reg;
    wire [2:0] in_chan_dep_vld_vec_68;
    wire [530:0] in_chan_dep_data_vec_68;
    wire [2:0] token_in_vec_68;
    wire [2:0] out_chan_dep_vld_vec_68;
    wire [176:0] out_chan_dep_data_68;
    wire [2:0] token_out_vec_68;
    wire dl_detect_out_68;
    wire dep_chan_vld_24_68;
    wire [176:0] dep_chan_data_24_68;
    wire token_24_68;
    wire dep_chan_vld_67_68;
    wire [176:0] dep_chan_data_67_68;
    wire token_67_68;
    wire dep_chan_vld_69_68;
    wire [176:0] dep_chan_data_69_68;
    wire token_69_68;
    wire [2:0] proc_69_data_FIFO_blk;
    wire [2:0] proc_69_data_PIPO_blk;
    wire [2:0] proc_69_start_FIFO_blk;
    wire [2:0] proc_69_TLF_FIFO_blk;
    wire [2:0] proc_69_input_sync_blk;
    wire [2:0] proc_69_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_69;
    reg [2:0] proc_dep_vld_vec_69_reg;
    wire [2:0] in_chan_dep_vld_vec_69;
    wire [530:0] in_chan_dep_data_vec_69;
    wire [2:0] token_in_vec_69;
    wire [2:0] out_chan_dep_vld_vec_69;
    wire [176:0] out_chan_dep_data_69;
    wire [2:0] token_out_vec_69;
    wire dl_detect_out_69;
    wire dep_chan_vld_22_69;
    wire [176:0] dep_chan_data_22_69;
    wire token_22_69;
    wire dep_chan_vld_68_69;
    wire [176:0] dep_chan_data_68_69;
    wire token_68_69;
    wire dep_chan_vld_70_69;
    wire [176:0] dep_chan_data_70_69;
    wire token_70_69;
    wire [2:0] proc_70_data_FIFO_blk;
    wire [2:0] proc_70_data_PIPO_blk;
    wire [2:0] proc_70_start_FIFO_blk;
    wire [2:0] proc_70_TLF_FIFO_blk;
    wire [2:0] proc_70_input_sync_blk;
    wire [2:0] proc_70_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_70;
    reg [2:0] proc_dep_vld_vec_70_reg;
    wire [2:0] in_chan_dep_vld_vec_70;
    wire [530:0] in_chan_dep_data_vec_70;
    wire [2:0] token_in_vec_70;
    wire [2:0] out_chan_dep_vld_vec_70;
    wire [176:0] out_chan_dep_data_70;
    wire [2:0] token_out_vec_70;
    wire dl_detect_out_70;
    wire dep_chan_vld_20_70;
    wire [176:0] dep_chan_data_20_70;
    wire token_20_70;
    wire dep_chan_vld_69_70;
    wire [176:0] dep_chan_data_69_70;
    wire token_69_70;
    wire dep_chan_vld_71_70;
    wire [176:0] dep_chan_data_71_70;
    wire token_71_70;
    wire [2:0] proc_71_data_FIFO_blk;
    wire [2:0] proc_71_data_PIPO_blk;
    wire [2:0] proc_71_start_FIFO_blk;
    wire [2:0] proc_71_TLF_FIFO_blk;
    wire [2:0] proc_71_input_sync_blk;
    wire [2:0] proc_71_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_71;
    reg [2:0] proc_dep_vld_vec_71_reg;
    wire [2:0] in_chan_dep_vld_vec_71;
    wire [530:0] in_chan_dep_data_vec_71;
    wire [2:0] token_in_vec_71;
    wire [2:0] out_chan_dep_vld_vec_71;
    wire [176:0] out_chan_dep_data_71;
    wire [2:0] token_out_vec_71;
    wire dl_detect_out_71;
    wire dep_chan_vld_18_71;
    wire [176:0] dep_chan_data_18_71;
    wire token_18_71;
    wire dep_chan_vld_70_71;
    wire [176:0] dep_chan_data_70_71;
    wire token_70_71;
    wire dep_chan_vld_86_71;
    wire [176:0] dep_chan_data_86_71;
    wire token_86_71;
    wire [1:0] proc_72_data_FIFO_blk;
    wire [1:0] proc_72_data_PIPO_blk;
    wire [1:0] proc_72_start_FIFO_blk;
    wire [1:0] proc_72_TLF_FIFO_blk;
    wire [1:0] proc_72_input_sync_blk;
    wire [1:0] proc_72_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_72;
    reg [1:0] proc_dep_vld_vec_72_reg;
    wire [1:0] in_chan_dep_vld_vec_72;
    wire [353:0] in_chan_dep_data_vec_72;
    wire [1:0] token_in_vec_72;
    wire [1:0] out_chan_dep_vld_vec_72;
    wire [176:0] out_chan_dep_data_72;
    wire [1:0] token_out_vec_72;
    wire dl_detect_out_72;
    wire dep_chan_vld_43_72;
    wire [176:0] dep_chan_data_43_72;
    wire token_43_72;
    wire dep_chan_vld_73_72;
    wire [176:0] dep_chan_data_73_72;
    wire token_73_72;
    wire [2:0] proc_73_data_FIFO_blk;
    wire [2:0] proc_73_data_PIPO_blk;
    wire [2:0] proc_73_start_FIFO_blk;
    wire [2:0] proc_73_TLF_FIFO_blk;
    wire [2:0] proc_73_input_sync_blk;
    wire [2:0] proc_73_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_73;
    reg [2:0] proc_dep_vld_vec_73_reg;
    wire [2:0] in_chan_dep_vld_vec_73;
    wire [530:0] in_chan_dep_data_vec_73;
    wire [2:0] token_in_vec_73;
    wire [2:0] out_chan_dep_vld_vec_73;
    wire [176:0] out_chan_dep_data_73;
    wire [2:0] token_out_vec_73;
    wire dl_detect_out_73;
    wire dep_chan_vld_41_73;
    wire [176:0] dep_chan_data_41_73;
    wire token_41_73;
    wire dep_chan_vld_72_73;
    wire [176:0] dep_chan_data_72_73;
    wire token_72_73;
    wire dep_chan_vld_74_73;
    wire [176:0] dep_chan_data_74_73;
    wire token_74_73;
    wire [2:0] proc_74_data_FIFO_blk;
    wire [2:0] proc_74_data_PIPO_blk;
    wire [2:0] proc_74_start_FIFO_blk;
    wire [2:0] proc_74_TLF_FIFO_blk;
    wire [2:0] proc_74_input_sync_blk;
    wire [2:0] proc_74_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_74;
    reg [2:0] proc_dep_vld_vec_74_reg;
    wire [2:0] in_chan_dep_vld_vec_74;
    wire [530:0] in_chan_dep_data_vec_74;
    wire [2:0] token_in_vec_74;
    wire [2:0] out_chan_dep_vld_vec_74;
    wire [176:0] out_chan_dep_data_74;
    wire [2:0] token_out_vec_74;
    wire dl_detect_out_74;
    wire dep_chan_vld_39_74;
    wire [176:0] dep_chan_data_39_74;
    wire token_39_74;
    wire dep_chan_vld_73_74;
    wire [176:0] dep_chan_data_73_74;
    wire token_73_74;
    wire dep_chan_vld_75_74;
    wire [176:0] dep_chan_data_75_74;
    wire token_75_74;
    wire [2:0] proc_75_data_FIFO_blk;
    wire [2:0] proc_75_data_PIPO_blk;
    wire [2:0] proc_75_start_FIFO_blk;
    wire [2:0] proc_75_TLF_FIFO_blk;
    wire [2:0] proc_75_input_sync_blk;
    wire [2:0] proc_75_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_75;
    reg [2:0] proc_dep_vld_vec_75_reg;
    wire [2:0] in_chan_dep_vld_vec_75;
    wire [530:0] in_chan_dep_data_vec_75;
    wire [2:0] token_in_vec_75;
    wire [2:0] out_chan_dep_vld_vec_75;
    wire [176:0] out_chan_dep_data_75;
    wire [2:0] token_out_vec_75;
    wire dl_detect_out_75;
    wire dep_chan_vld_37_75;
    wire [176:0] dep_chan_data_37_75;
    wire token_37_75;
    wire dep_chan_vld_74_75;
    wire [176:0] dep_chan_data_74_75;
    wire token_74_75;
    wire dep_chan_vld_76_75;
    wire [176:0] dep_chan_data_76_75;
    wire token_76_75;
    wire [2:0] proc_76_data_FIFO_blk;
    wire [2:0] proc_76_data_PIPO_blk;
    wire [2:0] proc_76_start_FIFO_blk;
    wire [2:0] proc_76_TLF_FIFO_blk;
    wire [2:0] proc_76_input_sync_blk;
    wire [2:0] proc_76_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_76;
    reg [2:0] proc_dep_vld_vec_76_reg;
    wire [2:0] in_chan_dep_vld_vec_76;
    wire [530:0] in_chan_dep_data_vec_76;
    wire [2:0] token_in_vec_76;
    wire [2:0] out_chan_dep_vld_vec_76;
    wire [176:0] out_chan_dep_data_76;
    wire [2:0] token_out_vec_76;
    wire dl_detect_out_76;
    wire dep_chan_vld_35_76;
    wire [176:0] dep_chan_data_35_76;
    wire token_35_76;
    wire dep_chan_vld_75_76;
    wire [176:0] dep_chan_data_75_76;
    wire token_75_76;
    wire dep_chan_vld_77_76;
    wire [176:0] dep_chan_data_77_76;
    wire token_77_76;
    wire [2:0] proc_77_data_FIFO_blk;
    wire [2:0] proc_77_data_PIPO_blk;
    wire [2:0] proc_77_start_FIFO_blk;
    wire [2:0] proc_77_TLF_FIFO_blk;
    wire [2:0] proc_77_input_sync_blk;
    wire [2:0] proc_77_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_77;
    reg [2:0] proc_dep_vld_vec_77_reg;
    wire [2:0] in_chan_dep_vld_vec_77;
    wire [530:0] in_chan_dep_data_vec_77;
    wire [2:0] token_in_vec_77;
    wire [2:0] out_chan_dep_vld_vec_77;
    wire [176:0] out_chan_dep_data_77;
    wire [2:0] token_out_vec_77;
    wire dl_detect_out_77;
    wire dep_chan_vld_33_77;
    wire [176:0] dep_chan_data_33_77;
    wire token_33_77;
    wire dep_chan_vld_76_77;
    wire [176:0] dep_chan_data_76_77;
    wire token_76_77;
    wire dep_chan_vld_78_77;
    wire [176:0] dep_chan_data_78_77;
    wire token_78_77;
    wire [2:0] proc_78_data_FIFO_blk;
    wire [2:0] proc_78_data_PIPO_blk;
    wire [2:0] proc_78_start_FIFO_blk;
    wire [2:0] proc_78_TLF_FIFO_blk;
    wire [2:0] proc_78_input_sync_blk;
    wire [2:0] proc_78_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_78;
    reg [2:0] proc_dep_vld_vec_78_reg;
    wire [2:0] in_chan_dep_vld_vec_78;
    wire [530:0] in_chan_dep_data_vec_78;
    wire [2:0] token_in_vec_78;
    wire [2:0] out_chan_dep_vld_vec_78;
    wire [176:0] out_chan_dep_data_78;
    wire [2:0] token_out_vec_78;
    wire dl_detect_out_78;
    wire dep_chan_vld_31_78;
    wire [176:0] dep_chan_data_31_78;
    wire token_31_78;
    wire dep_chan_vld_77_78;
    wire [176:0] dep_chan_data_77_78;
    wire token_77_78;
    wire dep_chan_vld_79_78;
    wire [176:0] dep_chan_data_79_78;
    wire token_79_78;
    wire [2:0] proc_79_data_FIFO_blk;
    wire [2:0] proc_79_data_PIPO_blk;
    wire [2:0] proc_79_start_FIFO_blk;
    wire [2:0] proc_79_TLF_FIFO_blk;
    wire [2:0] proc_79_input_sync_blk;
    wire [2:0] proc_79_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_79;
    reg [2:0] proc_dep_vld_vec_79_reg;
    wire [2:0] in_chan_dep_vld_vec_79;
    wire [530:0] in_chan_dep_data_vec_79;
    wire [2:0] token_in_vec_79;
    wire [2:0] out_chan_dep_vld_vec_79;
    wire [176:0] out_chan_dep_data_79;
    wire [2:0] token_out_vec_79;
    wire dl_detect_out_79;
    wire dep_chan_vld_29_79;
    wire [176:0] dep_chan_data_29_79;
    wire token_29_79;
    wire dep_chan_vld_78_79;
    wire [176:0] dep_chan_data_78_79;
    wire token_78_79;
    wire dep_chan_vld_80_79;
    wire [176:0] dep_chan_data_80_79;
    wire token_80_79;
    wire [2:0] proc_80_data_FIFO_blk;
    wire [2:0] proc_80_data_PIPO_blk;
    wire [2:0] proc_80_start_FIFO_blk;
    wire [2:0] proc_80_TLF_FIFO_blk;
    wire [2:0] proc_80_input_sync_blk;
    wire [2:0] proc_80_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_80;
    reg [2:0] proc_dep_vld_vec_80_reg;
    wire [2:0] in_chan_dep_vld_vec_80;
    wire [530:0] in_chan_dep_data_vec_80;
    wire [2:0] token_in_vec_80;
    wire [2:0] out_chan_dep_vld_vec_80;
    wire [176:0] out_chan_dep_data_80;
    wire [2:0] token_out_vec_80;
    wire dl_detect_out_80;
    wire dep_chan_vld_27_80;
    wire [176:0] dep_chan_data_27_80;
    wire token_27_80;
    wire dep_chan_vld_79_80;
    wire [176:0] dep_chan_data_79_80;
    wire token_79_80;
    wire dep_chan_vld_81_80;
    wire [176:0] dep_chan_data_81_80;
    wire token_81_80;
    wire [2:0] proc_81_data_FIFO_blk;
    wire [2:0] proc_81_data_PIPO_blk;
    wire [2:0] proc_81_start_FIFO_blk;
    wire [2:0] proc_81_TLF_FIFO_blk;
    wire [2:0] proc_81_input_sync_blk;
    wire [2:0] proc_81_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_81;
    reg [2:0] proc_dep_vld_vec_81_reg;
    wire [2:0] in_chan_dep_vld_vec_81;
    wire [530:0] in_chan_dep_data_vec_81;
    wire [2:0] token_in_vec_81;
    wire [2:0] out_chan_dep_vld_vec_81;
    wire [176:0] out_chan_dep_data_81;
    wire [2:0] token_out_vec_81;
    wire dl_detect_out_81;
    wire dep_chan_vld_25_81;
    wire [176:0] dep_chan_data_25_81;
    wire token_25_81;
    wire dep_chan_vld_80_81;
    wire [176:0] dep_chan_data_80_81;
    wire token_80_81;
    wire dep_chan_vld_82_81;
    wire [176:0] dep_chan_data_82_81;
    wire token_82_81;
    wire [2:0] proc_82_data_FIFO_blk;
    wire [2:0] proc_82_data_PIPO_blk;
    wire [2:0] proc_82_start_FIFO_blk;
    wire [2:0] proc_82_TLF_FIFO_blk;
    wire [2:0] proc_82_input_sync_blk;
    wire [2:0] proc_82_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_82;
    reg [2:0] proc_dep_vld_vec_82_reg;
    wire [2:0] in_chan_dep_vld_vec_82;
    wire [530:0] in_chan_dep_data_vec_82;
    wire [2:0] token_in_vec_82;
    wire [2:0] out_chan_dep_vld_vec_82;
    wire [176:0] out_chan_dep_data_82;
    wire [2:0] token_out_vec_82;
    wire dl_detect_out_82;
    wire dep_chan_vld_23_82;
    wire [176:0] dep_chan_data_23_82;
    wire token_23_82;
    wire dep_chan_vld_81_82;
    wire [176:0] dep_chan_data_81_82;
    wire token_81_82;
    wire dep_chan_vld_83_82;
    wire [176:0] dep_chan_data_83_82;
    wire token_83_82;
    wire [2:0] proc_83_data_FIFO_blk;
    wire [2:0] proc_83_data_PIPO_blk;
    wire [2:0] proc_83_start_FIFO_blk;
    wire [2:0] proc_83_TLF_FIFO_blk;
    wire [2:0] proc_83_input_sync_blk;
    wire [2:0] proc_83_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_83;
    reg [2:0] proc_dep_vld_vec_83_reg;
    wire [2:0] in_chan_dep_vld_vec_83;
    wire [530:0] in_chan_dep_data_vec_83;
    wire [2:0] token_in_vec_83;
    wire [2:0] out_chan_dep_vld_vec_83;
    wire [176:0] out_chan_dep_data_83;
    wire [2:0] token_out_vec_83;
    wire dl_detect_out_83;
    wire dep_chan_vld_21_83;
    wire [176:0] dep_chan_data_21_83;
    wire token_21_83;
    wire dep_chan_vld_82_83;
    wire [176:0] dep_chan_data_82_83;
    wire token_82_83;
    wire dep_chan_vld_84_83;
    wire [176:0] dep_chan_data_84_83;
    wire token_84_83;
    wire [2:0] proc_84_data_FIFO_blk;
    wire [2:0] proc_84_data_PIPO_blk;
    wire [2:0] proc_84_start_FIFO_blk;
    wire [2:0] proc_84_TLF_FIFO_blk;
    wire [2:0] proc_84_input_sync_blk;
    wire [2:0] proc_84_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_84;
    reg [2:0] proc_dep_vld_vec_84_reg;
    wire [2:0] in_chan_dep_vld_vec_84;
    wire [530:0] in_chan_dep_data_vec_84;
    wire [2:0] token_in_vec_84;
    wire [2:0] out_chan_dep_vld_vec_84;
    wire [176:0] out_chan_dep_data_84;
    wire [2:0] token_out_vec_84;
    wire dl_detect_out_84;
    wire dep_chan_vld_19_84;
    wire [176:0] dep_chan_data_19_84;
    wire token_19_84;
    wire dep_chan_vld_83_84;
    wire [176:0] dep_chan_data_83_84;
    wire token_83_84;
    wire dep_chan_vld_85_84;
    wire [176:0] dep_chan_data_85_84;
    wire token_85_84;
    wire [1:0] proc_85_data_FIFO_blk;
    wire [1:0] proc_85_data_PIPO_blk;
    wire [1:0] proc_85_start_FIFO_blk;
    wire [1:0] proc_85_TLF_FIFO_blk;
    wire [1:0] proc_85_input_sync_blk;
    wire [1:0] proc_85_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_85;
    reg [1:0] proc_dep_vld_vec_85_reg;
    wire [1:0] in_chan_dep_vld_vec_85;
    wire [353:0] in_chan_dep_data_vec_85;
    wire [1:0] token_in_vec_85;
    wire [1:0] out_chan_dep_vld_vec_85;
    wire [176:0] out_chan_dep_data_85;
    wire [1:0] token_out_vec_85;
    wire dl_detect_out_85;
    wire dep_chan_vld_84_85;
    wire [176:0] dep_chan_data_84_85;
    wire token_84_85;
    wire dep_chan_vld_86_85;
    wire [176:0] dep_chan_data_86_85;
    wire token_86_85;
    wire [2:0] proc_86_data_FIFO_blk;
    wire [2:0] proc_86_data_PIPO_blk;
    wire [2:0] proc_86_start_FIFO_blk;
    wire [2:0] proc_86_TLF_FIFO_blk;
    wire [2:0] proc_86_input_sync_blk;
    wire [2:0] proc_86_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_86;
    reg [2:0] proc_dep_vld_vec_86_reg;
    wire [2:0] in_chan_dep_vld_vec_86;
    wire [530:0] in_chan_dep_data_vec_86;
    wire [2:0] token_in_vec_86;
    wire [2:0] out_chan_dep_vld_vec_86;
    wire [176:0] out_chan_dep_data_86;
    wire [2:0] token_out_vec_86;
    wire dl_detect_out_86;
    wire dep_chan_vld_71_86;
    wire [176:0] dep_chan_data_71_86;
    wire token_71_86;
    wire dep_chan_vld_85_86;
    wire [176:0] dep_chan_data_85_86;
    wire token_85_86;
    wire dep_chan_vld_87_86;
    wire [176:0] dep_chan_data_87_86;
    wire token_87_86;
    wire [15:0] proc_87_data_FIFO_blk;
    wire [15:0] proc_87_data_PIPO_blk;
    wire [15:0] proc_87_start_FIFO_blk;
    wire [15:0] proc_87_TLF_FIFO_blk;
    wire [15:0] proc_87_input_sync_blk;
    wire [15:0] proc_87_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_87;
    reg [15:0] proc_dep_vld_vec_87_reg;
    wire [15:0] in_chan_dep_vld_vec_87;
    wire [2831:0] in_chan_dep_data_vec_87;
    wire [15:0] token_in_vec_87;
    wire [15:0] out_chan_dep_vld_vec_87;
    wire [176:0] out_chan_dep_data_87;
    wire [15:0] token_out_vec_87;
    wire dl_detect_out_87;
    wire dep_chan_vld_44_87;
    wire [176:0] dep_chan_data_44_87;
    wire token_44_87;
    wire dep_chan_vld_45_87;
    wire [176:0] dep_chan_data_45_87;
    wire token_45_87;
    wire dep_chan_vld_46_87;
    wire [176:0] dep_chan_data_46_87;
    wire token_46_87;
    wire dep_chan_vld_47_87;
    wire [176:0] dep_chan_data_47_87;
    wire token_47_87;
    wire dep_chan_vld_48_87;
    wire [176:0] dep_chan_data_48_87;
    wire token_48_87;
    wire dep_chan_vld_49_87;
    wire [176:0] dep_chan_data_49_87;
    wire token_49_87;
    wire dep_chan_vld_50_87;
    wire [176:0] dep_chan_data_50_87;
    wire token_50_87;
    wire dep_chan_vld_51_87;
    wire [176:0] dep_chan_data_51_87;
    wire token_51_87;
    wire dep_chan_vld_52_87;
    wire [176:0] dep_chan_data_52_87;
    wire token_52_87;
    wire dep_chan_vld_53_87;
    wire [176:0] dep_chan_data_53_87;
    wire token_53_87;
    wire dep_chan_vld_54_87;
    wire [176:0] dep_chan_data_54_87;
    wire token_54_87;
    wire dep_chan_vld_55_87;
    wire [176:0] dep_chan_data_55_87;
    wire token_55_87;
    wire dep_chan_vld_56_87;
    wire [176:0] dep_chan_data_56_87;
    wire token_56_87;
    wire dep_chan_vld_57_87;
    wire [176:0] dep_chan_data_57_87;
    wire token_57_87;
    wire dep_chan_vld_58_87;
    wire [176:0] dep_chan_data_58_87;
    wire token_58_87;
    wire dep_chan_vld_86_87;
    wire [176:0] dep_chan_data_86_87;
    wire token_86_87;
    wire [2:0] proc_88_data_FIFO_blk;
    wire [2:0] proc_88_data_PIPO_blk;
    wire [2:0] proc_88_start_FIFO_blk;
    wire [2:0] proc_88_TLF_FIFO_blk;
    wire [2:0] proc_88_input_sync_blk;
    wire [2:0] proc_88_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_88;
    reg [2:0] proc_dep_vld_vec_88_reg;
    wire [2:0] in_chan_dep_vld_vec_88;
    wire [530:0] in_chan_dep_data_vec_88;
    wire [2:0] token_in_vec_88;
    wire [2:0] out_chan_dep_vld_vec_88;
    wire [176:0] out_chan_dep_data_88;
    wire [2:0] token_out_vec_88;
    wire dl_detect_out_88;
    wire dep_chan_vld_89_88;
    wire [176:0] dep_chan_data_89_88;
    wire token_89_88;
    wire dep_chan_vld_90_88;
    wire [176:0] dep_chan_data_90_88;
    wire token_90_88;
    wire dep_chan_vld_104_88;
    wire [176:0] dep_chan_data_104_88;
    wire token_104_88;
    wire [1:0] proc_89_data_FIFO_blk;
    wire [1:0] proc_89_data_PIPO_blk;
    wire [1:0] proc_89_start_FIFO_blk;
    wire [1:0] proc_89_TLF_FIFO_blk;
    wire [1:0] proc_89_input_sync_blk;
    wire [1:0] proc_89_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_89;
    reg [1:0] proc_dep_vld_vec_89_reg;
    wire [1:0] in_chan_dep_vld_vec_89;
    wire [353:0] in_chan_dep_data_vec_89;
    wire [1:0] token_in_vec_89;
    wire [1:0] out_chan_dep_vld_vec_89;
    wire [176:0] out_chan_dep_data_89;
    wire [1:0] token_out_vec_89;
    wire dl_detect_out_89;
    wire dep_chan_vld_88_89;
    wire [176:0] dep_chan_data_88_89;
    wire token_88_89;
    wire dep_chan_vld_176_89;
    wire [176:0] dep_chan_data_176_89;
    wire token_176_89;
    wire [2:0] proc_90_data_FIFO_blk;
    wire [2:0] proc_90_data_PIPO_blk;
    wire [2:0] proc_90_start_FIFO_blk;
    wire [2:0] proc_90_TLF_FIFO_blk;
    wire [2:0] proc_90_input_sync_blk;
    wire [2:0] proc_90_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_90;
    reg [2:0] proc_dep_vld_vec_90_reg;
    wire [2:0] in_chan_dep_vld_vec_90;
    wire [530:0] in_chan_dep_data_vec_90;
    wire [2:0] token_in_vec_90;
    wire [2:0] out_chan_dep_vld_vec_90;
    wire [176:0] out_chan_dep_data_90;
    wire [2:0] token_out_vec_90;
    wire dl_detect_out_90;
    wire dep_chan_vld_88_90;
    wire [176:0] dep_chan_data_88_90;
    wire token_88_90;
    wire dep_chan_vld_91_90;
    wire [176:0] dep_chan_data_91_90;
    wire token_91_90;
    wire dep_chan_vld_104_90;
    wire [176:0] dep_chan_data_104_90;
    wire token_104_90;
    wire [2:0] proc_91_data_FIFO_blk;
    wire [2:0] proc_91_data_PIPO_blk;
    wire [2:0] proc_91_start_FIFO_blk;
    wire [2:0] proc_91_TLF_FIFO_blk;
    wire [2:0] proc_91_input_sync_blk;
    wire [2:0] proc_91_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_91;
    reg [2:0] proc_dep_vld_vec_91_reg;
    wire [2:0] in_chan_dep_vld_vec_91;
    wire [530:0] in_chan_dep_data_vec_91;
    wire [2:0] token_in_vec_91;
    wire [2:0] out_chan_dep_vld_vec_91;
    wire [176:0] out_chan_dep_data_91;
    wire [2:0] token_out_vec_91;
    wire dl_detect_out_91;
    wire dep_chan_vld_90_91;
    wire [176:0] dep_chan_data_90_91;
    wire token_90_91;
    wire dep_chan_vld_92_91;
    wire [176:0] dep_chan_data_92_91;
    wire token_92_91;
    wire dep_chan_vld_107_91;
    wire [176:0] dep_chan_data_107_91;
    wire token_107_91;
    wire [2:0] proc_92_data_FIFO_blk;
    wire [2:0] proc_92_data_PIPO_blk;
    wire [2:0] proc_92_start_FIFO_blk;
    wire [2:0] proc_92_TLF_FIFO_blk;
    wire [2:0] proc_92_input_sync_blk;
    wire [2:0] proc_92_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_92;
    reg [2:0] proc_dep_vld_vec_92_reg;
    wire [2:0] in_chan_dep_vld_vec_92;
    wire [530:0] in_chan_dep_data_vec_92;
    wire [2:0] token_in_vec_92;
    wire [2:0] out_chan_dep_vld_vec_92;
    wire [176:0] out_chan_dep_data_92;
    wire [2:0] token_out_vec_92;
    wire dl_detect_out_92;
    wire dep_chan_vld_91_92;
    wire [176:0] dep_chan_data_91_92;
    wire token_91_92;
    wire dep_chan_vld_93_92;
    wire [176:0] dep_chan_data_93_92;
    wire token_93_92;
    wire dep_chan_vld_109_92;
    wire [176:0] dep_chan_data_109_92;
    wire token_109_92;
    wire [2:0] proc_93_data_FIFO_blk;
    wire [2:0] proc_93_data_PIPO_blk;
    wire [2:0] proc_93_start_FIFO_blk;
    wire [2:0] proc_93_TLF_FIFO_blk;
    wire [2:0] proc_93_input_sync_blk;
    wire [2:0] proc_93_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_93;
    reg [2:0] proc_dep_vld_vec_93_reg;
    wire [2:0] in_chan_dep_vld_vec_93;
    wire [530:0] in_chan_dep_data_vec_93;
    wire [2:0] token_in_vec_93;
    wire [2:0] out_chan_dep_vld_vec_93;
    wire [176:0] out_chan_dep_data_93;
    wire [2:0] token_out_vec_93;
    wire dl_detect_out_93;
    wire dep_chan_vld_92_93;
    wire [176:0] dep_chan_data_92_93;
    wire token_92_93;
    wire dep_chan_vld_94_93;
    wire [176:0] dep_chan_data_94_93;
    wire token_94_93;
    wire dep_chan_vld_111_93;
    wire [176:0] dep_chan_data_111_93;
    wire token_111_93;
    wire [2:0] proc_94_data_FIFO_blk;
    wire [2:0] proc_94_data_PIPO_blk;
    wire [2:0] proc_94_start_FIFO_blk;
    wire [2:0] proc_94_TLF_FIFO_blk;
    wire [2:0] proc_94_input_sync_blk;
    wire [2:0] proc_94_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_94;
    reg [2:0] proc_dep_vld_vec_94_reg;
    wire [2:0] in_chan_dep_vld_vec_94;
    wire [530:0] in_chan_dep_data_vec_94;
    wire [2:0] token_in_vec_94;
    wire [2:0] out_chan_dep_vld_vec_94;
    wire [176:0] out_chan_dep_data_94;
    wire [2:0] token_out_vec_94;
    wire dl_detect_out_94;
    wire dep_chan_vld_93_94;
    wire [176:0] dep_chan_data_93_94;
    wire token_93_94;
    wire dep_chan_vld_95_94;
    wire [176:0] dep_chan_data_95_94;
    wire token_95_94;
    wire dep_chan_vld_113_94;
    wire [176:0] dep_chan_data_113_94;
    wire token_113_94;
    wire [2:0] proc_95_data_FIFO_blk;
    wire [2:0] proc_95_data_PIPO_blk;
    wire [2:0] proc_95_start_FIFO_blk;
    wire [2:0] proc_95_TLF_FIFO_blk;
    wire [2:0] proc_95_input_sync_blk;
    wire [2:0] proc_95_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_95;
    reg [2:0] proc_dep_vld_vec_95_reg;
    wire [2:0] in_chan_dep_vld_vec_95;
    wire [530:0] in_chan_dep_data_vec_95;
    wire [2:0] token_in_vec_95;
    wire [2:0] out_chan_dep_vld_vec_95;
    wire [176:0] out_chan_dep_data_95;
    wire [2:0] token_out_vec_95;
    wire dl_detect_out_95;
    wire dep_chan_vld_94_95;
    wire [176:0] dep_chan_data_94_95;
    wire token_94_95;
    wire dep_chan_vld_96_95;
    wire [176:0] dep_chan_data_96_95;
    wire token_96_95;
    wire dep_chan_vld_115_95;
    wire [176:0] dep_chan_data_115_95;
    wire token_115_95;
    wire [2:0] proc_96_data_FIFO_blk;
    wire [2:0] proc_96_data_PIPO_blk;
    wire [2:0] proc_96_start_FIFO_blk;
    wire [2:0] proc_96_TLF_FIFO_blk;
    wire [2:0] proc_96_input_sync_blk;
    wire [2:0] proc_96_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_96;
    reg [2:0] proc_dep_vld_vec_96_reg;
    wire [2:0] in_chan_dep_vld_vec_96;
    wire [530:0] in_chan_dep_data_vec_96;
    wire [2:0] token_in_vec_96;
    wire [2:0] out_chan_dep_vld_vec_96;
    wire [176:0] out_chan_dep_data_96;
    wire [2:0] token_out_vec_96;
    wire dl_detect_out_96;
    wire dep_chan_vld_95_96;
    wire [176:0] dep_chan_data_95_96;
    wire token_95_96;
    wire dep_chan_vld_97_96;
    wire [176:0] dep_chan_data_97_96;
    wire token_97_96;
    wire dep_chan_vld_117_96;
    wire [176:0] dep_chan_data_117_96;
    wire token_117_96;
    wire [2:0] proc_97_data_FIFO_blk;
    wire [2:0] proc_97_data_PIPO_blk;
    wire [2:0] proc_97_start_FIFO_blk;
    wire [2:0] proc_97_TLF_FIFO_blk;
    wire [2:0] proc_97_input_sync_blk;
    wire [2:0] proc_97_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_97;
    reg [2:0] proc_dep_vld_vec_97_reg;
    wire [2:0] in_chan_dep_vld_vec_97;
    wire [530:0] in_chan_dep_data_vec_97;
    wire [2:0] token_in_vec_97;
    wire [2:0] out_chan_dep_vld_vec_97;
    wire [176:0] out_chan_dep_data_97;
    wire [2:0] token_out_vec_97;
    wire dl_detect_out_97;
    wire dep_chan_vld_96_97;
    wire [176:0] dep_chan_data_96_97;
    wire token_96_97;
    wire dep_chan_vld_98_97;
    wire [176:0] dep_chan_data_98_97;
    wire token_98_97;
    wire dep_chan_vld_119_97;
    wire [176:0] dep_chan_data_119_97;
    wire token_119_97;
    wire [2:0] proc_98_data_FIFO_blk;
    wire [2:0] proc_98_data_PIPO_blk;
    wire [2:0] proc_98_start_FIFO_blk;
    wire [2:0] proc_98_TLF_FIFO_blk;
    wire [2:0] proc_98_input_sync_blk;
    wire [2:0] proc_98_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_98;
    reg [2:0] proc_dep_vld_vec_98_reg;
    wire [2:0] in_chan_dep_vld_vec_98;
    wire [530:0] in_chan_dep_data_vec_98;
    wire [2:0] token_in_vec_98;
    wire [2:0] out_chan_dep_vld_vec_98;
    wire [176:0] out_chan_dep_data_98;
    wire [2:0] token_out_vec_98;
    wire dl_detect_out_98;
    wire dep_chan_vld_97_98;
    wire [176:0] dep_chan_data_97_98;
    wire token_97_98;
    wire dep_chan_vld_99_98;
    wire [176:0] dep_chan_data_99_98;
    wire token_99_98;
    wire dep_chan_vld_121_98;
    wire [176:0] dep_chan_data_121_98;
    wire token_121_98;
    wire [2:0] proc_99_data_FIFO_blk;
    wire [2:0] proc_99_data_PIPO_blk;
    wire [2:0] proc_99_start_FIFO_blk;
    wire [2:0] proc_99_TLF_FIFO_blk;
    wire [2:0] proc_99_input_sync_blk;
    wire [2:0] proc_99_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_99;
    reg [2:0] proc_dep_vld_vec_99_reg;
    wire [2:0] in_chan_dep_vld_vec_99;
    wire [530:0] in_chan_dep_data_vec_99;
    wire [2:0] token_in_vec_99;
    wire [2:0] out_chan_dep_vld_vec_99;
    wire [176:0] out_chan_dep_data_99;
    wire [2:0] token_out_vec_99;
    wire dl_detect_out_99;
    wire dep_chan_vld_98_99;
    wire [176:0] dep_chan_data_98_99;
    wire token_98_99;
    wire dep_chan_vld_100_99;
    wire [176:0] dep_chan_data_100_99;
    wire token_100_99;
    wire dep_chan_vld_123_99;
    wire [176:0] dep_chan_data_123_99;
    wire token_123_99;
    wire [2:0] proc_100_data_FIFO_blk;
    wire [2:0] proc_100_data_PIPO_blk;
    wire [2:0] proc_100_start_FIFO_blk;
    wire [2:0] proc_100_TLF_FIFO_blk;
    wire [2:0] proc_100_input_sync_blk;
    wire [2:0] proc_100_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_100;
    reg [2:0] proc_dep_vld_vec_100_reg;
    wire [2:0] in_chan_dep_vld_vec_100;
    wire [530:0] in_chan_dep_data_vec_100;
    wire [2:0] token_in_vec_100;
    wire [2:0] out_chan_dep_vld_vec_100;
    wire [176:0] out_chan_dep_data_100;
    wire [2:0] token_out_vec_100;
    wire dl_detect_out_100;
    wire dep_chan_vld_99_100;
    wire [176:0] dep_chan_data_99_100;
    wire token_99_100;
    wire dep_chan_vld_101_100;
    wire [176:0] dep_chan_data_101_100;
    wire token_101_100;
    wire dep_chan_vld_125_100;
    wire [176:0] dep_chan_data_125_100;
    wire token_125_100;
    wire [2:0] proc_101_data_FIFO_blk;
    wire [2:0] proc_101_data_PIPO_blk;
    wire [2:0] proc_101_start_FIFO_blk;
    wire [2:0] proc_101_TLF_FIFO_blk;
    wire [2:0] proc_101_input_sync_blk;
    wire [2:0] proc_101_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_101;
    reg [2:0] proc_dep_vld_vec_101_reg;
    wire [2:0] in_chan_dep_vld_vec_101;
    wire [530:0] in_chan_dep_data_vec_101;
    wire [2:0] token_in_vec_101;
    wire [2:0] out_chan_dep_vld_vec_101;
    wire [176:0] out_chan_dep_data_101;
    wire [2:0] token_out_vec_101;
    wire dl_detect_out_101;
    wire dep_chan_vld_100_101;
    wire [176:0] dep_chan_data_100_101;
    wire token_100_101;
    wire dep_chan_vld_102_101;
    wire [176:0] dep_chan_data_102_101;
    wire token_102_101;
    wire dep_chan_vld_127_101;
    wire [176:0] dep_chan_data_127_101;
    wire token_127_101;
    wire [2:0] proc_102_data_FIFO_blk;
    wire [2:0] proc_102_data_PIPO_blk;
    wire [2:0] proc_102_start_FIFO_blk;
    wire [2:0] proc_102_TLF_FIFO_blk;
    wire [2:0] proc_102_input_sync_blk;
    wire [2:0] proc_102_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_102;
    reg [2:0] proc_dep_vld_vec_102_reg;
    wire [2:0] in_chan_dep_vld_vec_102;
    wire [530:0] in_chan_dep_data_vec_102;
    wire [2:0] token_in_vec_102;
    wire [2:0] out_chan_dep_vld_vec_102;
    wire [176:0] out_chan_dep_data_102;
    wire [2:0] token_out_vec_102;
    wire dl_detect_out_102;
    wire dep_chan_vld_101_102;
    wire [176:0] dep_chan_data_101_102;
    wire token_101_102;
    wire dep_chan_vld_103_102;
    wire [176:0] dep_chan_data_103_102;
    wire token_103_102;
    wire dep_chan_vld_129_102;
    wire [176:0] dep_chan_data_129_102;
    wire token_129_102;
    wire [1:0] proc_103_data_FIFO_blk;
    wire [1:0] proc_103_data_PIPO_blk;
    wire [1:0] proc_103_start_FIFO_blk;
    wire [1:0] proc_103_TLF_FIFO_blk;
    wire [1:0] proc_103_input_sync_blk;
    wire [1:0] proc_103_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_103;
    reg [1:0] proc_dep_vld_vec_103_reg;
    wire [1:0] in_chan_dep_vld_vec_103;
    wire [353:0] in_chan_dep_data_vec_103;
    wire [1:0] token_in_vec_103;
    wire [1:0] out_chan_dep_vld_vec_103;
    wire [176:0] out_chan_dep_data_103;
    wire [1:0] token_out_vec_103;
    wire dl_detect_out_103;
    wire dep_chan_vld_102_103;
    wire [176:0] dep_chan_data_102_103;
    wire token_102_103;
    wire dep_chan_vld_131_103;
    wire [176:0] dep_chan_data_131_103;
    wire token_131_103;
    wire [2:0] proc_104_data_FIFO_blk;
    wire [2:0] proc_104_data_PIPO_blk;
    wire [2:0] proc_104_start_FIFO_blk;
    wire [2:0] proc_104_TLF_FIFO_blk;
    wire [2:0] proc_104_input_sync_blk;
    wire [2:0] proc_104_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_104;
    reg [2:0] proc_dep_vld_vec_104_reg;
    wire [2:0] in_chan_dep_vld_vec_104;
    wire [530:0] in_chan_dep_data_vec_104;
    wire [2:0] token_in_vec_104;
    wire [2:0] out_chan_dep_vld_vec_104;
    wire [176:0] out_chan_dep_data_104;
    wire [2:0] token_out_vec_104;
    wire dl_detect_out_104;
    wire dep_chan_vld_88_104;
    wire [176:0] dep_chan_data_88_104;
    wire token_88_104;
    wire dep_chan_vld_90_104;
    wire [176:0] dep_chan_data_90_104;
    wire token_90_104;
    wire dep_chan_vld_105_104;
    wire [176:0] dep_chan_data_105_104;
    wire token_105_104;
    wire [2:0] proc_105_data_FIFO_blk;
    wire [2:0] proc_105_data_PIPO_blk;
    wire [2:0] proc_105_start_FIFO_blk;
    wire [2:0] proc_105_TLF_FIFO_blk;
    wire [2:0] proc_105_input_sync_blk;
    wire [2:0] proc_105_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_105;
    reg [2:0] proc_dep_vld_vec_105_reg;
    wire [2:0] in_chan_dep_vld_vec_105;
    wire [530:0] in_chan_dep_data_vec_105;
    wire [2:0] token_in_vec_105;
    wire [2:0] out_chan_dep_vld_vec_105;
    wire [176:0] out_chan_dep_data_105;
    wire [2:0] token_out_vec_105;
    wire dl_detect_out_105;
    wire dep_chan_vld_104_105;
    wire [176:0] dep_chan_data_104_105;
    wire token_104_105;
    wire dep_chan_vld_106_105;
    wire [176:0] dep_chan_data_106_105;
    wire token_106_105;
    wire dep_chan_vld_107_105;
    wire [176:0] dep_chan_data_107_105;
    wire token_107_105;
    wire [1:0] proc_106_data_FIFO_blk;
    wire [1:0] proc_106_data_PIPO_blk;
    wire [1:0] proc_106_start_FIFO_blk;
    wire [1:0] proc_106_TLF_FIFO_blk;
    wire [1:0] proc_106_input_sync_blk;
    wire [1:0] proc_106_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_106;
    reg [1:0] proc_dep_vld_vec_106_reg;
    wire [1:0] in_chan_dep_vld_vec_106;
    wire [353:0] in_chan_dep_data_vec_106;
    wire [1:0] token_in_vec_106;
    wire [1:0] out_chan_dep_vld_vec_106;
    wire [176:0] out_chan_dep_data_106;
    wire [1:0] token_out_vec_106;
    wire dl_detect_out_106;
    wire dep_chan_vld_105_106;
    wire [176:0] dep_chan_data_105_106;
    wire token_105_106;
    wire dep_chan_vld_108_106;
    wire [176:0] dep_chan_data_108_106;
    wire token_108_106;
    wire [4:0] proc_107_data_FIFO_blk;
    wire [4:0] proc_107_data_PIPO_blk;
    wire [4:0] proc_107_start_FIFO_blk;
    wire [4:0] proc_107_TLF_FIFO_blk;
    wire [4:0] proc_107_input_sync_blk;
    wire [4:0] proc_107_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_107;
    reg [4:0] proc_dep_vld_vec_107_reg;
    wire [4:0] in_chan_dep_vld_vec_107;
    wire [884:0] in_chan_dep_data_vec_107;
    wire [4:0] token_in_vec_107;
    wire [4:0] out_chan_dep_vld_vec_107;
    wire [176:0] out_chan_dep_data_107;
    wire [4:0] token_out_vec_107;
    wire dl_detect_out_107;
    wire dep_chan_vld_91_107;
    wire [176:0] dep_chan_data_91_107;
    wire token_91_107;
    wire dep_chan_vld_105_107;
    wire [176:0] dep_chan_data_105_107;
    wire token_105_107;
    wire dep_chan_vld_108_107;
    wire [176:0] dep_chan_data_108_107;
    wire token_108_107;
    wire dep_chan_vld_109_107;
    wire [176:0] dep_chan_data_109_107;
    wire token_109_107;
    wire dep_chan_vld_160_107;
    wire [176:0] dep_chan_data_160_107;
    wire token_160_107;
    wire [4:0] proc_108_data_FIFO_blk;
    wire [4:0] proc_108_data_PIPO_blk;
    wire [4:0] proc_108_start_FIFO_blk;
    wire [4:0] proc_108_TLF_FIFO_blk;
    wire [4:0] proc_108_input_sync_blk;
    wire [4:0] proc_108_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_108;
    reg [4:0] proc_dep_vld_vec_108_reg;
    wire [4:0] in_chan_dep_vld_vec_108;
    wire [884:0] in_chan_dep_data_vec_108;
    wire [4:0] token_in_vec_108;
    wire [4:0] out_chan_dep_vld_vec_108;
    wire [176:0] out_chan_dep_data_108;
    wire [4:0] token_out_vec_108;
    wire dl_detect_out_108;
    wire dep_chan_vld_106_108;
    wire [176:0] dep_chan_data_106_108;
    wire token_106_108;
    wire dep_chan_vld_107_108;
    wire [176:0] dep_chan_data_107_108;
    wire token_107_108;
    wire dep_chan_vld_110_108;
    wire [176:0] dep_chan_data_110_108;
    wire token_110_108;
    wire dep_chan_vld_133_108;
    wire [176:0] dep_chan_data_133_108;
    wire token_133_108;
    wire dep_chan_vld_173_108;
    wire [176:0] dep_chan_data_173_108;
    wire token_173_108;
    wire [4:0] proc_109_data_FIFO_blk;
    wire [4:0] proc_109_data_PIPO_blk;
    wire [4:0] proc_109_start_FIFO_blk;
    wire [4:0] proc_109_TLF_FIFO_blk;
    wire [4:0] proc_109_input_sync_blk;
    wire [4:0] proc_109_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_109;
    reg [4:0] proc_dep_vld_vec_109_reg;
    wire [4:0] in_chan_dep_vld_vec_109;
    wire [884:0] in_chan_dep_data_vec_109;
    wire [4:0] token_in_vec_109;
    wire [4:0] out_chan_dep_vld_vec_109;
    wire [176:0] out_chan_dep_data_109;
    wire [4:0] token_out_vec_109;
    wire dl_detect_out_109;
    wire dep_chan_vld_92_109;
    wire [176:0] dep_chan_data_92_109;
    wire token_92_109;
    wire dep_chan_vld_107_109;
    wire [176:0] dep_chan_data_107_109;
    wire token_107_109;
    wire dep_chan_vld_110_109;
    wire [176:0] dep_chan_data_110_109;
    wire token_110_109;
    wire dep_chan_vld_111_109;
    wire [176:0] dep_chan_data_111_109;
    wire token_111_109;
    wire dep_chan_vld_159_109;
    wire [176:0] dep_chan_data_159_109;
    wire token_159_109;
    wire [4:0] proc_110_data_FIFO_blk;
    wire [4:0] proc_110_data_PIPO_blk;
    wire [4:0] proc_110_start_FIFO_blk;
    wire [4:0] proc_110_TLF_FIFO_blk;
    wire [4:0] proc_110_input_sync_blk;
    wire [4:0] proc_110_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_110;
    reg [4:0] proc_dep_vld_vec_110_reg;
    wire [4:0] in_chan_dep_vld_vec_110;
    wire [884:0] in_chan_dep_data_vec_110;
    wire [4:0] token_in_vec_110;
    wire [4:0] out_chan_dep_vld_vec_110;
    wire [176:0] out_chan_dep_data_110;
    wire [4:0] token_out_vec_110;
    wire dl_detect_out_110;
    wire dep_chan_vld_108_110;
    wire [176:0] dep_chan_data_108_110;
    wire token_108_110;
    wire dep_chan_vld_109_110;
    wire [176:0] dep_chan_data_109_110;
    wire token_109_110;
    wire dep_chan_vld_112_110;
    wire [176:0] dep_chan_data_112_110;
    wire token_112_110;
    wire dep_chan_vld_134_110;
    wire [176:0] dep_chan_data_134_110;
    wire token_134_110;
    wire dep_chan_vld_172_110;
    wire [176:0] dep_chan_data_172_110;
    wire token_172_110;
    wire [4:0] proc_111_data_FIFO_blk;
    wire [4:0] proc_111_data_PIPO_blk;
    wire [4:0] proc_111_start_FIFO_blk;
    wire [4:0] proc_111_TLF_FIFO_blk;
    wire [4:0] proc_111_input_sync_blk;
    wire [4:0] proc_111_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_111;
    reg [4:0] proc_dep_vld_vec_111_reg;
    wire [4:0] in_chan_dep_vld_vec_111;
    wire [884:0] in_chan_dep_data_vec_111;
    wire [4:0] token_in_vec_111;
    wire [4:0] out_chan_dep_vld_vec_111;
    wire [176:0] out_chan_dep_data_111;
    wire [4:0] token_out_vec_111;
    wire dl_detect_out_111;
    wire dep_chan_vld_93_111;
    wire [176:0] dep_chan_data_93_111;
    wire token_93_111;
    wire dep_chan_vld_109_111;
    wire [176:0] dep_chan_data_109_111;
    wire token_109_111;
    wire dep_chan_vld_112_111;
    wire [176:0] dep_chan_data_112_111;
    wire token_112_111;
    wire dep_chan_vld_113_111;
    wire [176:0] dep_chan_data_113_111;
    wire token_113_111;
    wire dep_chan_vld_158_111;
    wire [176:0] dep_chan_data_158_111;
    wire token_158_111;
    wire [4:0] proc_112_data_FIFO_blk;
    wire [4:0] proc_112_data_PIPO_blk;
    wire [4:0] proc_112_start_FIFO_blk;
    wire [4:0] proc_112_TLF_FIFO_blk;
    wire [4:0] proc_112_input_sync_blk;
    wire [4:0] proc_112_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_112;
    reg [4:0] proc_dep_vld_vec_112_reg;
    wire [4:0] in_chan_dep_vld_vec_112;
    wire [884:0] in_chan_dep_data_vec_112;
    wire [4:0] token_in_vec_112;
    wire [4:0] out_chan_dep_vld_vec_112;
    wire [176:0] out_chan_dep_data_112;
    wire [4:0] token_out_vec_112;
    wire dl_detect_out_112;
    wire dep_chan_vld_110_112;
    wire [176:0] dep_chan_data_110_112;
    wire token_110_112;
    wire dep_chan_vld_111_112;
    wire [176:0] dep_chan_data_111_112;
    wire token_111_112;
    wire dep_chan_vld_114_112;
    wire [176:0] dep_chan_data_114_112;
    wire token_114_112;
    wire dep_chan_vld_135_112;
    wire [176:0] dep_chan_data_135_112;
    wire token_135_112;
    wire dep_chan_vld_171_112;
    wire [176:0] dep_chan_data_171_112;
    wire token_171_112;
    wire [4:0] proc_113_data_FIFO_blk;
    wire [4:0] proc_113_data_PIPO_blk;
    wire [4:0] proc_113_start_FIFO_blk;
    wire [4:0] proc_113_TLF_FIFO_blk;
    wire [4:0] proc_113_input_sync_blk;
    wire [4:0] proc_113_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_113;
    reg [4:0] proc_dep_vld_vec_113_reg;
    wire [4:0] in_chan_dep_vld_vec_113;
    wire [884:0] in_chan_dep_data_vec_113;
    wire [4:0] token_in_vec_113;
    wire [4:0] out_chan_dep_vld_vec_113;
    wire [176:0] out_chan_dep_data_113;
    wire [4:0] token_out_vec_113;
    wire dl_detect_out_113;
    wire dep_chan_vld_94_113;
    wire [176:0] dep_chan_data_94_113;
    wire token_94_113;
    wire dep_chan_vld_111_113;
    wire [176:0] dep_chan_data_111_113;
    wire token_111_113;
    wire dep_chan_vld_114_113;
    wire [176:0] dep_chan_data_114_113;
    wire token_114_113;
    wire dep_chan_vld_115_113;
    wire [176:0] dep_chan_data_115_113;
    wire token_115_113;
    wire dep_chan_vld_157_113;
    wire [176:0] dep_chan_data_157_113;
    wire token_157_113;
    wire [4:0] proc_114_data_FIFO_blk;
    wire [4:0] proc_114_data_PIPO_blk;
    wire [4:0] proc_114_start_FIFO_blk;
    wire [4:0] proc_114_TLF_FIFO_blk;
    wire [4:0] proc_114_input_sync_blk;
    wire [4:0] proc_114_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_114;
    reg [4:0] proc_dep_vld_vec_114_reg;
    wire [4:0] in_chan_dep_vld_vec_114;
    wire [884:0] in_chan_dep_data_vec_114;
    wire [4:0] token_in_vec_114;
    wire [4:0] out_chan_dep_vld_vec_114;
    wire [176:0] out_chan_dep_data_114;
    wire [4:0] token_out_vec_114;
    wire dl_detect_out_114;
    wire dep_chan_vld_112_114;
    wire [176:0] dep_chan_data_112_114;
    wire token_112_114;
    wire dep_chan_vld_113_114;
    wire [176:0] dep_chan_data_113_114;
    wire token_113_114;
    wire dep_chan_vld_116_114;
    wire [176:0] dep_chan_data_116_114;
    wire token_116_114;
    wire dep_chan_vld_136_114;
    wire [176:0] dep_chan_data_136_114;
    wire token_136_114;
    wire dep_chan_vld_170_114;
    wire [176:0] dep_chan_data_170_114;
    wire token_170_114;
    wire [4:0] proc_115_data_FIFO_blk;
    wire [4:0] proc_115_data_PIPO_blk;
    wire [4:0] proc_115_start_FIFO_blk;
    wire [4:0] proc_115_TLF_FIFO_blk;
    wire [4:0] proc_115_input_sync_blk;
    wire [4:0] proc_115_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_115;
    reg [4:0] proc_dep_vld_vec_115_reg;
    wire [4:0] in_chan_dep_vld_vec_115;
    wire [884:0] in_chan_dep_data_vec_115;
    wire [4:0] token_in_vec_115;
    wire [4:0] out_chan_dep_vld_vec_115;
    wire [176:0] out_chan_dep_data_115;
    wire [4:0] token_out_vec_115;
    wire dl_detect_out_115;
    wire dep_chan_vld_95_115;
    wire [176:0] dep_chan_data_95_115;
    wire token_95_115;
    wire dep_chan_vld_113_115;
    wire [176:0] dep_chan_data_113_115;
    wire token_113_115;
    wire dep_chan_vld_116_115;
    wire [176:0] dep_chan_data_116_115;
    wire token_116_115;
    wire dep_chan_vld_117_115;
    wire [176:0] dep_chan_data_117_115;
    wire token_117_115;
    wire dep_chan_vld_156_115;
    wire [176:0] dep_chan_data_156_115;
    wire token_156_115;
    wire [4:0] proc_116_data_FIFO_blk;
    wire [4:0] proc_116_data_PIPO_blk;
    wire [4:0] proc_116_start_FIFO_blk;
    wire [4:0] proc_116_TLF_FIFO_blk;
    wire [4:0] proc_116_input_sync_blk;
    wire [4:0] proc_116_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_116;
    reg [4:0] proc_dep_vld_vec_116_reg;
    wire [4:0] in_chan_dep_vld_vec_116;
    wire [884:0] in_chan_dep_data_vec_116;
    wire [4:0] token_in_vec_116;
    wire [4:0] out_chan_dep_vld_vec_116;
    wire [176:0] out_chan_dep_data_116;
    wire [4:0] token_out_vec_116;
    wire dl_detect_out_116;
    wire dep_chan_vld_114_116;
    wire [176:0] dep_chan_data_114_116;
    wire token_114_116;
    wire dep_chan_vld_115_116;
    wire [176:0] dep_chan_data_115_116;
    wire token_115_116;
    wire dep_chan_vld_118_116;
    wire [176:0] dep_chan_data_118_116;
    wire token_118_116;
    wire dep_chan_vld_137_116;
    wire [176:0] dep_chan_data_137_116;
    wire token_137_116;
    wire dep_chan_vld_169_116;
    wire [176:0] dep_chan_data_169_116;
    wire token_169_116;
    wire [4:0] proc_117_data_FIFO_blk;
    wire [4:0] proc_117_data_PIPO_blk;
    wire [4:0] proc_117_start_FIFO_blk;
    wire [4:0] proc_117_TLF_FIFO_blk;
    wire [4:0] proc_117_input_sync_blk;
    wire [4:0] proc_117_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_117;
    reg [4:0] proc_dep_vld_vec_117_reg;
    wire [4:0] in_chan_dep_vld_vec_117;
    wire [884:0] in_chan_dep_data_vec_117;
    wire [4:0] token_in_vec_117;
    wire [4:0] out_chan_dep_vld_vec_117;
    wire [176:0] out_chan_dep_data_117;
    wire [4:0] token_out_vec_117;
    wire dl_detect_out_117;
    wire dep_chan_vld_96_117;
    wire [176:0] dep_chan_data_96_117;
    wire token_96_117;
    wire dep_chan_vld_115_117;
    wire [176:0] dep_chan_data_115_117;
    wire token_115_117;
    wire dep_chan_vld_118_117;
    wire [176:0] dep_chan_data_118_117;
    wire token_118_117;
    wire dep_chan_vld_119_117;
    wire [176:0] dep_chan_data_119_117;
    wire token_119_117;
    wire dep_chan_vld_155_117;
    wire [176:0] dep_chan_data_155_117;
    wire token_155_117;
    wire [4:0] proc_118_data_FIFO_blk;
    wire [4:0] proc_118_data_PIPO_blk;
    wire [4:0] proc_118_start_FIFO_blk;
    wire [4:0] proc_118_TLF_FIFO_blk;
    wire [4:0] proc_118_input_sync_blk;
    wire [4:0] proc_118_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_118;
    reg [4:0] proc_dep_vld_vec_118_reg;
    wire [4:0] in_chan_dep_vld_vec_118;
    wire [884:0] in_chan_dep_data_vec_118;
    wire [4:0] token_in_vec_118;
    wire [4:0] out_chan_dep_vld_vec_118;
    wire [176:0] out_chan_dep_data_118;
    wire [4:0] token_out_vec_118;
    wire dl_detect_out_118;
    wire dep_chan_vld_116_118;
    wire [176:0] dep_chan_data_116_118;
    wire token_116_118;
    wire dep_chan_vld_117_118;
    wire [176:0] dep_chan_data_117_118;
    wire token_117_118;
    wire dep_chan_vld_120_118;
    wire [176:0] dep_chan_data_120_118;
    wire token_120_118;
    wire dep_chan_vld_138_118;
    wire [176:0] dep_chan_data_138_118;
    wire token_138_118;
    wire dep_chan_vld_168_118;
    wire [176:0] dep_chan_data_168_118;
    wire token_168_118;
    wire [4:0] proc_119_data_FIFO_blk;
    wire [4:0] proc_119_data_PIPO_blk;
    wire [4:0] proc_119_start_FIFO_blk;
    wire [4:0] proc_119_TLF_FIFO_blk;
    wire [4:0] proc_119_input_sync_blk;
    wire [4:0] proc_119_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_119;
    reg [4:0] proc_dep_vld_vec_119_reg;
    wire [4:0] in_chan_dep_vld_vec_119;
    wire [884:0] in_chan_dep_data_vec_119;
    wire [4:0] token_in_vec_119;
    wire [4:0] out_chan_dep_vld_vec_119;
    wire [176:0] out_chan_dep_data_119;
    wire [4:0] token_out_vec_119;
    wire dl_detect_out_119;
    wire dep_chan_vld_97_119;
    wire [176:0] dep_chan_data_97_119;
    wire token_97_119;
    wire dep_chan_vld_117_119;
    wire [176:0] dep_chan_data_117_119;
    wire token_117_119;
    wire dep_chan_vld_120_119;
    wire [176:0] dep_chan_data_120_119;
    wire token_120_119;
    wire dep_chan_vld_121_119;
    wire [176:0] dep_chan_data_121_119;
    wire token_121_119;
    wire dep_chan_vld_154_119;
    wire [176:0] dep_chan_data_154_119;
    wire token_154_119;
    wire [4:0] proc_120_data_FIFO_blk;
    wire [4:0] proc_120_data_PIPO_blk;
    wire [4:0] proc_120_start_FIFO_blk;
    wire [4:0] proc_120_TLF_FIFO_blk;
    wire [4:0] proc_120_input_sync_blk;
    wire [4:0] proc_120_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_120;
    reg [4:0] proc_dep_vld_vec_120_reg;
    wire [4:0] in_chan_dep_vld_vec_120;
    wire [884:0] in_chan_dep_data_vec_120;
    wire [4:0] token_in_vec_120;
    wire [4:0] out_chan_dep_vld_vec_120;
    wire [176:0] out_chan_dep_data_120;
    wire [4:0] token_out_vec_120;
    wire dl_detect_out_120;
    wire dep_chan_vld_118_120;
    wire [176:0] dep_chan_data_118_120;
    wire token_118_120;
    wire dep_chan_vld_119_120;
    wire [176:0] dep_chan_data_119_120;
    wire token_119_120;
    wire dep_chan_vld_122_120;
    wire [176:0] dep_chan_data_122_120;
    wire token_122_120;
    wire dep_chan_vld_139_120;
    wire [176:0] dep_chan_data_139_120;
    wire token_139_120;
    wire dep_chan_vld_167_120;
    wire [176:0] dep_chan_data_167_120;
    wire token_167_120;
    wire [4:0] proc_121_data_FIFO_blk;
    wire [4:0] proc_121_data_PIPO_blk;
    wire [4:0] proc_121_start_FIFO_blk;
    wire [4:0] proc_121_TLF_FIFO_blk;
    wire [4:0] proc_121_input_sync_blk;
    wire [4:0] proc_121_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_121;
    reg [4:0] proc_dep_vld_vec_121_reg;
    wire [4:0] in_chan_dep_vld_vec_121;
    wire [884:0] in_chan_dep_data_vec_121;
    wire [4:0] token_in_vec_121;
    wire [4:0] out_chan_dep_vld_vec_121;
    wire [176:0] out_chan_dep_data_121;
    wire [4:0] token_out_vec_121;
    wire dl_detect_out_121;
    wire dep_chan_vld_98_121;
    wire [176:0] dep_chan_data_98_121;
    wire token_98_121;
    wire dep_chan_vld_119_121;
    wire [176:0] dep_chan_data_119_121;
    wire token_119_121;
    wire dep_chan_vld_122_121;
    wire [176:0] dep_chan_data_122_121;
    wire token_122_121;
    wire dep_chan_vld_123_121;
    wire [176:0] dep_chan_data_123_121;
    wire token_123_121;
    wire dep_chan_vld_153_121;
    wire [176:0] dep_chan_data_153_121;
    wire token_153_121;
    wire [4:0] proc_122_data_FIFO_blk;
    wire [4:0] proc_122_data_PIPO_blk;
    wire [4:0] proc_122_start_FIFO_blk;
    wire [4:0] proc_122_TLF_FIFO_blk;
    wire [4:0] proc_122_input_sync_blk;
    wire [4:0] proc_122_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_122;
    reg [4:0] proc_dep_vld_vec_122_reg;
    wire [4:0] in_chan_dep_vld_vec_122;
    wire [884:0] in_chan_dep_data_vec_122;
    wire [4:0] token_in_vec_122;
    wire [4:0] out_chan_dep_vld_vec_122;
    wire [176:0] out_chan_dep_data_122;
    wire [4:0] token_out_vec_122;
    wire dl_detect_out_122;
    wire dep_chan_vld_120_122;
    wire [176:0] dep_chan_data_120_122;
    wire token_120_122;
    wire dep_chan_vld_121_122;
    wire [176:0] dep_chan_data_121_122;
    wire token_121_122;
    wire dep_chan_vld_124_122;
    wire [176:0] dep_chan_data_124_122;
    wire token_124_122;
    wire dep_chan_vld_140_122;
    wire [176:0] dep_chan_data_140_122;
    wire token_140_122;
    wire dep_chan_vld_166_122;
    wire [176:0] dep_chan_data_166_122;
    wire token_166_122;
    wire [4:0] proc_123_data_FIFO_blk;
    wire [4:0] proc_123_data_PIPO_blk;
    wire [4:0] proc_123_start_FIFO_blk;
    wire [4:0] proc_123_TLF_FIFO_blk;
    wire [4:0] proc_123_input_sync_blk;
    wire [4:0] proc_123_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_123;
    reg [4:0] proc_dep_vld_vec_123_reg;
    wire [4:0] in_chan_dep_vld_vec_123;
    wire [884:0] in_chan_dep_data_vec_123;
    wire [4:0] token_in_vec_123;
    wire [4:0] out_chan_dep_vld_vec_123;
    wire [176:0] out_chan_dep_data_123;
    wire [4:0] token_out_vec_123;
    wire dl_detect_out_123;
    wire dep_chan_vld_99_123;
    wire [176:0] dep_chan_data_99_123;
    wire token_99_123;
    wire dep_chan_vld_121_123;
    wire [176:0] dep_chan_data_121_123;
    wire token_121_123;
    wire dep_chan_vld_124_123;
    wire [176:0] dep_chan_data_124_123;
    wire token_124_123;
    wire dep_chan_vld_125_123;
    wire [176:0] dep_chan_data_125_123;
    wire token_125_123;
    wire dep_chan_vld_152_123;
    wire [176:0] dep_chan_data_152_123;
    wire token_152_123;
    wire [4:0] proc_124_data_FIFO_blk;
    wire [4:0] proc_124_data_PIPO_blk;
    wire [4:0] proc_124_start_FIFO_blk;
    wire [4:0] proc_124_TLF_FIFO_blk;
    wire [4:0] proc_124_input_sync_blk;
    wire [4:0] proc_124_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_124;
    reg [4:0] proc_dep_vld_vec_124_reg;
    wire [4:0] in_chan_dep_vld_vec_124;
    wire [884:0] in_chan_dep_data_vec_124;
    wire [4:0] token_in_vec_124;
    wire [4:0] out_chan_dep_vld_vec_124;
    wire [176:0] out_chan_dep_data_124;
    wire [4:0] token_out_vec_124;
    wire dl_detect_out_124;
    wire dep_chan_vld_122_124;
    wire [176:0] dep_chan_data_122_124;
    wire token_122_124;
    wire dep_chan_vld_123_124;
    wire [176:0] dep_chan_data_123_124;
    wire token_123_124;
    wire dep_chan_vld_126_124;
    wire [176:0] dep_chan_data_126_124;
    wire token_126_124;
    wire dep_chan_vld_141_124;
    wire [176:0] dep_chan_data_141_124;
    wire token_141_124;
    wire dep_chan_vld_165_124;
    wire [176:0] dep_chan_data_165_124;
    wire token_165_124;
    wire [4:0] proc_125_data_FIFO_blk;
    wire [4:0] proc_125_data_PIPO_blk;
    wire [4:0] proc_125_start_FIFO_blk;
    wire [4:0] proc_125_TLF_FIFO_blk;
    wire [4:0] proc_125_input_sync_blk;
    wire [4:0] proc_125_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_125;
    reg [4:0] proc_dep_vld_vec_125_reg;
    wire [4:0] in_chan_dep_vld_vec_125;
    wire [884:0] in_chan_dep_data_vec_125;
    wire [4:0] token_in_vec_125;
    wire [4:0] out_chan_dep_vld_vec_125;
    wire [176:0] out_chan_dep_data_125;
    wire [4:0] token_out_vec_125;
    wire dl_detect_out_125;
    wire dep_chan_vld_100_125;
    wire [176:0] dep_chan_data_100_125;
    wire token_100_125;
    wire dep_chan_vld_123_125;
    wire [176:0] dep_chan_data_123_125;
    wire token_123_125;
    wire dep_chan_vld_126_125;
    wire [176:0] dep_chan_data_126_125;
    wire token_126_125;
    wire dep_chan_vld_127_125;
    wire [176:0] dep_chan_data_127_125;
    wire token_127_125;
    wire dep_chan_vld_151_125;
    wire [176:0] dep_chan_data_151_125;
    wire token_151_125;
    wire [4:0] proc_126_data_FIFO_blk;
    wire [4:0] proc_126_data_PIPO_blk;
    wire [4:0] proc_126_start_FIFO_blk;
    wire [4:0] proc_126_TLF_FIFO_blk;
    wire [4:0] proc_126_input_sync_blk;
    wire [4:0] proc_126_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_126;
    reg [4:0] proc_dep_vld_vec_126_reg;
    wire [4:0] in_chan_dep_vld_vec_126;
    wire [884:0] in_chan_dep_data_vec_126;
    wire [4:0] token_in_vec_126;
    wire [4:0] out_chan_dep_vld_vec_126;
    wire [176:0] out_chan_dep_data_126;
    wire [4:0] token_out_vec_126;
    wire dl_detect_out_126;
    wire dep_chan_vld_124_126;
    wire [176:0] dep_chan_data_124_126;
    wire token_124_126;
    wire dep_chan_vld_125_126;
    wire [176:0] dep_chan_data_125_126;
    wire token_125_126;
    wire dep_chan_vld_128_126;
    wire [176:0] dep_chan_data_128_126;
    wire token_128_126;
    wire dep_chan_vld_142_126;
    wire [176:0] dep_chan_data_142_126;
    wire token_142_126;
    wire dep_chan_vld_164_126;
    wire [176:0] dep_chan_data_164_126;
    wire token_164_126;
    wire [4:0] proc_127_data_FIFO_blk;
    wire [4:0] proc_127_data_PIPO_blk;
    wire [4:0] proc_127_start_FIFO_blk;
    wire [4:0] proc_127_TLF_FIFO_blk;
    wire [4:0] proc_127_input_sync_blk;
    wire [4:0] proc_127_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_127;
    reg [4:0] proc_dep_vld_vec_127_reg;
    wire [4:0] in_chan_dep_vld_vec_127;
    wire [884:0] in_chan_dep_data_vec_127;
    wire [4:0] token_in_vec_127;
    wire [4:0] out_chan_dep_vld_vec_127;
    wire [176:0] out_chan_dep_data_127;
    wire [4:0] token_out_vec_127;
    wire dl_detect_out_127;
    wire dep_chan_vld_101_127;
    wire [176:0] dep_chan_data_101_127;
    wire token_101_127;
    wire dep_chan_vld_125_127;
    wire [176:0] dep_chan_data_125_127;
    wire token_125_127;
    wire dep_chan_vld_128_127;
    wire [176:0] dep_chan_data_128_127;
    wire token_128_127;
    wire dep_chan_vld_129_127;
    wire [176:0] dep_chan_data_129_127;
    wire token_129_127;
    wire dep_chan_vld_150_127;
    wire [176:0] dep_chan_data_150_127;
    wire token_150_127;
    wire [4:0] proc_128_data_FIFO_blk;
    wire [4:0] proc_128_data_PIPO_blk;
    wire [4:0] proc_128_start_FIFO_blk;
    wire [4:0] proc_128_TLF_FIFO_blk;
    wire [4:0] proc_128_input_sync_blk;
    wire [4:0] proc_128_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_128;
    reg [4:0] proc_dep_vld_vec_128_reg;
    wire [4:0] in_chan_dep_vld_vec_128;
    wire [884:0] in_chan_dep_data_vec_128;
    wire [4:0] token_in_vec_128;
    wire [4:0] out_chan_dep_vld_vec_128;
    wire [176:0] out_chan_dep_data_128;
    wire [4:0] token_out_vec_128;
    wire dl_detect_out_128;
    wire dep_chan_vld_126_128;
    wire [176:0] dep_chan_data_126_128;
    wire token_126_128;
    wire dep_chan_vld_127_128;
    wire [176:0] dep_chan_data_127_128;
    wire token_127_128;
    wire dep_chan_vld_130_128;
    wire [176:0] dep_chan_data_130_128;
    wire token_130_128;
    wire dep_chan_vld_143_128;
    wire [176:0] dep_chan_data_143_128;
    wire token_143_128;
    wire dep_chan_vld_163_128;
    wire [176:0] dep_chan_data_163_128;
    wire token_163_128;
    wire [4:0] proc_129_data_FIFO_blk;
    wire [4:0] proc_129_data_PIPO_blk;
    wire [4:0] proc_129_start_FIFO_blk;
    wire [4:0] proc_129_TLF_FIFO_blk;
    wire [4:0] proc_129_input_sync_blk;
    wire [4:0] proc_129_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_129;
    reg [4:0] proc_dep_vld_vec_129_reg;
    wire [4:0] in_chan_dep_vld_vec_129;
    wire [884:0] in_chan_dep_data_vec_129;
    wire [4:0] token_in_vec_129;
    wire [4:0] out_chan_dep_vld_vec_129;
    wire [176:0] out_chan_dep_data_129;
    wire [4:0] token_out_vec_129;
    wire dl_detect_out_129;
    wire dep_chan_vld_102_129;
    wire [176:0] dep_chan_data_102_129;
    wire token_102_129;
    wire dep_chan_vld_127_129;
    wire [176:0] dep_chan_data_127_129;
    wire token_127_129;
    wire dep_chan_vld_130_129;
    wire [176:0] dep_chan_data_130_129;
    wire token_130_129;
    wire dep_chan_vld_131_129;
    wire [176:0] dep_chan_data_131_129;
    wire token_131_129;
    wire dep_chan_vld_149_129;
    wire [176:0] dep_chan_data_149_129;
    wire token_149_129;
    wire [4:0] proc_130_data_FIFO_blk;
    wire [4:0] proc_130_data_PIPO_blk;
    wire [4:0] proc_130_start_FIFO_blk;
    wire [4:0] proc_130_TLF_FIFO_blk;
    wire [4:0] proc_130_input_sync_blk;
    wire [4:0] proc_130_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_130;
    reg [4:0] proc_dep_vld_vec_130_reg;
    wire [4:0] in_chan_dep_vld_vec_130;
    wire [884:0] in_chan_dep_data_vec_130;
    wire [4:0] token_in_vec_130;
    wire [4:0] out_chan_dep_vld_vec_130;
    wire [176:0] out_chan_dep_data_130;
    wire [4:0] token_out_vec_130;
    wire dl_detect_out_130;
    wire dep_chan_vld_128_130;
    wire [176:0] dep_chan_data_128_130;
    wire token_128_130;
    wire dep_chan_vld_129_130;
    wire [176:0] dep_chan_data_129_130;
    wire token_129_130;
    wire dep_chan_vld_132_130;
    wire [176:0] dep_chan_data_132_130;
    wire token_132_130;
    wire dep_chan_vld_144_130;
    wire [176:0] dep_chan_data_144_130;
    wire token_144_130;
    wire dep_chan_vld_162_130;
    wire [176:0] dep_chan_data_162_130;
    wire token_162_130;
    wire [4:0] proc_131_data_FIFO_blk;
    wire [4:0] proc_131_data_PIPO_blk;
    wire [4:0] proc_131_start_FIFO_blk;
    wire [4:0] proc_131_TLF_FIFO_blk;
    wire [4:0] proc_131_input_sync_blk;
    wire [4:0] proc_131_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_131;
    reg [4:0] proc_dep_vld_vec_131_reg;
    wire [4:0] in_chan_dep_vld_vec_131;
    wire [884:0] in_chan_dep_data_vec_131;
    wire [4:0] token_in_vec_131;
    wire [4:0] out_chan_dep_vld_vec_131;
    wire [176:0] out_chan_dep_data_131;
    wire [4:0] token_out_vec_131;
    wire dl_detect_out_131;
    wire dep_chan_vld_103_131;
    wire [176:0] dep_chan_data_103_131;
    wire token_103_131;
    wire dep_chan_vld_129_131;
    wire [176:0] dep_chan_data_129_131;
    wire token_129_131;
    wire dep_chan_vld_132_131;
    wire [176:0] dep_chan_data_132_131;
    wire token_132_131;
    wire dep_chan_vld_146_131;
    wire [176:0] dep_chan_data_146_131;
    wire token_146_131;
    wire dep_chan_vld_148_131;
    wire [176:0] dep_chan_data_148_131;
    wire token_148_131;
    wire [4:0] proc_132_data_FIFO_blk;
    wire [4:0] proc_132_data_PIPO_blk;
    wire [4:0] proc_132_start_FIFO_blk;
    wire [4:0] proc_132_TLF_FIFO_blk;
    wire [4:0] proc_132_input_sync_blk;
    wire [4:0] proc_132_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_132;
    reg [4:0] proc_dep_vld_vec_132_reg;
    wire [4:0] in_chan_dep_vld_vec_132;
    wire [884:0] in_chan_dep_data_vec_132;
    wire [4:0] token_in_vec_132;
    wire [4:0] out_chan_dep_vld_vec_132;
    wire [176:0] out_chan_dep_data_132;
    wire [4:0] token_out_vec_132;
    wire dl_detect_out_132;
    wire dep_chan_vld_130_132;
    wire [176:0] dep_chan_data_130_132;
    wire token_130_132;
    wire dep_chan_vld_131_132;
    wire [176:0] dep_chan_data_131_132;
    wire token_131_132;
    wire dep_chan_vld_145_132;
    wire [176:0] dep_chan_data_145_132;
    wire token_145_132;
    wire dep_chan_vld_147_132;
    wire [176:0] dep_chan_data_147_132;
    wire token_147_132;
    wire dep_chan_vld_161_132;
    wire [176:0] dep_chan_data_161_132;
    wire token_161_132;
    wire [15:0] proc_133_data_FIFO_blk;
    wire [15:0] proc_133_data_PIPO_blk;
    wire [15:0] proc_133_start_FIFO_blk;
    wire [15:0] proc_133_TLF_FIFO_blk;
    wire [15:0] proc_133_input_sync_blk;
    wire [15:0] proc_133_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_133;
    reg [15:0] proc_dep_vld_vec_133_reg;
    wire [15:0] in_chan_dep_vld_vec_133;
    wire [2831:0] in_chan_dep_data_vec_133;
    wire [15:0] token_in_vec_133;
    wire [15:0] out_chan_dep_vld_vec_133;
    wire [176:0] out_chan_dep_data_133;
    wire [15:0] token_out_vec_133;
    wire dl_detect_out_133;
    wire dep_chan_vld_108_133;
    wire [176:0] dep_chan_data_108_133;
    wire token_108_133;
    wire dep_chan_vld_134_133;
    wire [176:0] dep_chan_data_134_133;
    wire token_134_133;
    wire dep_chan_vld_135_133;
    wire [176:0] dep_chan_data_135_133;
    wire token_135_133;
    wire dep_chan_vld_136_133;
    wire [176:0] dep_chan_data_136_133;
    wire token_136_133;
    wire dep_chan_vld_137_133;
    wire [176:0] dep_chan_data_137_133;
    wire token_137_133;
    wire dep_chan_vld_138_133;
    wire [176:0] dep_chan_data_138_133;
    wire token_138_133;
    wire dep_chan_vld_139_133;
    wire [176:0] dep_chan_data_139_133;
    wire token_139_133;
    wire dep_chan_vld_140_133;
    wire [176:0] dep_chan_data_140_133;
    wire token_140_133;
    wire dep_chan_vld_141_133;
    wire [176:0] dep_chan_data_141_133;
    wire token_141_133;
    wire dep_chan_vld_142_133;
    wire [176:0] dep_chan_data_142_133;
    wire token_142_133;
    wire dep_chan_vld_143_133;
    wire [176:0] dep_chan_data_143_133;
    wire token_143_133;
    wire dep_chan_vld_144_133;
    wire [176:0] dep_chan_data_144_133;
    wire token_144_133;
    wire dep_chan_vld_145_133;
    wire [176:0] dep_chan_data_145_133;
    wire token_145_133;
    wire dep_chan_vld_146_133;
    wire [176:0] dep_chan_data_146_133;
    wire token_146_133;
    wire dep_chan_vld_147_133;
    wire [176:0] dep_chan_data_147_133;
    wire token_147_133;
    wire dep_chan_vld_176_133;
    wire [176:0] dep_chan_data_176_133;
    wire token_176_133;
    wire [15:0] proc_134_data_FIFO_blk;
    wire [15:0] proc_134_data_PIPO_blk;
    wire [15:0] proc_134_start_FIFO_blk;
    wire [15:0] proc_134_TLF_FIFO_blk;
    wire [15:0] proc_134_input_sync_blk;
    wire [15:0] proc_134_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_134;
    reg [15:0] proc_dep_vld_vec_134_reg;
    wire [15:0] in_chan_dep_vld_vec_134;
    wire [2831:0] in_chan_dep_data_vec_134;
    wire [15:0] token_in_vec_134;
    wire [15:0] out_chan_dep_vld_vec_134;
    wire [176:0] out_chan_dep_data_134;
    wire [15:0] token_out_vec_134;
    wire dl_detect_out_134;
    wire dep_chan_vld_110_134;
    wire [176:0] dep_chan_data_110_134;
    wire token_110_134;
    wire dep_chan_vld_133_134;
    wire [176:0] dep_chan_data_133_134;
    wire token_133_134;
    wire dep_chan_vld_135_134;
    wire [176:0] dep_chan_data_135_134;
    wire token_135_134;
    wire dep_chan_vld_136_134;
    wire [176:0] dep_chan_data_136_134;
    wire token_136_134;
    wire dep_chan_vld_137_134;
    wire [176:0] dep_chan_data_137_134;
    wire token_137_134;
    wire dep_chan_vld_138_134;
    wire [176:0] dep_chan_data_138_134;
    wire token_138_134;
    wire dep_chan_vld_139_134;
    wire [176:0] dep_chan_data_139_134;
    wire token_139_134;
    wire dep_chan_vld_140_134;
    wire [176:0] dep_chan_data_140_134;
    wire token_140_134;
    wire dep_chan_vld_141_134;
    wire [176:0] dep_chan_data_141_134;
    wire token_141_134;
    wire dep_chan_vld_142_134;
    wire [176:0] dep_chan_data_142_134;
    wire token_142_134;
    wire dep_chan_vld_143_134;
    wire [176:0] dep_chan_data_143_134;
    wire token_143_134;
    wire dep_chan_vld_144_134;
    wire [176:0] dep_chan_data_144_134;
    wire token_144_134;
    wire dep_chan_vld_145_134;
    wire [176:0] dep_chan_data_145_134;
    wire token_145_134;
    wire dep_chan_vld_146_134;
    wire [176:0] dep_chan_data_146_134;
    wire token_146_134;
    wire dep_chan_vld_147_134;
    wire [176:0] dep_chan_data_147_134;
    wire token_147_134;
    wire dep_chan_vld_176_134;
    wire [176:0] dep_chan_data_176_134;
    wire token_176_134;
    wire [15:0] proc_135_data_FIFO_blk;
    wire [15:0] proc_135_data_PIPO_blk;
    wire [15:0] proc_135_start_FIFO_blk;
    wire [15:0] proc_135_TLF_FIFO_blk;
    wire [15:0] proc_135_input_sync_blk;
    wire [15:0] proc_135_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_135;
    reg [15:0] proc_dep_vld_vec_135_reg;
    wire [15:0] in_chan_dep_vld_vec_135;
    wire [2831:0] in_chan_dep_data_vec_135;
    wire [15:0] token_in_vec_135;
    wire [15:0] out_chan_dep_vld_vec_135;
    wire [176:0] out_chan_dep_data_135;
    wire [15:0] token_out_vec_135;
    wire dl_detect_out_135;
    wire dep_chan_vld_112_135;
    wire [176:0] dep_chan_data_112_135;
    wire token_112_135;
    wire dep_chan_vld_133_135;
    wire [176:0] dep_chan_data_133_135;
    wire token_133_135;
    wire dep_chan_vld_134_135;
    wire [176:0] dep_chan_data_134_135;
    wire token_134_135;
    wire dep_chan_vld_136_135;
    wire [176:0] dep_chan_data_136_135;
    wire token_136_135;
    wire dep_chan_vld_137_135;
    wire [176:0] dep_chan_data_137_135;
    wire token_137_135;
    wire dep_chan_vld_138_135;
    wire [176:0] dep_chan_data_138_135;
    wire token_138_135;
    wire dep_chan_vld_139_135;
    wire [176:0] dep_chan_data_139_135;
    wire token_139_135;
    wire dep_chan_vld_140_135;
    wire [176:0] dep_chan_data_140_135;
    wire token_140_135;
    wire dep_chan_vld_141_135;
    wire [176:0] dep_chan_data_141_135;
    wire token_141_135;
    wire dep_chan_vld_142_135;
    wire [176:0] dep_chan_data_142_135;
    wire token_142_135;
    wire dep_chan_vld_143_135;
    wire [176:0] dep_chan_data_143_135;
    wire token_143_135;
    wire dep_chan_vld_144_135;
    wire [176:0] dep_chan_data_144_135;
    wire token_144_135;
    wire dep_chan_vld_145_135;
    wire [176:0] dep_chan_data_145_135;
    wire token_145_135;
    wire dep_chan_vld_146_135;
    wire [176:0] dep_chan_data_146_135;
    wire token_146_135;
    wire dep_chan_vld_147_135;
    wire [176:0] dep_chan_data_147_135;
    wire token_147_135;
    wire dep_chan_vld_176_135;
    wire [176:0] dep_chan_data_176_135;
    wire token_176_135;
    wire [15:0] proc_136_data_FIFO_blk;
    wire [15:0] proc_136_data_PIPO_blk;
    wire [15:0] proc_136_start_FIFO_blk;
    wire [15:0] proc_136_TLF_FIFO_blk;
    wire [15:0] proc_136_input_sync_blk;
    wire [15:0] proc_136_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_136;
    reg [15:0] proc_dep_vld_vec_136_reg;
    wire [15:0] in_chan_dep_vld_vec_136;
    wire [2831:0] in_chan_dep_data_vec_136;
    wire [15:0] token_in_vec_136;
    wire [15:0] out_chan_dep_vld_vec_136;
    wire [176:0] out_chan_dep_data_136;
    wire [15:0] token_out_vec_136;
    wire dl_detect_out_136;
    wire dep_chan_vld_114_136;
    wire [176:0] dep_chan_data_114_136;
    wire token_114_136;
    wire dep_chan_vld_133_136;
    wire [176:0] dep_chan_data_133_136;
    wire token_133_136;
    wire dep_chan_vld_134_136;
    wire [176:0] dep_chan_data_134_136;
    wire token_134_136;
    wire dep_chan_vld_135_136;
    wire [176:0] dep_chan_data_135_136;
    wire token_135_136;
    wire dep_chan_vld_137_136;
    wire [176:0] dep_chan_data_137_136;
    wire token_137_136;
    wire dep_chan_vld_138_136;
    wire [176:0] dep_chan_data_138_136;
    wire token_138_136;
    wire dep_chan_vld_139_136;
    wire [176:0] dep_chan_data_139_136;
    wire token_139_136;
    wire dep_chan_vld_140_136;
    wire [176:0] dep_chan_data_140_136;
    wire token_140_136;
    wire dep_chan_vld_141_136;
    wire [176:0] dep_chan_data_141_136;
    wire token_141_136;
    wire dep_chan_vld_142_136;
    wire [176:0] dep_chan_data_142_136;
    wire token_142_136;
    wire dep_chan_vld_143_136;
    wire [176:0] dep_chan_data_143_136;
    wire token_143_136;
    wire dep_chan_vld_144_136;
    wire [176:0] dep_chan_data_144_136;
    wire token_144_136;
    wire dep_chan_vld_145_136;
    wire [176:0] dep_chan_data_145_136;
    wire token_145_136;
    wire dep_chan_vld_146_136;
    wire [176:0] dep_chan_data_146_136;
    wire token_146_136;
    wire dep_chan_vld_147_136;
    wire [176:0] dep_chan_data_147_136;
    wire token_147_136;
    wire dep_chan_vld_176_136;
    wire [176:0] dep_chan_data_176_136;
    wire token_176_136;
    wire [15:0] proc_137_data_FIFO_blk;
    wire [15:0] proc_137_data_PIPO_blk;
    wire [15:0] proc_137_start_FIFO_blk;
    wire [15:0] proc_137_TLF_FIFO_blk;
    wire [15:0] proc_137_input_sync_blk;
    wire [15:0] proc_137_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_137;
    reg [15:0] proc_dep_vld_vec_137_reg;
    wire [15:0] in_chan_dep_vld_vec_137;
    wire [2831:0] in_chan_dep_data_vec_137;
    wire [15:0] token_in_vec_137;
    wire [15:0] out_chan_dep_vld_vec_137;
    wire [176:0] out_chan_dep_data_137;
    wire [15:0] token_out_vec_137;
    wire dl_detect_out_137;
    wire dep_chan_vld_116_137;
    wire [176:0] dep_chan_data_116_137;
    wire token_116_137;
    wire dep_chan_vld_133_137;
    wire [176:0] dep_chan_data_133_137;
    wire token_133_137;
    wire dep_chan_vld_134_137;
    wire [176:0] dep_chan_data_134_137;
    wire token_134_137;
    wire dep_chan_vld_135_137;
    wire [176:0] dep_chan_data_135_137;
    wire token_135_137;
    wire dep_chan_vld_136_137;
    wire [176:0] dep_chan_data_136_137;
    wire token_136_137;
    wire dep_chan_vld_138_137;
    wire [176:0] dep_chan_data_138_137;
    wire token_138_137;
    wire dep_chan_vld_139_137;
    wire [176:0] dep_chan_data_139_137;
    wire token_139_137;
    wire dep_chan_vld_140_137;
    wire [176:0] dep_chan_data_140_137;
    wire token_140_137;
    wire dep_chan_vld_141_137;
    wire [176:0] dep_chan_data_141_137;
    wire token_141_137;
    wire dep_chan_vld_142_137;
    wire [176:0] dep_chan_data_142_137;
    wire token_142_137;
    wire dep_chan_vld_143_137;
    wire [176:0] dep_chan_data_143_137;
    wire token_143_137;
    wire dep_chan_vld_144_137;
    wire [176:0] dep_chan_data_144_137;
    wire token_144_137;
    wire dep_chan_vld_145_137;
    wire [176:0] dep_chan_data_145_137;
    wire token_145_137;
    wire dep_chan_vld_146_137;
    wire [176:0] dep_chan_data_146_137;
    wire token_146_137;
    wire dep_chan_vld_147_137;
    wire [176:0] dep_chan_data_147_137;
    wire token_147_137;
    wire dep_chan_vld_176_137;
    wire [176:0] dep_chan_data_176_137;
    wire token_176_137;
    wire [15:0] proc_138_data_FIFO_blk;
    wire [15:0] proc_138_data_PIPO_blk;
    wire [15:0] proc_138_start_FIFO_blk;
    wire [15:0] proc_138_TLF_FIFO_blk;
    wire [15:0] proc_138_input_sync_blk;
    wire [15:0] proc_138_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_138;
    reg [15:0] proc_dep_vld_vec_138_reg;
    wire [15:0] in_chan_dep_vld_vec_138;
    wire [2831:0] in_chan_dep_data_vec_138;
    wire [15:0] token_in_vec_138;
    wire [15:0] out_chan_dep_vld_vec_138;
    wire [176:0] out_chan_dep_data_138;
    wire [15:0] token_out_vec_138;
    wire dl_detect_out_138;
    wire dep_chan_vld_118_138;
    wire [176:0] dep_chan_data_118_138;
    wire token_118_138;
    wire dep_chan_vld_133_138;
    wire [176:0] dep_chan_data_133_138;
    wire token_133_138;
    wire dep_chan_vld_134_138;
    wire [176:0] dep_chan_data_134_138;
    wire token_134_138;
    wire dep_chan_vld_135_138;
    wire [176:0] dep_chan_data_135_138;
    wire token_135_138;
    wire dep_chan_vld_136_138;
    wire [176:0] dep_chan_data_136_138;
    wire token_136_138;
    wire dep_chan_vld_137_138;
    wire [176:0] dep_chan_data_137_138;
    wire token_137_138;
    wire dep_chan_vld_139_138;
    wire [176:0] dep_chan_data_139_138;
    wire token_139_138;
    wire dep_chan_vld_140_138;
    wire [176:0] dep_chan_data_140_138;
    wire token_140_138;
    wire dep_chan_vld_141_138;
    wire [176:0] dep_chan_data_141_138;
    wire token_141_138;
    wire dep_chan_vld_142_138;
    wire [176:0] dep_chan_data_142_138;
    wire token_142_138;
    wire dep_chan_vld_143_138;
    wire [176:0] dep_chan_data_143_138;
    wire token_143_138;
    wire dep_chan_vld_144_138;
    wire [176:0] dep_chan_data_144_138;
    wire token_144_138;
    wire dep_chan_vld_145_138;
    wire [176:0] dep_chan_data_145_138;
    wire token_145_138;
    wire dep_chan_vld_146_138;
    wire [176:0] dep_chan_data_146_138;
    wire token_146_138;
    wire dep_chan_vld_147_138;
    wire [176:0] dep_chan_data_147_138;
    wire token_147_138;
    wire dep_chan_vld_176_138;
    wire [176:0] dep_chan_data_176_138;
    wire token_176_138;
    wire [15:0] proc_139_data_FIFO_blk;
    wire [15:0] proc_139_data_PIPO_blk;
    wire [15:0] proc_139_start_FIFO_blk;
    wire [15:0] proc_139_TLF_FIFO_blk;
    wire [15:0] proc_139_input_sync_blk;
    wire [15:0] proc_139_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_139;
    reg [15:0] proc_dep_vld_vec_139_reg;
    wire [15:0] in_chan_dep_vld_vec_139;
    wire [2831:0] in_chan_dep_data_vec_139;
    wire [15:0] token_in_vec_139;
    wire [15:0] out_chan_dep_vld_vec_139;
    wire [176:0] out_chan_dep_data_139;
    wire [15:0] token_out_vec_139;
    wire dl_detect_out_139;
    wire dep_chan_vld_120_139;
    wire [176:0] dep_chan_data_120_139;
    wire token_120_139;
    wire dep_chan_vld_133_139;
    wire [176:0] dep_chan_data_133_139;
    wire token_133_139;
    wire dep_chan_vld_134_139;
    wire [176:0] dep_chan_data_134_139;
    wire token_134_139;
    wire dep_chan_vld_135_139;
    wire [176:0] dep_chan_data_135_139;
    wire token_135_139;
    wire dep_chan_vld_136_139;
    wire [176:0] dep_chan_data_136_139;
    wire token_136_139;
    wire dep_chan_vld_137_139;
    wire [176:0] dep_chan_data_137_139;
    wire token_137_139;
    wire dep_chan_vld_138_139;
    wire [176:0] dep_chan_data_138_139;
    wire token_138_139;
    wire dep_chan_vld_140_139;
    wire [176:0] dep_chan_data_140_139;
    wire token_140_139;
    wire dep_chan_vld_141_139;
    wire [176:0] dep_chan_data_141_139;
    wire token_141_139;
    wire dep_chan_vld_142_139;
    wire [176:0] dep_chan_data_142_139;
    wire token_142_139;
    wire dep_chan_vld_143_139;
    wire [176:0] dep_chan_data_143_139;
    wire token_143_139;
    wire dep_chan_vld_144_139;
    wire [176:0] dep_chan_data_144_139;
    wire token_144_139;
    wire dep_chan_vld_145_139;
    wire [176:0] dep_chan_data_145_139;
    wire token_145_139;
    wire dep_chan_vld_146_139;
    wire [176:0] dep_chan_data_146_139;
    wire token_146_139;
    wire dep_chan_vld_147_139;
    wire [176:0] dep_chan_data_147_139;
    wire token_147_139;
    wire dep_chan_vld_176_139;
    wire [176:0] dep_chan_data_176_139;
    wire token_176_139;
    wire [15:0] proc_140_data_FIFO_blk;
    wire [15:0] proc_140_data_PIPO_blk;
    wire [15:0] proc_140_start_FIFO_blk;
    wire [15:0] proc_140_TLF_FIFO_blk;
    wire [15:0] proc_140_input_sync_blk;
    wire [15:0] proc_140_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_140;
    reg [15:0] proc_dep_vld_vec_140_reg;
    wire [15:0] in_chan_dep_vld_vec_140;
    wire [2831:0] in_chan_dep_data_vec_140;
    wire [15:0] token_in_vec_140;
    wire [15:0] out_chan_dep_vld_vec_140;
    wire [176:0] out_chan_dep_data_140;
    wire [15:0] token_out_vec_140;
    wire dl_detect_out_140;
    wire dep_chan_vld_122_140;
    wire [176:0] dep_chan_data_122_140;
    wire token_122_140;
    wire dep_chan_vld_133_140;
    wire [176:0] dep_chan_data_133_140;
    wire token_133_140;
    wire dep_chan_vld_134_140;
    wire [176:0] dep_chan_data_134_140;
    wire token_134_140;
    wire dep_chan_vld_135_140;
    wire [176:0] dep_chan_data_135_140;
    wire token_135_140;
    wire dep_chan_vld_136_140;
    wire [176:0] dep_chan_data_136_140;
    wire token_136_140;
    wire dep_chan_vld_137_140;
    wire [176:0] dep_chan_data_137_140;
    wire token_137_140;
    wire dep_chan_vld_138_140;
    wire [176:0] dep_chan_data_138_140;
    wire token_138_140;
    wire dep_chan_vld_139_140;
    wire [176:0] dep_chan_data_139_140;
    wire token_139_140;
    wire dep_chan_vld_141_140;
    wire [176:0] dep_chan_data_141_140;
    wire token_141_140;
    wire dep_chan_vld_142_140;
    wire [176:0] dep_chan_data_142_140;
    wire token_142_140;
    wire dep_chan_vld_143_140;
    wire [176:0] dep_chan_data_143_140;
    wire token_143_140;
    wire dep_chan_vld_144_140;
    wire [176:0] dep_chan_data_144_140;
    wire token_144_140;
    wire dep_chan_vld_145_140;
    wire [176:0] dep_chan_data_145_140;
    wire token_145_140;
    wire dep_chan_vld_146_140;
    wire [176:0] dep_chan_data_146_140;
    wire token_146_140;
    wire dep_chan_vld_147_140;
    wire [176:0] dep_chan_data_147_140;
    wire token_147_140;
    wire dep_chan_vld_176_140;
    wire [176:0] dep_chan_data_176_140;
    wire token_176_140;
    wire [15:0] proc_141_data_FIFO_blk;
    wire [15:0] proc_141_data_PIPO_blk;
    wire [15:0] proc_141_start_FIFO_blk;
    wire [15:0] proc_141_TLF_FIFO_blk;
    wire [15:0] proc_141_input_sync_blk;
    wire [15:0] proc_141_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_141;
    reg [15:0] proc_dep_vld_vec_141_reg;
    wire [15:0] in_chan_dep_vld_vec_141;
    wire [2831:0] in_chan_dep_data_vec_141;
    wire [15:0] token_in_vec_141;
    wire [15:0] out_chan_dep_vld_vec_141;
    wire [176:0] out_chan_dep_data_141;
    wire [15:0] token_out_vec_141;
    wire dl_detect_out_141;
    wire dep_chan_vld_124_141;
    wire [176:0] dep_chan_data_124_141;
    wire token_124_141;
    wire dep_chan_vld_133_141;
    wire [176:0] dep_chan_data_133_141;
    wire token_133_141;
    wire dep_chan_vld_134_141;
    wire [176:0] dep_chan_data_134_141;
    wire token_134_141;
    wire dep_chan_vld_135_141;
    wire [176:0] dep_chan_data_135_141;
    wire token_135_141;
    wire dep_chan_vld_136_141;
    wire [176:0] dep_chan_data_136_141;
    wire token_136_141;
    wire dep_chan_vld_137_141;
    wire [176:0] dep_chan_data_137_141;
    wire token_137_141;
    wire dep_chan_vld_138_141;
    wire [176:0] dep_chan_data_138_141;
    wire token_138_141;
    wire dep_chan_vld_139_141;
    wire [176:0] dep_chan_data_139_141;
    wire token_139_141;
    wire dep_chan_vld_140_141;
    wire [176:0] dep_chan_data_140_141;
    wire token_140_141;
    wire dep_chan_vld_142_141;
    wire [176:0] dep_chan_data_142_141;
    wire token_142_141;
    wire dep_chan_vld_143_141;
    wire [176:0] dep_chan_data_143_141;
    wire token_143_141;
    wire dep_chan_vld_144_141;
    wire [176:0] dep_chan_data_144_141;
    wire token_144_141;
    wire dep_chan_vld_145_141;
    wire [176:0] dep_chan_data_145_141;
    wire token_145_141;
    wire dep_chan_vld_146_141;
    wire [176:0] dep_chan_data_146_141;
    wire token_146_141;
    wire dep_chan_vld_147_141;
    wire [176:0] dep_chan_data_147_141;
    wire token_147_141;
    wire dep_chan_vld_176_141;
    wire [176:0] dep_chan_data_176_141;
    wire token_176_141;
    wire [15:0] proc_142_data_FIFO_blk;
    wire [15:0] proc_142_data_PIPO_blk;
    wire [15:0] proc_142_start_FIFO_blk;
    wire [15:0] proc_142_TLF_FIFO_blk;
    wire [15:0] proc_142_input_sync_blk;
    wire [15:0] proc_142_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_142;
    reg [15:0] proc_dep_vld_vec_142_reg;
    wire [15:0] in_chan_dep_vld_vec_142;
    wire [2831:0] in_chan_dep_data_vec_142;
    wire [15:0] token_in_vec_142;
    wire [15:0] out_chan_dep_vld_vec_142;
    wire [176:0] out_chan_dep_data_142;
    wire [15:0] token_out_vec_142;
    wire dl_detect_out_142;
    wire dep_chan_vld_126_142;
    wire [176:0] dep_chan_data_126_142;
    wire token_126_142;
    wire dep_chan_vld_133_142;
    wire [176:0] dep_chan_data_133_142;
    wire token_133_142;
    wire dep_chan_vld_134_142;
    wire [176:0] dep_chan_data_134_142;
    wire token_134_142;
    wire dep_chan_vld_135_142;
    wire [176:0] dep_chan_data_135_142;
    wire token_135_142;
    wire dep_chan_vld_136_142;
    wire [176:0] dep_chan_data_136_142;
    wire token_136_142;
    wire dep_chan_vld_137_142;
    wire [176:0] dep_chan_data_137_142;
    wire token_137_142;
    wire dep_chan_vld_138_142;
    wire [176:0] dep_chan_data_138_142;
    wire token_138_142;
    wire dep_chan_vld_139_142;
    wire [176:0] dep_chan_data_139_142;
    wire token_139_142;
    wire dep_chan_vld_140_142;
    wire [176:0] dep_chan_data_140_142;
    wire token_140_142;
    wire dep_chan_vld_141_142;
    wire [176:0] dep_chan_data_141_142;
    wire token_141_142;
    wire dep_chan_vld_143_142;
    wire [176:0] dep_chan_data_143_142;
    wire token_143_142;
    wire dep_chan_vld_144_142;
    wire [176:0] dep_chan_data_144_142;
    wire token_144_142;
    wire dep_chan_vld_145_142;
    wire [176:0] dep_chan_data_145_142;
    wire token_145_142;
    wire dep_chan_vld_146_142;
    wire [176:0] dep_chan_data_146_142;
    wire token_146_142;
    wire dep_chan_vld_147_142;
    wire [176:0] dep_chan_data_147_142;
    wire token_147_142;
    wire dep_chan_vld_176_142;
    wire [176:0] dep_chan_data_176_142;
    wire token_176_142;
    wire [15:0] proc_143_data_FIFO_blk;
    wire [15:0] proc_143_data_PIPO_blk;
    wire [15:0] proc_143_start_FIFO_blk;
    wire [15:0] proc_143_TLF_FIFO_blk;
    wire [15:0] proc_143_input_sync_blk;
    wire [15:0] proc_143_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_143;
    reg [15:0] proc_dep_vld_vec_143_reg;
    wire [15:0] in_chan_dep_vld_vec_143;
    wire [2831:0] in_chan_dep_data_vec_143;
    wire [15:0] token_in_vec_143;
    wire [15:0] out_chan_dep_vld_vec_143;
    wire [176:0] out_chan_dep_data_143;
    wire [15:0] token_out_vec_143;
    wire dl_detect_out_143;
    wire dep_chan_vld_128_143;
    wire [176:0] dep_chan_data_128_143;
    wire token_128_143;
    wire dep_chan_vld_133_143;
    wire [176:0] dep_chan_data_133_143;
    wire token_133_143;
    wire dep_chan_vld_134_143;
    wire [176:0] dep_chan_data_134_143;
    wire token_134_143;
    wire dep_chan_vld_135_143;
    wire [176:0] dep_chan_data_135_143;
    wire token_135_143;
    wire dep_chan_vld_136_143;
    wire [176:0] dep_chan_data_136_143;
    wire token_136_143;
    wire dep_chan_vld_137_143;
    wire [176:0] dep_chan_data_137_143;
    wire token_137_143;
    wire dep_chan_vld_138_143;
    wire [176:0] dep_chan_data_138_143;
    wire token_138_143;
    wire dep_chan_vld_139_143;
    wire [176:0] dep_chan_data_139_143;
    wire token_139_143;
    wire dep_chan_vld_140_143;
    wire [176:0] dep_chan_data_140_143;
    wire token_140_143;
    wire dep_chan_vld_141_143;
    wire [176:0] dep_chan_data_141_143;
    wire token_141_143;
    wire dep_chan_vld_142_143;
    wire [176:0] dep_chan_data_142_143;
    wire token_142_143;
    wire dep_chan_vld_144_143;
    wire [176:0] dep_chan_data_144_143;
    wire token_144_143;
    wire dep_chan_vld_145_143;
    wire [176:0] dep_chan_data_145_143;
    wire token_145_143;
    wire dep_chan_vld_146_143;
    wire [176:0] dep_chan_data_146_143;
    wire token_146_143;
    wire dep_chan_vld_147_143;
    wire [176:0] dep_chan_data_147_143;
    wire token_147_143;
    wire dep_chan_vld_176_143;
    wire [176:0] dep_chan_data_176_143;
    wire token_176_143;
    wire [15:0] proc_144_data_FIFO_blk;
    wire [15:0] proc_144_data_PIPO_blk;
    wire [15:0] proc_144_start_FIFO_blk;
    wire [15:0] proc_144_TLF_FIFO_blk;
    wire [15:0] proc_144_input_sync_blk;
    wire [15:0] proc_144_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_144;
    reg [15:0] proc_dep_vld_vec_144_reg;
    wire [15:0] in_chan_dep_vld_vec_144;
    wire [2831:0] in_chan_dep_data_vec_144;
    wire [15:0] token_in_vec_144;
    wire [15:0] out_chan_dep_vld_vec_144;
    wire [176:0] out_chan_dep_data_144;
    wire [15:0] token_out_vec_144;
    wire dl_detect_out_144;
    wire dep_chan_vld_130_144;
    wire [176:0] dep_chan_data_130_144;
    wire token_130_144;
    wire dep_chan_vld_133_144;
    wire [176:0] dep_chan_data_133_144;
    wire token_133_144;
    wire dep_chan_vld_134_144;
    wire [176:0] dep_chan_data_134_144;
    wire token_134_144;
    wire dep_chan_vld_135_144;
    wire [176:0] dep_chan_data_135_144;
    wire token_135_144;
    wire dep_chan_vld_136_144;
    wire [176:0] dep_chan_data_136_144;
    wire token_136_144;
    wire dep_chan_vld_137_144;
    wire [176:0] dep_chan_data_137_144;
    wire token_137_144;
    wire dep_chan_vld_138_144;
    wire [176:0] dep_chan_data_138_144;
    wire token_138_144;
    wire dep_chan_vld_139_144;
    wire [176:0] dep_chan_data_139_144;
    wire token_139_144;
    wire dep_chan_vld_140_144;
    wire [176:0] dep_chan_data_140_144;
    wire token_140_144;
    wire dep_chan_vld_141_144;
    wire [176:0] dep_chan_data_141_144;
    wire token_141_144;
    wire dep_chan_vld_142_144;
    wire [176:0] dep_chan_data_142_144;
    wire token_142_144;
    wire dep_chan_vld_143_144;
    wire [176:0] dep_chan_data_143_144;
    wire token_143_144;
    wire dep_chan_vld_145_144;
    wire [176:0] dep_chan_data_145_144;
    wire token_145_144;
    wire dep_chan_vld_146_144;
    wire [176:0] dep_chan_data_146_144;
    wire token_146_144;
    wire dep_chan_vld_147_144;
    wire [176:0] dep_chan_data_147_144;
    wire token_147_144;
    wire dep_chan_vld_176_144;
    wire [176:0] dep_chan_data_176_144;
    wire token_176_144;
    wire [15:0] proc_145_data_FIFO_blk;
    wire [15:0] proc_145_data_PIPO_blk;
    wire [15:0] proc_145_start_FIFO_blk;
    wire [15:0] proc_145_TLF_FIFO_blk;
    wire [15:0] proc_145_input_sync_blk;
    wire [15:0] proc_145_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_145;
    reg [15:0] proc_dep_vld_vec_145_reg;
    wire [15:0] in_chan_dep_vld_vec_145;
    wire [2831:0] in_chan_dep_data_vec_145;
    wire [15:0] token_in_vec_145;
    wire [15:0] out_chan_dep_vld_vec_145;
    wire [176:0] out_chan_dep_data_145;
    wire [15:0] token_out_vec_145;
    wire dl_detect_out_145;
    wire dep_chan_vld_132_145;
    wire [176:0] dep_chan_data_132_145;
    wire token_132_145;
    wire dep_chan_vld_133_145;
    wire [176:0] dep_chan_data_133_145;
    wire token_133_145;
    wire dep_chan_vld_134_145;
    wire [176:0] dep_chan_data_134_145;
    wire token_134_145;
    wire dep_chan_vld_135_145;
    wire [176:0] dep_chan_data_135_145;
    wire token_135_145;
    wire dep_chan_vld_136_145;
    wire [176:0] dep_chan_data_136_145;
    wire token_136_145;
    wire dep_chan_vld_137_145;
    wire [176:0] dep_chan_data_137_145;
    wire token_137_145;
    wire dep_chan_vld_138_145;
    wire [176:0] dep_chan_data_138_145;
    wire token_138_145;
    wire dep_chan_vld_139_145;
    wire [176:0] dep_chan_data_139_145;
    wire token_139_145;
    wire dep_chan_vld_140_145;
    wire [176:0] dep_chan_data_140_145;
    wire token_140_145;
    wire dep_chan_vld_141_145;
    wire [176:0] dep_chan_data_141_145;
    wire token_141_145;
    wire dep_chan_vld_142_145;
    wire [176:0] dep_chan_data_142_145;
    wire token_142_145;
    wire dep_chan_vld_143_145;
    wire [176:0] dep_chan_data_143_145;
    wire token_143_145;
    wire dep_chan_vld_144_145;
    wire [176:0] dep_chan_data_144_145;
    wire token_144_145;
    wire dep_chan_vld_146_145;
    wire [176:0] dep_chan_data_146_145;
    wire token_146_145;
    wire dep_chan_vld_147_145;
    wire [176:0] dep_chan_data_147_145;
    wire token_147_145;
    wire dep_chan_vld_176_145;
    wire [176:0] dep_chan_data_176_145;
    wire token_176_145;
    wire [15:0] proc_146_data_FIFO_blk;
    wire [15:0] proc_146_data_PIPO_blk;
    wire [15:0] proc_146_start_FIFO_blk;
    wire [15:0] proc_146_TLF_FIFO_blk;
    wire [15:0] proc_146_input_sync_blk;
    wire [15:0] proc_146_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_146;
    reg [15:0] proc_dep_vld_vec_146_reg;
    wire [15:0] in_chan_dep_vld_vec_146;
    wire [2831:0] in_chan_dep_data_vec_146;
    wire [15:0] token_in_vec_146;
    wire [15:0] out_chan_dep_vld_vec_146;
    wire [176:0] out_chan_dep_data_146;
    wire [15:0] token_out_vec_146;
    wire dl_detect_out_146;
    wire dep_chan_vld_131_146;
    wire [176:0] dep_chan_data_131_146;
    wire token_131_146;
    wire dep_chan_vld_133_146;
    wire [176:0] dep_chan_data_133_146;
    wire token_133_146;
    wire dep_chan_vld_134_146;
    wire [176:0] dep_chan_data_134_146;
    wire token_134_146;
    wire dep_chan_vld_135_146;
    wire [176:0] dep_chan_data_135_146;
    wire token_135_146;
    wire dep_chan_vld_136_146;
    wire [176:0] dep_chan_data_136_146;
    wire token_136_146;
    wire dep_chan_vld_137_146;
    wire [176:0] dep_chan_data_137_146;
    wire token_137_146;
    wire dep_chan_vld_138_146;
    wire [176:0] dep_chan_data_138_146;
    wire token_138_146;
    wire dep_chan_vld_139_146;
    wire [176:0] dep_chan_data_139_146;
    wire token_139_146;
    wire dep_chan_vld_140_146;
    wire [176:0] dep_chan_data_140_146;
    wire token_140_146;
    wire dep_chan_vld_141_146;
    wire [176:0] dep_chan_data_141_146;
    wire token_141_146;
    wire dep_chan_vld_142_146;
    wire [176:0] dep_chan_data_142_146;
    wire token_142_146;
    wire dep_chan_vld_143_146;
    wire [176:0] dep_chan_data_143_146;
    wire token_143_146;
    wire dep_chan_vld_144_146;
    wire [176:0] dep_chan_data_144_146;
    wire token_144_146;
    wire dep_chan_vld_145_146;
    wire [176:0] dep_chan_data_145_146;
    wire token_145_146;
    wire dep_chan_vld_147_146;
    wire [176:0] dep_chan_data_147_146;
    wire token_147_146;
    wire dep_chan_vld_176_146;
    wire [176:0] dep_chan_data_176_146;
    wire token_176_146;
    wire [15:0] proc_147_data_FIFO_blk;
    wire [15:0] proc_147_data_PIPO_blk;
    wire [15:0] proc_147_start_FIFO_blk;
    wire [15:0] proc_147_TLF_FIFO_blk;
    wire [15:0] proc_147_input_sync_blk;
    wire [15:0] proc_147_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_147;
    reg [15:0] proc_dep_vld_vec_147_reg;
    wire [15:0] in_chan_dep_vld_vec_147;
    wire [2831:0] in_chan_dep_data_vec_147;
    wire [15:0] token_in_vec_147;
    wire [15:0] out_chan_dep_vld_vec_147;
    wire [176:0] out_chan_dep_data_147;
    wire [15:0] token_out_vec_147;
    wire dl_detect_out_147;
    wire dep_chan_vld_132_147;
    wire [176:0] dep_chan_data_132_147;
    wire token_132_147;
    wire dep_chan_vld_133_147;
    wire [176:0] dep_chan_data_133_147;
    wire token_133_147;
    wire dep_chan_vld_134_147;
    wire [176:0] dep_chan_data_134_147;
    wire token_134_147;
    wire dep_chan_vld_135_147;
    wire [176:0] dep_chan_data_135_147;
    wire token_135_147;
    wire dep_chan_vld_136_147;
    wire [176:0] dep_chan_data_136_147;
    wire token_136_147;
    wire dep_chan_vld_137_147;
    wire [176:0] dep_chan_data_137_147;
    wire token_137_147;
    wire dep_chan_vld_138_147;
    wire [176:0] dep_chan_data_138_147;
    wire token_138_147;
    wire dep_chan_vld_139_147;
    wire [176:0] dep_chan_data_139_147;
    wire token_139_147;
    wire dep_chan_vld_140_147;
    wire [176:0] dep_chan_data_140_147;
    wire token_140_147;
    wire dep_chan_vld_141_147;
    wire [176:0] dep_chan_data_141_147;
    wire token_141_147;
    wire dep_chan_vld_142_147;
    wire [176:0] dep_chan_data_142_147;
    wire token_142_147;
    wire dep_chan_vld_143_147;
    wire [176:0] dep_chan_data_143_147;
    wire token_143_147;
    wire dep_chan_vld_144_147;
    wire [176:0] dep_chan_data_144_147;
    wire token_144_147;
    wire dep_chan_vld_145_147;
    wire [176:0] dep_chan_data_145_147;
    wire token_145_147;
    wire dep_chan_vld_146_147;
    wire [176:0] dep_chan_data_146_147;
    wire token_146_147;
    wire dep_chan_vld_176_147;
    wire [176:0] dep_chan_data_176_147;
    wire token_176_147;
    wire [1:0] proc_148_data_FIFO_blk;
    wire [1:0] proc_148_data_PIPO_blk;
    wire [1:0] proc_148_start_FIFO_blk;
    wire [1:0] proc_148_TLF_FIFO_blk;
    wire [1:0] proc_148_input_sync_blk;
    wire [1:0] proc_148_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_148;
    reg [1:0] proc_dep_vld_vec_148_reg;
    wire [1:0] in_chan_dep_vld_vec_148;
    wire [353:0] in_chan_dep_data_vec_148;
    wire [1:0] token_in_vec_148;
    wire [1:0] out_chan_dep_vld_vec_148;
    wire [176:0] out_chan_dep_data_148;
    wire [1:0] token_out_vec_148;
    wire dl_detect_out_148;
    wire dep_chan_vld_131_148;
    wire [176:0] dep_chan_data_131_148;
    wire token_131_148;
    wire dep_chan_vld_149_148;
    wire [176:0] dep_chan_data_149_148;
    wire token_149_148;
    wire [2:0] proc_149_data_FIFO_blk;
    wire [2:0] proc_149_data_PIPO_blk;
    wire [2:0] proc_149_start_FIFO_blk;
    wire [2:0] proc_149_TLF_FIFO_blk;
    wire [2:0] proc_149_input_sync_blk;
    wire [2:0] proc_149_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_149;
    reg [2:0] proc_dep_vld_vec_149_reg;
    wire [2:0] in_chan_dep_vld_vec_149;
    wire [530:0] in_chan_dep_data_vec_149;
    wire [2:0] token_in_vec_149;
    wire [2:0] out_chan_dep_vld_vec_149;
    wire [176:0] out_chan_dep_data_149;
    wire [2:0] token_out_vec_149;
    wire dl_detect_out_149;
    wire dep_chan_vld_129_149;
    wire [176:0] dep_chan_data_129_149;
    wire token_129_149;
    wire dep_chan_vld_148_149;
    wire [176:0] dep_chan_data_148_149;
    wire token_148_149;
    wire dep_chan_vld_150_149;
    wire [176:0] dep_chan_data_150_149;
    wire token_150_149;
    wire [2:0] proc_150_data_FIFO_blk;
    wire [2:0] proc_150_data_PIPO_blk;
    wire [2:0] proc_150_start_FIFO_blk;
    wire [2:0] proc_150_TLF_FIFO_blk;
    wire [2:0] proc_150_input_sync_blk;
    wire [2:0] proc_150_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_150;
    reg [2:0] proc_dep_vld_vec_150_reg;
    wire [2:0] in_chan_dep_vld_vec_150;
    wire [530:0] in_chan_dep_data_vec_150;
    wire [2:0] token_in_vec_150;
    wire [2:0] out_chan_dep_vld_vec_150;
    wire [176:0] out_chan_dep_data_150;
    wire [2:0] token_out_vec_150;
    wire dl_detect_out_150;
    wire dep_chan_vld_127_150;
    wire [176:0] dep_chan_data_127_150;
    wire token_127_150;
    wire dep_chan_vld_149_150;
    wire [176:0] dep_chan_data_149_150;
    wire token_149_150;
    wire dep_chan_vld_151_150;
    wire [176:0] dep_chan_data_151_150;
    wire token_151_150;
    wire [2:0] proc_151_data_FIFO_blk;
    wire [2:0] proc_151_data_PIPO_blk;
    wire [2:0] proc_151_start_FIFO_blk;
    wire [2:0] proc_151_TLF_FIFO_blk;
    wire [2:0] proc_151_input_sync_blk;
    wire [2:0] proc_151_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_151;
    reg [2:0] proc_dep_vld_vec_151_reg;
    wire [2:0] in_chan_dep_vld_vec_151;
    wire [530:0] in_chan_dep_data_vec_151;
    wire [2:0] token_in_vec_151;
    wire [2:0] out_chan_dep_vld_vec_151;
    wire [176:0] out_chan_dep_data_151;
    wire [2:0] token_out_vec_151;
    wire dl_detect_out_151;
    wire dep_chan_vld_125_151;
    wire [176:0] dep_chan_data_125_151;
    wire token_125_151;
    wire dep_chan_vld_150_151;
    wire [176:0] dep_chan_data_150_151;
    wire token_150_151;
    wire dep_chan_vld_152_151;
    wire [176:0] dep_chan_data_152_151;
    wire token_152_151;
    wire [2:0] proc_152_data_FIFO_blk;
    wire [2:0] proc_152_data_PIPO_blk;
    wire [2:0] proc_152_start_FIFO_blk;
    wire [2:0] proc_152_TLF_FIFO_blk;
    wire [2:0] proc_152_input_sync_blk;
    wire [2:0] proc_152_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_152;
    reg [2:0] proc_dep_vld_vec_152_reg;
    wire [2:0] in_chan_dep_vld_vec_152;
    wire [530:0] in_chan_dep_data_vec_152;
    wire [2:0] token_in_vec_152;
    wire [2:0] out_chan_dep_vld_vec_152;
    wire [176:0] out_chan_dep_data_152;
    wire [2:0] token_out_vec_152;
    wire dl_detect_out_152;
    wire dep_chan_vld_123_152;
    wire [176:0] dep_chan_data_123_152;
    wire token_123_152;
    wire dep_chan_vld_151_152;
    wire [176:0] dep_chan_data_151_152;
    wire token_151_152;
    wire dep_chan_vld_153_152;
    wire [176:0] dep_chan_data_153_152;
    wire token_153_152;
    wire [2:0] proc_153_data_FIFO_blk;
    wire [2:0] proc_153_data_PIPO_blk;
    wire [2:0] proc_153_start_FIFO_blk;
    wire [2:0] proc_153_TLF_FIFO_blk;
    wire [2:0] proc_153_input_sync_blk;
    wire [2:0] proc_153_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_153;
    reg [2:0] proc_dep_vld_vec_153_reg;
    wire [2:0] in_chan_dep_vld_vec_153;
    wire [530:0] in_chan_dep_data_vec_153;
    wire [2:0] token_in_vec_153;
    wire [2:0] out_chan_dep_vld_vec_153;
    wire [176:0] out_chan_dep_data_153;
    wire [2:0] token_out_vec_153;
    wire dl_detect_out_153;
    wire dep_chan_vld_121_153;
    wire [176:0] dep_chan_data_121_153;
    wire token_121_153;
    wire dep_chan_vld_152_153;
    wire [176:0] dep_chan_data_152_153;
    wire token_152_153;
    wire dep_chan_vld_154_153;
    wire [176:0] dep_chan_data_154_153;
    wire token_154_153;
    wire [2:0] proc_154_data_FIFO_blk;
    wire [2:0] proc_154_data_PIPO_blk;
    wire [2:0] proc_154_start_FIFO_blk;
    wire [2:0] proc_154_TLF_FIFO_blk;
    wire [2:0] proc_154_input_sync_blk;
    wire [2:0] proc_154_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_154;
    reg [2:0] proc_dep_vld_vec_154_reg;
    wire [2:0] in_chan_dep_vld_vec_154;
    wire [530:0] in_chan_dep_data_vec_154;
    wire [2:0] token_in_vec_154;
    wire [2:0] out_chan_dep_vld_vec_154;
    wire [176:0] out_chan_dep_data_154;
    wire [2:0] token_out_vec_154;
    wire dl_detect_out_154;
    wire dep_chan_vld_119_154;
    wire [176:0] dep_chan_data_119_154;
    wire token_119_154;
    wire dep_chan_vld_153_154;
    wire [176:0] dep_chan_data_153_154;
    wire token_153_154;
    wire dep_chan_vld_155_154;
    wire [176:0] dep_chan_data_155_154;
    wire token_155_154;
    wire [2:0] proc_155_data_FIFO_blk;
    wire [2:0] proc_155_data_PIPO_blk;
    wire [2:0] proc_155_start_FIFO_blk;
    wire [2:0] proc_155_TLF_FIFO_blk;
    wire [2:0] proc_155_input_sync_blk;
    wire [2:0] proc_155_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_155;
    reg [2:0] proc_dep_vld_vec_155_reg;
    wire [2:0] in_chan_dep_vld_vec_155;
    wire [530:0] in_chan_dep_data_vec_155;
    wire [2:0] token_in_vec_155;
    wire [2:0] out_chan_dep_vld_vec_155;
    wire [176:0] out_chan_dep_data_155;
    wire [2:0] token_out_vec_155;
    wire dl_detect_out_155;
    wire dep_chan_vld_117_155;
    wire [176:0] dep_chan_data_117_155;
    wire token_117_155;
    wire dep_chan_vld_154_155;
    wire [176:0] dep_chan_data_154_155;
    wire token_154_155;
    wire dep_chan_vld_156_155;
    wire [176:0] dep_chan_data_156_155;
    wire token_156_155;
    wire [2:0] proc_156_data_FIFO_blk;
    wire [2:0] proc_156_data_PIPO_blk;
    wire [2:0] proc_156_start_FIFO_blk;
    wire [2:0] proc_156_TLF_FIFO_blk;
    wire [2:0] proc_156_input_sync_blk;
    wire [2:0] proc_156_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_156;
    reg [2:0] proc_dep_vld_vec_156_reg;
    wire [2:0] in_chan_dep_vld_vec_156;
    wire [530:0] in_chan_dep_data_vec_156;
    wire [2:0] token_in_vec_156;
    wire [2:0] out_chan_dep_vld_vec_156;
    wire [176:0] out_chan_dep_data_156;
    wire [2:0] token_out_vec_156;
    wire dl_detect_out_156;
    wire dep_chan_vld_115_156;
    wire [176:0] dep_chan_data_115_156;
    wire token_115_156;
    wire dep_chan_vld_155_156;
    wire [176:0] dep_chan_data_155_156;
    wire token_155_156;
    wire dep_chan_vld_157_156;
    wire [176:0] dep_chan_data_157_156;
    wire token_157_156;
    wire [2:0] proc_157_data_FIFO_blk;
    wire [2:0] proc_157_data_PIPO_blk;
    wire [2:0] proc_157_start_FIFO_blk;
    wire [2:0] proc_157_TLF_FIFO_blk;
    wire [2:0] proc_157_input_sync_blk;
    wire [2:0] proc_157_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_157;
    reg [2:0] proc_dep_vld_vec_157_reg;
    wire [2:0] in_chan_dep_vld_vec_157;
    wire [530:0] in_chan_dep_data_vec_157;
    wire [2:0] token_in_vec_157;
    wire [2:0] out_chan_dep_vld_vec_157;
    wire [176:0] out_chan_dep_data_157;
    wire [2:0] token_out_vec_157;
    wire dl_detect_out_157;
    wire dep_chan_vld_113_157;
    wire [176:0] dep_chan_data_113_157;
    wire token_113_157;
    wire dep_chan_vld_156_157;
    wire [176:0] dep_chan_data_156_157;
    wire token_156_157;
    wire dep_chan_vld_158_157;
    wire [176:0] dep_chan_data_158_157;
    wire token_158_157;
    wire [2:0] proc_158_data_FIFO_blk;
    wire [2:0] proc_158_data_PIPO_blk;
    wire [2:0] proc_158_start_FIFO_blk;
    wire [2:0] proc_158_TLF_FIFO_blk;
    wire [2:0] proc_158_input_sync_blk;
    wire [2:0] proc_158_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_158;
    reg [2:0] proc_dep_vld_vec_158_reg;
    wire [2:0] in_chan_dep_vld_vec_158;
    wire [530:0] in_chan_dep_data_vec_158;
    wire [2:0] token_in_vec_158;
    wire [2:0] out_chan_dep_vld_vec_158;
    wire [176:0] out_chan_dep_data_158;
    wire [2:0] token_out_vec_158;
    wire dl_detect_out_158;
    wire dep_chan_vld_111_158;
    wire [176:0] dep_chan_data_111_158;
    wire token_111_158;
    wire dep_chan_vld_157_158;
    wire [176:0] dep_chan_data_157_158;
    wire token_157_158;
    wire dep_chan_vld_159_158;
    wire [176:0] dep_chan_data_159_158;
    wire token_159_158;
    wire [2:0] proc_159_data_FIFO_blk;
    wire [2:0] proc_159_data_PIPO_blk;
    wire [2:0] proc_159_start_FIFO_blk;
    wire [2:0] proc_159_TLF_FIFO_blk;
    wire [2:0] proc_159_input_sync_blk;
    wire [2:0] proc_159_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_159;
    reg [2:0] proc_dep_vld_vec_159_reg;
    wire [2:0] in_chan_dep_vld_vec_159;
    wire [530:0] in_chan_dep_data_vec_159;
    wire [2:0] token_in_vec_159;
    wire [2:0] out_chan_dep_vld_vec_159;
    wire [176:0] out_chan_dep_data_159;
    wire [2:0] token_out_vec_159;
    wire dl_detect_out_159;
    wire dep_chan_vld_109_159;
    wire [176:0] dep_chan_data_109_159;
    wire token_109_159;
    wire dep_chan_vld_158_159;
    wire [176:0] dep_chan_data_158_159;
    wire token_158_159;
    wire dep_chan_vld_160_159;
    wire [176:0] dep_chan_data_160_159;
    wire token_160_159;
    wire [2:0] proc_160_data_FIFO_blk;
    wire [2:0] proc_160_data_PIPO_blk;
    wire [2:0] proc_160_start_FIFO_blk;
    wire [2:0] proc_160_TLF_FIFO_blk;
    wire [2:0] proc_160_input_sync_blk;
    wire [2:0] proc_160_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_160;
    reg [2:0] proc_dep_vld_vec_160_reg;
    wire [2:0] in_chan_dep_vld_vec_160;
    wire [530:0] in_chan_dep_data_vec_160;
    wire [2:0] token_in_vec_160;
    wire [2:0] out_chan_dep_vld_vec_160;
    wire [176:0] out_chan_dep_data_160;
    wire [2:0] token_out_vec_160;
    wire dl_detect_out_160;
    wire dep_chan_vld_107_160;
    wire [176:0] dep_chan_data_107_160;
    wire token_107_160;
    wire dep_chan_vld_159_160;
    wire [176:0] dep_chan_data_159_160;
    wire token_159_160;
    wire dep_chan_vld_175_160;
    wire [176:0] dep_chan_data_175_160;
    wire token_175_160;
    wire [1:0] proc_161_data_FIFO_blk;
    wire [1:0] proc_161_data_PIPO_blk;
    wire [1:0] proc_161_start_FIFO_blk;
    wire [1:0] proc_161_TLF_FIFO_blk;
    wire [1:0] proc_161_input_sync_blk;
    wire [1:0] proc_161_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_161;
    reg [1:0] proc_dep_vld_vec_161_reg;
    wire [1:0] in_chan_dep_vld_vec_161;
    wire [353:0] in_chan_dep_data_vec_161;
    wire [1:0] token_in_vec_161;
    wire [1:0] out_chan_dep_vld_vec_161;
    wire [176:0] out_chan_dep_data_161;
    wire [1:0] token_out_vec_161;
    wire dl_detect_out_161;
    wire dep_chan_vld_132_161;
    wire [176:0] dep_chan_data_132_161;
    wire token_132_161;
    wire dep_chan_vld_162_161;
    wire [176:0] dep_chan_data_162_161;
    wire token_162_161;
    wire [2:0] proc_162_data_FIFO_blk;
    wire [2:0] proc_162_data_PIPO_blk;
    wire [2:0] proc_162_start_FIFO_blk;
    wire [2:0] proc_162_TLF_FIFO_blk;
    wire [2:0] proc_162_input_sync_blk;
    wire [2:0] proc_162_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_162;
    reg [2:0] proc_dep_vld_vec_162_reg;
    wire [2:0] in_chan_dep_vld_vec_162;
    wire [530:0] in_chan_dep_data_vec_162;
    wire [2:0] token_in_vec_162;
    wire [2:0] out_chan_dep_vld_vec_162;
    wire [176:0] out_chan_dep_data_162;
    wire [2:0] token_out_vec_162;
    wire dl_detect_out_162;
    wire dep_chan_vld_130_162;
    wire [176:0] dep_chan_data_130_162;
    wire token_130_162;
    wire dep_chan_vld_161_162;
    wire [176:0] dep_chan_data_161_162;
    wire token_161_162;
    wire dep_chan_vld_163_162;
    wire [176:0] dep_chan_data_163_162;
    wire token_163_162;
    wire [2:0] proc_163_data_FIFO_blk;
    wire [2:0] proc_163_data_PIPO_blk;
    wire [2:0] proc_163_start_FIFO_blk;
    wire [2:0] proc_163_TLF_FIFO_blk;
    wire [2:0] proc_163_input_sync_blk;
    wire [2:0] proc_163_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_163;
    reg [2:0] proc_dep_vld_vec_163_reg;
    wire [2:0] in_chan_dep_vld_vec_163;
    wire [530:0] in_chan_dep_data_vec_163;
    wire [2:0] token_in_vec_163;
    wire [2:0] out_chan_dep_vld_vec_163;
    wire [176:0] out_chan_dep_data_163;
    wire [2:0] token_out_vec_163;
    wire dl_detect_out_163;
    wire dep_chan_vld_128_163;
    wire [176:0] dep_chan_data_128_163;
    wire token_128_163;
    wire dep_chan_vld_162_163;
    wire [176:0] dep_chan_data_162_163;
    wire token_162_163;
    wire dep_chan_vld_164_163;
    wire [176:0] dep_chan_data_164_163;
    wire token_164_163;
    wire [2:0] proc_164_data_FIFO_blk;
    wire [2:0] proc_164_data_PIPO_blk;
    wire [2:0] proc_164_start_FIFO_blk;
    wire [2:0] proc_164_TLF_FIFO_blk;
    wire [2:0] proc_164_input_sync_blk;
    wire [2:0] proc_164_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_164;
    reg [2:0] proc_dep_vld_vec_164_reg;
    wire [2:0] in_chan_dep_vld_vec_164;
    wire [530:0] in_chan_dep_data_vec_164;
    wire [2:0] token_in_vec_164;
    wire [2:0] out_chan_dep_vld_vec_164;
    wire [176:0] out_chan_dep_data_164;
    wire [2:0] token_out_vec_164;
    wire dl_detect_out_164;
    wire dep_chan_vld_126_164;
    wire [176:0] dep_chan_data_126_164;
    wire token_126_164;
    wire dep_chan_vld_163_164;
    wire [176:0] dep_chan_data_163_164;
    wire token_163_164;
    wire dep_chan_vld_165_164;
    wire [176:0] dep_chan_data_165_164;
    wire token_165_164;
    wire [2:0] proc_165_data_FIFO_blk;
    wire [2:0] proc_165_data_PIPO_blk;
    wire [2:0] proc_165_start_FIFO_blk;
    wire [2:0] proc_165_TLF_FIFO_blk;
    wire [2:0] proc_165_input_sync_blk;
    wire [2:0] proc_165_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_165;
    reg [2:0] proc_dep_vld_vec_165_reg;
    wire [2:0] in_chan_dep_vld_vec_165;
    wire [530:0] in_chan_dep_data_vec_165;
    wire [2:0] token_in_vec_165;
    wire [2:0] out_chan_dep_vld_vec_165;
    wire [176:0] out_chan_dep_data_165;
    wire [2:0] token_out_vec_165;
    wire dl_detect_out_165;
    wire dep_chan_vld_124_165;
    wire [176:0] dep_chan_data_124_165;
    wire token_124_165;
    wire dep_chan_vld_164_165;
    wire [176:0] dep_chan_data_164_165;
    wire token_164_165;
    wire dep_chan_vld_166_165;
    wire [176:0] dep_chan_data_166_165;
    wire token_166_165;
    wire [2:0] proc_166_data_FIFO_blk;
    wire [2:0] proc_166_data_PIPO_blk;
    wire [2:0] proc_166_start_FIFO_blk;
    wire [2:0] proc_166_TLF_FIFO_blk;
    wire [2:0] proc_166_input_sync_blk;
    wire [2:0] proc_166_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_166;
    reg [2:0] proc_dep_vld_vec_166_reg;
    wire [2:0] in_chan_dep_vld_vec_166;
    wire [530:0] in_chan_dep_data_vec_166;
    wire [2:0] token_in_vec_166;
    wire [2:0] out_chan_dep_vld_vec_166;
    wire [176:0] out_chan_dep_data_166;
    wire [2:0] token_out_vec_166;
    wire dl_detect_out_166;
    wire dep_chan_vld_122_166;
    wire [176:0] dep_chan_data_122_166;
    wire token_122_166;
    wire dep_chan_vld_165_166;
    wire [176:0] dep_chan_data_165_166;
    wire token_165_166;
    wire dep_chan_vld_167_166;
    wire [176:0] dep_chan_data_167_166;
    wire token_167_166;
    wire [2:0] proc_167_data_FIFO_blk;
    wire [2:0] proc_167_data_PIPO_blk;
    wire [2:0] proc_167_start_FIFO_blk;
    wire [2:0] proc_167_TLF_FIFO_blk;
    wire [2:0] proc_167_input_sync_blk;
    wire [2:0] proc_167_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_167;
    reg [2:0] proc_dep_vld_vec_167_reg;
    wire [2:0] in_chan_dep_vld_vec_167;
    wire [530:0] in_chan_dep_data_vec_167;
    wire [2:0] token_in_vec_167;
    wire [2:0] out_chan_dep_vld_vec_167;
    wire [176:0] out_chan_dep_data_167;
    wire [2:0] token_out_vec_167;
    wire dl_detect_out_167;
    wire dep_chan_vld_120_167;
    wire [176:0] dep_chan_data_120_167;
    wire token_120_167;
    wire dep_chan_vld_166_167;
    wire [176:0] dep_chan_data_166_167;
    wire token_166_167;
    wire dep_chan_vld_168_167;
    wire [176:0] dep_chan_data_168_167;
    wire token_168_167;
    wire [2:0] proc_168_data_FIFO_blk;
    wire [2:0] proc_168_data_PIPO_blk;
    wire [2:0] proc_168_start_FIFO_blk;
    wire [2:0] proc_168_TLF_FIFO_blk;
    wire [2:0] proc_168_input_sync_blk;
    wire [2:0] proc_168_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_168;
    reg [2:0] proc_dep_vld_vec_168_reg;
    wire [2:0] in_chan_dep_vld_vec_168;
    wire [530:0] in_chan_dep_data_vec_168;
    wire [2:0] token_in_vec_168;
    wire [2:0] out_chan_dep_vld_vec_168;
    wire [176:0] out_chan_dep_data_168;
    wire [2:0] token_out_vec_168;
    wire dl_detect_out_168;
    wire dep_chan_vld_118_168;
    wire [176:0] dep_chan_data_118_168;
    wire token_118_168;
    wire dep_chan_vld_167_168;
    wire [176:0] dep_chan_data_167_168;
    wire token_167_168;
    wire dep_chan_vld_169_168;
    wire [176:0] dep_chan_data_169_168;
    wire token_169_168;
    wire [2:0] proc_169_data_FIFO_blk;
    wire [2:0] proc_169_data_PIPO_blk;
    wire [2:0] proc_169_start_FIFO_blk;
    wire [2:0] proc_169_TLF_FIFO_blk;
    wire [2:0] proc_169_input_sync_blk;
    wire [2:0] proc_169_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_169;
    reg [2:0] proc_dep_vld_vec_169_reg;
    wire [2:0] in_chan_dep_vld_vec_169;
    wire [530:0] in_chan_dep_data_vec_169;
    wire [2:0] token_in_vec_169;
    wire [2:0] out_chan_dep_vld_vec_169;
    wire [176:0] out_chan_dep_data_169;
    wire [2:0] token_out_vec_169;
    wire dl_detect_out_169;
    wire dep_chan_vld_116_169;
    wire [176:0] dep_chan_data_116_169;
    wire token_116_169;
    wire dep_chan_vld_168_169;
    wire [176:0] dep_chan_data_168_169;
    wire token_168_169;
    wire dep_chan_vld_170_169;
    wire [176:0] dep_chan_data_170_169;
    wire token_170_169;
    wire [2:0] proc_170_data_FIFO_blk;
    wire [2:0] proc_170_data_PIPO_blk;
    wire [2:0] proc_170_start_FIFO_blk;
    wire [2:0] proc_170_TLF_FIFO_blk;
    wire [2:0] proc_170_input_sync_blk;
    wire [2:0] proc_170_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_170;
    reg [2:0] proc_dep_vld_vec_170_reg;
    wire [2:0] in_chan_dep_vld_vec_170;
    wire [530:0] in_chan_dep_data_vec_170;
    wire [2:0] token_in_vec_170;
    wire [2:0] out_chan_dep_vld_vec_170;
    wire [176:0] out_chan_dep_data_170;
    wire [2:0] token_out_vec_170;
    wire dl_detect_out_170;
    wire dep_chan_vld_114_170;
    wire [176:0] dep_chan_data_114_170;
    wire token_114_170;
    wire dep_chan_vld_169_170;
    wire [176:0] dep_chan_data_169_170;
    wire token_169_170;
    wire dep_chan_vld_171_170;
    wire [176:0] dep_chan_data_171_170;
    wire token_171_170;
    wire [2:0] proc_171_data_FIFO_blk;
    wire [2:0] proc_171_data_PIPO_blk;
    wire [2:0] proc_171_start_FIFO_blk;
    wire [2:0] proc_171_TLF_FIFO_blk;
    wire [2:0] proc_171_input_sync_blk;
    wire [2:0] proc_171_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_171;
    reg [2:0] proc_dep_vld_vec_171_reg;
    wire [2:0] in_chan_dep_vld_vec_171;
    wire [530:0] in_chan_dep_data_vec_171;
    wire [2:0] token_in_vec_171;
    wire [2:0] out_chan_dep_vld_vec_171;
    wire [176:0] out_chan_dep_data_171;
    wire [2:0] token_out_vec_171;
    wire dl_detect_out_171;
    wire dep_chan_vld_112_171;
    wire [176:0] dep_chan_data_112_171;
    wire token_112_171;
    wire dep_chan_vld_170_171;
    wire [176:0] dep_chan_data_170_171;
    wire token_170_171;
    wire dep_chan_vld_172_171;
    wire [176:0] dep_chan_data_172_171;
    wire token_172_171;
    wire [2:0] proc_172_data_FIFO_blk;
    wire [2:0] proc_172_data_PIPO_blk;
    wire [2:0] proc_172_start_FIFO_blk;
    wire [2:0] proc_172_TLF_FIFO_blk;
    wire [2:0] proc_172_input_sync_blk;
    wire [2:0] proc_172_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_172;
    reg [2:0] proc_dep_vld_vec_172_reg;
    wire [2:0] in_chan_dep_vld_vec_172;
    wire [530:0] in_chan_dep_data_vec_172;
    wire [2:0] token_in_vec_172;
    wire [2:0] out_chan_dep_vld_vec_172;
    wire [176:0] out_chan_dep_data_172;
    wire [2:0] token_out_vec_172;
    wire dl_detect_out_172;
    wire dep_chan_vld_110_172;
    wire [176:0] dep_chan_data_110_172;
    wire token_110_172;
    wire dep_chan_vld_171_172;
    wire [176:0] dep_chan_data_171_172;
    wire token_171_172;
    wire dep_chan_vld_173_172;
    wire [176:0] dep_chan_data_173_172;
    wire token_173_172;
    wire [2:0] proc_173_data_FIFO_blk;
    wire [2:0] proc_173_data_PIPO_blk;
    wire [2:0] proc_173_start_FIFO_blk;
    wire [2:0] proc_173_TLF_FIFO_blk;
    wire [2:0] proc_173_input_sync_blk;
    wire [2:0] proc_173_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_173;
    reg [2:0] proc_dep_vld_vec_173_reg;
    wire [2:0] in_chan_dep_vld_vec_173;
    wire [530:0] in_chan_dep_data_vec_173;
    wire [2:0] token_in_vec_173;
    wire [2:0] out_chan_dep_vld_vec_173;
    wire [176:0] out_chan_dep_data_173;
    wire [2:0] token_out_vec_173;
    wire dl_detect_out_173;
    wire dep_chan_vld_108_173;
    wire [176:0] dep_chan_data_108_173;
    wire token_108_173;
    wire dep_chan_vld_172_173;
    wire [176:0] dep_chan_data_172_173;
    wire token_172_173;
    wire dep_chan_vld_174_173;
    wire [176:0] dep_chan_data_174_173;
    wire token_174_173;
    wire [1:0] proc_174_data_FIFO_blk;
    wire [1:0] proc_174_data_PIPO_blk;
    wire [1:0] proc_174_start_FIFO_blk;
    wire [1:0] proc_174_TLF_FIFO_blk;
    wire [1:0] proc_174_input_sync_blk;
    wire [1:0] proc_174_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_174;
    reg [1:0] proc_dep_vld_vec_174_reg;
    wire [1:0] in_chan_dep_vld_vec_174;
    wire [353:0] in_chan_dep_data_vec_174;
    wire [1:0] token_in_vec_174;
    wire [1:0] out_chan_dep_vld_vec_174;
    wire [176:0] out_chan_dep_data_174;
    wire [1:0] token_out_vec_174;
    wire dl_detect_out_174;
    wire dep_chan_vld_173_174;
    wire [176:0] dep_chan_data_173_174;
    wire token_173_174;
    wire dep_chan_vld_175_174;
    wire [176:0] dep_chan_data_175_174;
    wire token_175_174;
    wire [2:0] proc_175_data_FIFO_blk;
    wire [2:0] proc_175_data_PIPO_blk;
    wire [2:0] proc_175_start_FIFO_blk;
    wire [2:0] proc_175_TLF_FIFO_blk;
    wire [2:0] proc_175_input_sync_blk;
    wire [2:0] proc_175_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_175;
    reg [2:0] proc_dep_vld_vec_175_reg;
    wire [2:0] in_chan_dep_vld_vec_175;
    wire [530:0] in_chan_dep_data_vec_175;
    wire [2:0] token_in_vec_175;
    wire [2:0] out_chan_dep_vld_vec_175;
    wire [176:0] out_chan_dep_data_175;
    wire [2:0] token_out_vec_175;
    wire dl_detect_out_175;
    wire dep_chan_vld_160_175;
    wire [176:0] dep_chan_data_160_175;
    wire token_160_175;
    wire dep_chan_vld_174_175;
    wire [176:0] dep_chan_data_174_175;
    wire token_174_175;
    wire dep_chan_vld_176_175;
    wire [176:0] dep_chan_data_176_175;
    wire token_176_175;
    wire [16:0] proc_176_data_FIFO_blk;
    wire [16:0] proc_176_data_PIPO_blk;
    wire [16:0] proc_176_start_FIFO_blk;
    wire [16:0] proc_176_TLF_FIFO_blk;
    wire [16:0] proc_176_input_sync_blk;
    wire [16:0] proc_176_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_176;
    reg [16:0] proc_dep_vld_vec_176_reg;
    wire [16:0] in_chan_dep_vld_vec_176;
    wire [3008:0] in_chan_dep_data_vec_176;
    wire [16:0] token_in_vec_176;
    wire [16:0] out_chan_dep_vld_vec_176;
    wire [176:0] out_chan_dep_data_176;
    wire [16:0] token_out_vec_176;
    wire dl_detect_out_176;
    wire dep_chan_vld_89_176;
    wire [176:0] dep_chan_data_89_176;
    wire token_89_176;
    wire dep_chan_vld_133_176;
    wire [176:0] dep_chan_data_133_176;
    wire token_133_176;
    wire dep_chan_vld_134_176;
    wire [176:0] dep_chan_data_134_176;
    wire token_134_176;
    wire dep_chan_vld_135_176;
    wire [176:0] dep_chan_data_135_176;
    wire token_135_176;
    wire dep_chan_vld_136_176;
    wire [176:0] dep_chan_data_136_176;
    wire token_136_176;
    wire dep_chan_vld_137_176;
    wire [176:0] dep_chan_data_137_176;
    wire token_137_176;
    wire dep_chan_vld_138_176;
    wire [176:0] dep_chan_data_138_176;
    wire token_138_176;
    wire dep_chan_vld_139_176;
    wire [176:0] dep_chan_data_139_176;
    wire token_139_176;
    wire dep_chan_vld_140_176;
    wire [176:0] dep_chan_data_140_176;
    wire token_140_176;
    wire dep_chan_vld_141_176;
    wire [176:0] dep_chan_data_141_176;
    wire token_141_176;
    wire dep_chan_vld_142_176;
    wire [176:0] dep_chan_data_142_176;
    wire token_142_176;
    wire dep_chan_vld_143_176;
    wire [176:0] dep_chan_data_143_176;
    wire token_143_176;
    wire dep_chan_vld_144_176;
    wire [176:0] dep_chan_data_144_176;
    wire token_144_176;
    wire dep_chan_vld_145_176;
    wire [176:0] dep_chan_data_145_176;
    wire token_145_176;
    wire dep_chan_vld_146_176;
    wire [176:0] dep_chan_data_146_176;
    wire token_146_176;
    wire dep_chan_vld_147_176;
    wire [176:0] dep_chan_data_147_176;
    wire token_147_176;
    wire dep_chan_vld_175_176;
    wire [176:0] dep_chan_data_175_176;
    wire token_175_176;
    wire [176:0] dl_in_vec;
    wire dl_detect_out;
    wire token_clear;
    reg [176:0] origin;

    reg ap_done_reg_0;// for module grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_0 <= 'b0;
        end
        else begin
            ap_done_reg_0 <= grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_1;// for module grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_1 <= 'b0;
        end
        else begin
            ap_done_reg_1 <= grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_2;// for module grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_2 <= 'b0;
        end
        else begin
            ap_done_reg_2 <= grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_3;// for module grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_3 <= 'b0;
        end
        else begin
            ap_done_reg_3 <= grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_4;// for module grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_4 <= 'b0;
        end
        else begin
            ap_done_reg_4 <= grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_5;// for module grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_5 <= 'b0;
        end
        else begin
            ap_done_reg_5 <= grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_6;// for module grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_6 <= 'b0;
        end
        else begin
            ap_done_reg_6 <= grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_7;// for module grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_7 <= 'b0;
        end
        else begin
            ap_done_reg_7 <= grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_8;// for module grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_8 <= 'b0;
        end
        else begin
            ap_done_reg_8 <= grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_9;// for module grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_9 <= 'b0;
        end
        else begin
            ap_done_reg_9 <= grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_10;// for module grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_10 <= 'b0;
        end
        else begin
            ap_done_reg_10 <= grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_11;// for module grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_11 <= 'b0;
        end
        else begin
            ap_done_reg_11 <= grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_12;// for module grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_12 <= 'b0;
        end
        else begin
            ap_done_reg_12 <= grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_13;// for module grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_13 <= 'b0;
        end
        else begin
            ap_done_reg_13 <= grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_14;// for module grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_14 <= 'b0;
        end
        else begin
            ap_done_reg_14 <= grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_15;// for module grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_15 <= 'b0;
        end
        else begin
            ap_done_reg_15 <= grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_16;// for module grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_16 <= 'b0;
        end
        else begin
            ap_done_reg_16 <= grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_17;// for module grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_17 <= 'b0;
        end
        else begin
            ap_done_reg_17 <= grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_18;// for module grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_18 <= 'b0;
        end
        else begin
            ap_done_reg_18 <= grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_19;// for module grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_19 <= 'b0;
        end
        else begin
            ap_done_reg_19 <= grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_20;// for module grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_20 <= 'b0;
        end
        else begin
            ap_done_reg_20 <= grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_21;// for module grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_21 <= 'b0;
        end
        else begin
            ap_done_reg_21 <= grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_22;// for module grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_22 <= 'b0;
        end
        else begin
            ap_done_reg_22 <= grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_23;// for module grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_23 <= 'b0;
        end
        else begin
            ap_done_reg_23 <= grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_24;// for module grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_24 <= 'b0;
        end
        else begin
            ap_done_reg_24 <= grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_25;// for module grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_25 <= 'b0;
        end
        else begin
            ap_done_reg_25 <= grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_26;// for module grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_26 <= 'b0;
        end
        else begin
            ap_done_reg_26 <= grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_27;// for module grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_27 <= 'b0;
        end
        else begin
            ap_done_reg_27 <= grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_28;// for module grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_28 <= 'b0;
        end
        else begin
            ap_done_reg_28 <= grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_29;// for module grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_29 <= 'b0;
        end
        else begin
            ap_done_reg_29 <= grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_30;// for module grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_30 <= 'b0;
        end
        else begin
            ap_done_reg_30 <= grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_31;// for module grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_31 <= 'b0;
        end
        else begin
            ap_done_reg_31 <= grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_continue;
        end
    end

    // Process: grp_kernel3_x0_fu_98.kernel3_x0_entry38_U0
    top_hls_deadlock_detect_unit #(177, 0, 2, 2) top_hls_deadlock_detect_unit_0 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_0),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_0),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_0),
        .token_in_vec(token_in_vec_0),
        .dl_detect_in(dl_detect_out),
        .origin(origin[0]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_0),
        .out_chan_dep_data(out_chan_dep_data_0),
        .token_out_vec(token_out_vec_0),
        .dl_detect_out(dl_in_vec[0]));

    assign proc_0_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.kernel3_x0_entry38_U0.A_out_blk_n);
    assign proc_0_data_PIPO_blk[0] = 1'b0;
    assign proc_0_start_FIFO_blk[0] = 1'b0;
    assign proc_0_TLF_FIFO_blk[0] = 1'b0;
    assign proc_0_input_sync_blk[0] = 1'b0 | (grp_kernel3_x0_fu_98.ap_sync_kernel3_x0_entry38_U0_ap_ready & grp_kernel3_x0_fu_98.kernel3_x0_entry38_U0.ap_idle & ~grp_kernel3_x0_fu_98.ap_sync_A_IO_L3_in_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_0[0] = dl_detect_out ? proc_dep_vld_vec_0_reg[0] : (proc_0_data_FIFO_blk[0] | proc_0_data_PIPO_blk[0] | proc_0_start_FIFO_blk[0] | proc_0_TLF_FIFO_blk[0] | proc_0_input_sync_blk[0] | proc_0_output_sync_blk[0]);
    assign proc_0_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.kernel3_x0_entry38_U0.B_out_blk_n);
    assign proc_0_data_PIPO_blk[1] = 1'b0;
    assign proc_0_start_FIFO_blk[1] = 1'b0;
    assign proc_0_TLF_FIFO_blk[1] = 1'b0;
    assign proc_0_input_sync_blk[1] = 1'b0 | (grp_kernel3_x0_fu_98.ap_sync_kernel3_x0_entry38_U0_ap_ready & grp_kernel3_x0_fu_98.kernel3_x0_entry38_U0.ap_idle & ~grp_kernel3_x0_fu_98.ap_sync_B_IO_L3_in_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_0[1] = dl_detect_out ? proc_dep_vld_vec_0_reg[1] : (proc_0_data_FIFO_blk[1] | proc_0_data_PIPO_blk[1] | proc_0_start_FIFO_blk[1] | proc_0_TLF_FIFO_blk[1] | proc_0_input_sync_blk[1] | proc_0_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_0_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_0_reg <= proc_dep_vld_vec_0;
        end
    end
    assign in_chan_dep_vld_vec_0[0] = dep_chan_vld_1_0;
    assign in_chan_dep_data_vec_0[176 : 0] = dep_chan_data_1_0;
    assign token_in_vec_0[0] = token_1_0;
    assign in_chan_dep_vld_vec_0[1] = dep_chan_vld_15_0;
    assign in_chan_dep_data_vec_0[353 : 177] = dep_chan_data_15_0;
    assign token_in_vec_0[1] = token_15_0;
    assign dep_chan_vld_0_1 = out_chan_dep_vld_vec_0[0];
    assign dep_chan_data_0_1 = out_chan_dep_data_0;
    assign token_0_1 = token_out_vec_0[0];
    assign dep_chan_vld_0_15 = out_chan_dep_vld_vec_0[1];
    assign dep_chan_data_0_15 = out_chan_dep_data_0;
    assign token_0_15 = token_out_vec_0[1];

    // Process: grp_kernel3_x0_fu_98.A_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(177, 1, 3, 3) top_hls_deadlock_detect_unit_1 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_1),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_1),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_1),
        .token_in_vec(token_in_vec_1),
        .dl_detect_in(dl_detect_out),
        .origin(origin[1]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_1),
        .out_chan_dep_data(out_chan_dep_data_1),
        .token_out_vec(token_out_vec_1),
        .dl_detect_out(dl_in_vec[1]));

    assign proc_1_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L3_in_x0_U0.fifo_A_local_out_blk_n);
    assign proc_1_data_PIPO_blk[0] = 1'b0;
    assign proc_1_start_FIFO_blk[0] = 1'b0;
    assign proc_1_TLF_FIFO_blk[0] = 1'b0;
    assign proc_1_input_sync_blk[0] = 1'b0;
    assign proc_1_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_1[0] = dl_detect_out ? proc_dep_vld_vec_1_reg[0] : (proc_1_data_FIFO_blk[0] | proc_1_data_PIPO_blk[0] | proc_1_start_FIFO_blk[0] | proc_1_TLF_FIFO_blk[0] | proc_1_input_sync_blk[0] | proc_1_output_sync_blk[0]);
    assign proc_1_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L3_in_x0_U0.A_blk_n);
    assign proc_1_data_PIPO_blk[1] = 1'b0;
    assign proc_1_start_FIFO_blk[1] = 1'b0;
    assign proc_1_TLF_FIFO_blk[1] = 1'b0;
    assign proc_1_input_sync_blk[1] = 1'b0 | (grp_kernel3_x0_fu_98.ap_sync_A_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_98.A_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_98.ap_sync_kernel3_x0_entry38_U0_ap_ready);
    assign proc_1_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_1[1] = dl_detect_out ? proc_dep_vld_vec_1_reg[1] : (proc_1_data_FIFO_blk[1] | proc_1_data_PIPO_blk[1] | proc_1_start_FIFO_blk[1] | proc_1_TLF_FIFO_blk[1] | proc_1_input_sync_blk[1] | proc_1_output_sync_blk[1]);
    assign proc_1_data_FIFO_blk[2] = 1'b0;
    assign proc_1_data_PIPO_blk[2] = 1'b0;
    assign proc_1_start_FIFO_blk[2] = 1'b0;
    assign proc_1_TLF_FIFO_blk[2] = 1'b0;
    assign proc_1_input_sync_blk[2] = 1'b0 | (grp_kernel3_x0_fu_98.ap_sync_A_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_98.A_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_98.ap_sync_B_IO_L3_in_x0_U0_ap_ready);
    assign proc_1_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_1[2] = dl_detect_out ? proc_dep_vld_vec_1_reg[2] : (proc_1_data_FIFO_blk[2] | proc_1_data_PIPO_blk[2] | proc_1_start_FIFO_blk[2] | proc_1_TLF_FIFO_blk[2] | proc_1_input_sync_blk[2] | proc_1_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_1_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_1_reg <= proc_dep_vld_vec_1;
        end
    end
    assign in_chan_dep_vld_vec_1[0] = dep_chan_vld_0_1;
    assign in_chan_dep_data_vec_1[176 : 0] = dep_chan_data_0_1;
    assign token_in_vec_1[0] = token_0_1;
    assign in_chan_dep_vld_vec_1[1] = dep_chan_vld_2_1;
    assign in_chan_dep_data_vec_1[353 : 177] = dep_chan_data_2_1;
    assign token_in_vec_1[1] = token_2_1;
    assign in_chan_dep_vld_vec_1[2] = dep_chan_vld_15_1;
    assign in_chan_dep_data_vec_1[530 : 354] = dep_chan_data_15_1;
    assign token_in_vec_1[2] = token_15_1;
    assign dep_chan_vld_1_2 = out_chan_dep_vld_vec_1[0];
    assign dep_chan_data_1_2 = out_chan_dep_data_1;
    assign token_1_2 = token_out_vec_1[0];
    assign dep_chan_vld_1_0 = out_chan_dep_vld_vec_1[1];
    assign dep_chan_data_1_0 = out_chan_dep_data_1;
    assign token_1_0 = token_out_vec_1[1];
    assign dep_chan_vld_1_15 = out_chan_dep_vld_vec_1[2];
    assign dep_chan_data_1_15 = out_chan_dep_data_1;
    assign token_1_15 = token_out_vec_1[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 2, 3, 3) top_hls_deadlock_detect_unit_2 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_2),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_2),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_2),
        .token_in_vec(token_in_vec_2),
        .dl_detect_in(dl_detect_out),
        .origin(origin[2]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_2),
        .out_chan_dep_data(out_chan_dep_data_2),
        .token_out_vec(token_out_vec_2),
        .dl_detect_out(dl_in_vec[2]));

    assign proc_2_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_0_x01_blk_n);
    assign proc_2_data_PIPO_blk[0] = 1'b0;
    assign proc_2_start_FIFO_blk[0] = 1'b0;
    assign proc_2_TLF_FIFO_blk[0] = 1'b0;
    assign proc_2_input_sync_blk[0] = 1'b0;
    assign proc_2_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_2[0] = dl_detect_out ? proc_dep_vld_vec_2_reg[0] : (proc_2_data_FIFO_blk[0] | proc_2_data_PIPO_blk[0] | proc_2_start_FIFO_blk[0] | proc_2_TLF_FIFO_blk[0] | proc_2_input_sync_blk[0] | proc_2_output_sync_blk[0]);
    assign proc_2_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_1_x02_blk_n);
    assign proc_2_data_PIPO_blk[1] = 1'b0;
    assign proc_2_start_FIFO_blk[1] = 1'b0;
    assign proc_2_TLF_FIFO_blk[1] = 1'b0;
    assign proc_2_input_sync_blk[1] = 1'b0;
    assign proc_2_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_2[1] = dl_detect_out ? proc_dep_vld_vec_2_reg[1] : (proc_2_data_FIFO_blk[1] | proc_2_data_PIPO_blk[1] | proc_2_start_FIFO_blk[1] | proc_2_TLF_FIFO_blk[1] | proc_2_input_sync_blk[1] | proc_2_output_sync_blk[1]);
    assign proc_2_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_0_x0_U0.fifo_A_PE_0_0_x016_blk_n);
    assign proc_2_data_PIPO_blk[2] = 1'b0;
    assign proc_2_start_FIFO_blk[2] = 1'b0;
    assign proc_2_TLF_FIFO_blk[2] = 1'b0;
    assign proc_2_input_sync_blk[2] = 1'b0;
    assign proc_2_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_2[2] = dl_detect_out ? proc_dep_vld_vec_2_reg[2] : (proc_2_data_FIFO_blk[2] | proc_2_data_PIPO_blk[2] | proc_2_start_FIFO_blk[2] | proc_2_TLF_FIFO_blk[2] | proc_2_input_sync_blk[2] | proc_2_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_2_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_2_reg <= proc_dep_vld_vec_2;
        end
    end
    assign in_chan_dep_vld_vec_2[0] = dep_chan_vld_1_2;
    assign in_chan_dep_data_vec_2[176 : 0] = dep_chan_data_1_2;
    assign token_in_vec_2[0] = token_1_2;
    assign in_chan_dep_vld_vec_2[1] = dep_chan_vld_3_2;
    assign in_chan_dep_data_vec_2[353 : 177] = dep_chan_data_3_2;
    assign token_in_vec_2[1] = token_3_2;
    assign in_chan_dep_vld_vec_2[2] = dep_chan_vld_18_2;
    assign in_chan_dep_data_vec_2[530 : 354] = dep_chan_data_18_2;
    assign token_in_vec_2[2] = token_18_2;
    assign dep_chan_vld_2_1 = out_chan_dep_vld_vec_2[0];
    assign dep_chan_data_2_1 = out_chan_dep_data_2;
    assign token_2_1 = token_out_vec_2[0];
    assign dep_chan_vld_2_3 = out_chan_dep_vld_vec_2[1];
    assign dep_chan_data_2_3 = out_chan_dep_data_2;
    assign token_2_3 = token_out_vec_2[1];
    assign dep_chan_vld_2_18 = out_chan_dep_vld_vec_2[2];
    assign dep_chan_data_2_18 = out_chan_dep_data_2;
    assign token_2_18 = token_out_vec_2[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 3, 3, 3) top_hls_deadlock_detect_unit_3 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_3),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_3),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_3),
        .token_in_vec(token_in_vec_3),
        .dl_detect_in(dl_detect_out),
        .origin(origin[3]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_3),
        .out_chan_dep_data(out_chan_dep_data_3),
        .token_out_vec(token_out_vec_3),
        .dl_detect_out(dl_in_vec[3]));

    assign proc_3_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_1_x02_blk_n);
    assign proc_3_data_PIPO_blk[0] = 1'b0;
    assign proc_3_start_FIFO_blk[0] = 1'b0;
    assign proc_3_TLF_FIFO_blk[0] = 1'b0;
    assign proc_3_input_sync_blk[0] = 1'b0;
    assign proc_3_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_3[0] = dl_detect_out ? proc_dep_vld_vec_3_reg[0] : (proc_3_data_FIFO_blk[0] | proc_3_data_PIPO_blk[0] | proc_3_start_FIFO_blk[0] | proc_3_TLF_FIFO_blk[0] | proc_3_input_sync_blk[0] | proc_3_output_sync_blk[0]);
    assign proc_3_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_2_x03_blk_n);
    assign proc_3_data_PIPO_blk[1] = 1'b0;
    assign proc_3_start_FIFO_blk[1] = 1'b0;
    assign proc_3_TLF_FIFO_blk[1] = 1'b0;
    assign proc_3_input_sync_blk[1] = 1'b0;
    assign proc_3_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_3[1] = dl_detect_out ? proc_dep_vld_vec_3_reg[1] : (proc_3_data_FIFO_blk[1] | proc_3_data_PIPO_blk[1] | proc_3_start_FIFO_blk[1] | proc_3_TLF_FIFO_blk[1] | proc_3_input_sync_blk[1] | proc_3_output_sync_blk[1]);
    assign proc_3_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_1_x0_U0.fifo_A_PE_1_0_x019_blk_n);
    assign proc_3_data_PIPO_blk[2] = 1'b0;
    assign proc_3_start_FIFO_blk[2] = 1'b0;
    assign proc_3_TLF_FIFO_blk[2] = 1'b0;
    assign proc_3_input_sync_blk[2] = 1'b0;
    assign proc_3_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_3[2] = dl_detect_out ? proc_dep_vld_vec_3_reg[2] : (proc_3_data_FIFO_blk[2] | proc_3_data_PIPO_blk[2] | proc_3_start_FIFO_blk[2] | proc_3_TLF_FIFO_blk[2] | proc_3_input_sync_blk[2] | proc_3_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_3_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_3_reg <= proc_dep_vld_vec_3;
        end
    end
    assign in_chan_dep_vld_vec_3[0] = dep_chan_vld_2_3;
    assign in_chan_dep_data_vec_3[176 : 0] = dep_chan_data_2_3;
    assign token_in_vec_3[0] = token_2_3;
    assign in_chan_dep_vld_vec_3[1] = dep_chan_vld_4_3;
    assign in_chan_dep_data_vec_3[353 : 177] = dep_chan_data_4_3;
    assign token_in_vec_3[1] = token_4_3;
    assign in_chan_dep_vld_vec_3[2] = dep_chan_vld_20_3;
    assign in_chan_dep_data_vec_3[530 : 354] = dep_chan_data_20_3;
    assign token_in_vec_3[2] = token_20_3;
    assign dep_chan_vld_3_2 = out_chan_dep_vld_vec_3[0];
    assign dep_chan_data_3_2 = out_chan_dep_data_3;
    assign token_3_2 = token_out_vec_3[0];
    assign dep_chan_vld_3_4 = out_chan_dep_vld_vec_3[1];
    assign dep_chan_data_3_4 = out_chan_dep_data_3;
    assign token_3_4 = token_out_vec_3[1];
    assign dep_chan_vld_3_20 = out_chan_dep_vld_vec_3[2];
    assign dep_chan_data_3_20 = out_chan_dep_data_3;
    assign token_3_20 = token_out_vec_3[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(177, 4, 3, 3) top_hls_deadlock_detect_unit_4 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_4),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_4),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_4),
        .token_in_vec(token_in_vec_4),
        .dl_detect_in(dl_detect_out),
        .origin(origin[4]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_4),
        .out_chan_dep_data(out_chan_dep_data_4),
        .token_out_vec(token_out_vec_4),
        .dl_detect_out(dl_in_vec[4]));

    assign proc_4_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_2_x03_blk_n);
    assign proc_4_data_PIPO_blk[0] = 1'b0;
    assign proc_4_start_FIFO_blk[0] = 1'b0;
    assign proc_4_TLF_FIFO_blk[0] = 1'b0;
    assign proc_4_input_sync_blk[0] = 1'b0;
    assign proc_4_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_4[0] = dl_detect_out ? proc_dep_vld_vec_4_reg[0] : (proc_4_data_FIFO_blk[0] | proc_4_data_PIPO_blk[0] | proc_4_start_FIFO_blk[0] | proc_4_TLF_FIFO_blk[0] | proc_4_input_sync_blk[0] | proc_4_output_sync_blk[0]);
    assign proc_4_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_3_x04_blk_n);
    assign proc_4_data_PIPO_blk[1] = 1'b0;
    assign proc_4_start_FIFO_blk[1] = 1'b0;
    assign proc_4_TLF_FIFO_blk[1] = 1'b0;
    assign proc_4_input_sync_blk[1] = 1'b0;
    assign proc_4_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_4[1] = dl_detect_out ? proc_dep_vld_vec_4_reg[1] : (proc_4_data_FIFO_blk[1] | proc_4_data_PIPO_blk[1] | proc_4_start_FIFO_blk[1] | proc_4_TLF_FIFO_blk[1] | proc_4_input_sync_blk[1] | proc_4_output_sync_blk[1]);
    assign proc_4_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_2_x0_U0.fifo_A_PE_2_0_x022_blk_n);
    assign proc_4_data_PIPO_blk[2] = 1'b0;
    assign proc_4_start_FIFO_blk[2] = 1'b0;
    assign proc_4_TLF_FIFO_blk[2] = 1'b0;
    assign proc_4_input_sync_blk[2] = 1'b0;
    assign proc_4_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_4[2] = dl_detect_out ? proc_dep_vld_vec_4_reg[2] : (proc_4_data_FIFO_blk[2] | proc_4_data_PIPO_blk[2] | proc_4_start_FIFO_blk[2] | proc_4_TLF_FIFO_blk[2] | proc_4_input_sync_blk[2] | proc_4_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_4_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_4_reg <= proc_dep_vld_vec_4;
        end
    end
    assign in_chan_dep_vld_vec_4[0] = dep_chan_vld_3_4;
    assign in_chan_dep_data_vec_4[176 : 0] = dep_chan_data_3_4;
    assign token_in_vec_4[0] = token_3_4;
    assign in_chan_dep_vld_vec_4[1] = dep_chan_vld_5_4;
    assign in_chan_dep_data_vec_4[353 : 177] = dep_chan_data_5_4;
    assign token_in_vec_4[1] = token_5_4;
    assign in_chan_dep_vld_vec_4[2] = dep_chan_vld_22_4;
    assign in_chan_dep_data_vec_4[530 : 354] = dep_chan_data_22_4;
    assign token_in_vec_4[2] = token_22_4;
    assign dep_chan_vld_4_3 = out_chan_dep_vld_vec_4[0];
    assign dep_chan_data_4_3 = out_chan_dep_data_4;
    assign token_4_3 = token_out_vec_4[0];
    assign dep_chan_vld_4_5 = out_chan_dep_vld_vec_4[1];
    assign dep_chan_data_4_5 = out_chan_dep_data_4;
    assign token_4_5 = token_out_vec_4[1];
    assign dep_chan_vld_4_22 = out_chan_dep_vld_vec_4[2];
    assign dep_chan_data_4_22 = out_chan_dep_data_4;
    assign token_4_22 = token_out_vec_4[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(177, 5, 3, 3) top_hls_deadlock_detect_unit_5 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_5),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_5),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_5),
        .token_in_vec(token_in_vec_5),
        .dl_detect_in(dl_detect_out),
        .origin(origin[5]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_5),
        .out_chan_dep_data(out_chan_dep_data_5),
        .token_out_vec(token_out_vec_5),
        .dl_detect_out(dl_in_vec[5]));

    assign proc_5_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_3_x04_blk_n);
    assign proc_5_data_PIPO_blk[0] = 1'b0;
    assign proc_5_start_FIFO_blk[0] = 1'b0;
    assign proc_5_TLF_FIFO_blk[0] = 1'b0;
    assign proc_5_input_sync_blk[0] = 1'b0;
    assign proc_5_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_5[0] = dl_detect_out ? proc_dep_vld_vec_5_reg[0] : (proc_5_data_FIFO_blk[0] | proc_5_data_PIPO_blk[0] | proc_5_start_FIFO_blk[0] | proc_5_TLF_FIFO_blk[0] | proc_5_input_sync_blk[0] | proc_5_output_sync_blk[0]);
    assign proc_5_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_4_x05_blk_n);
    assign proc_5_data_PIPO_blk[1] = 1'b0;
    assign proc_5_start_FIFO_blk[1] = 1'b0;
    assign proc_5_TLF_FIFO_blk[1] = 1'b0;
    assign proc_5_input_sync_blk[1] = 1'b0;
    assign proc_5_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_5[1] = dl_detect_out ? proc_dep_vld_vec_5_reg[1] : (proc_5_data_FIFO_blk[1] | proc_5_data_PIPO_blk[1] | proc_5_start_FIFO_blk[1] | proc_5_TLF_FIFO_blk[1] | proc_5_input_sync_blk[1] | proc_5_output_sync_blk[1]);
    assign proc_5_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_3_x0_U0.fifo_A_PE_3_0_x025_blk_n);
    assign proc_5_data_PIPO_blk[2] = 1'b0;
    assign proc_5_start_FIFO_blk[2] = 1'b0;
    assign proc_5_TLF_FIFO_blk[2] = 1'b0;
    assign proc_5_input_sync_blk[2] = 1'b0;
    assign proc_5_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_5[2] = dl_detect_out ? proc_dep_vld_vec_5_reg[2] : (proc_5_data_FIFO_blk[2] | proc_5_data_PIPO_blk[2] | proc_5_start_FIFO_blk[2] | proc_5_TLF_FIFO_blk[2] | proc_5_input_sync_blk[2] | proc_5_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_5_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_5_reg <= proc_dep_vld_vec_5;
        end
    end
    assign in_chan_dep_vld_vec_5[0] = dep_chan_vld_4_5;
    assign in_chan_dep_data_vec_5[176 : 0] = dep_chan_data_4_5;
    assign token_in_vec_5[0] = token_4_5;
    assign in_chan_dep_vld_vec_5[1] = dep_chan_vld_6_5;
    assign in_chan_dep_data_vec_5[353 : 177] = dep_chan_data_6_5;
    assign token_in_vec_5[1] = token_6_5;
    assign in_chan_dep_vld_vec_5[2] = dep_chan_vld_24_5;
    assign in_chan_dep_data_vec_5[530 : 354] = dep_chan_data_24_5;
    assign token_in_vec_5[2] = token_24_5;
    assign dep_chan_vld_5_4 = out_chan_dep_vld_vec_5[0];
    assign dep_chan_data_5_4 = out_chan_dep_data_5;
    assign token_5_4 = token_out_vec_5[0];
    assign dep_chan_vld_5_6 = out_chan_dep_vld_vec_5[1];
    assign dep_chan_data_5_6 = out_chan_dep_data_5;
    assign token_5_6 = token_out_vec_5[1];
    assign dep_chan_vld_5_24 = out_chan_dep_vld_vec_5[2];
    assign dep_chan_data_5_24 = out_chan_dep_data_5;
    assign token_5_24 = token_out_vec_5[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(177, 6, 3, 3) top_hls_deadlock_detect_unit_6 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_6),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_6),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_6),
        .token_in_vec(token_in_vec_6),
        .dl_detect_in(dl_detect_out),
        .origin(origin[6]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_6),
        .out_chan_dep_data(out_chan_dep_data_6),
        .token_out_vec(token_out_vec_6),
        .dl_detect_out(dl_in_vec[6]));

    assign proc_6_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_4_x05_blk_n);
    assign proc_6_data_PIPO_blk[0] = 1'b0;
    assign proc_6_start_FIFO_blk[0] = 1'b0;
    assign proc_6_TLF_FIFO_blk[0] = 1'b0;
    assign proc_6_input_sync_blk[0] = 1'b0;
    assign proc_6_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_6[0] = dl_detect_out ? proc_dep_vld_vec_6_reg[0] : (proc_6_data_FIFO_blk[0] | proc_6_data_PIPO_blk[0] | proc_6_start_FIFO_blk[0] | proc_6_TLF_FIFO_blk[0] | proc_6_input_sync_blk[0] | proc_6_output_sync_blk[0]);
    assign proc_6_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_5_x06_blk_n);
    assign proc_6_data_PIPO_blk[1] = 1'b0;
    assign proc_6_start_FIFO_blk[1] = 1'b0;
    assign proc_6_TLF_FIFO_blk[1] = 1'b0;
    assign proc_6_input_sync_blk[1] = 1'b0;
    assign proc_6_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_6[1] = dl_detect_out ? proc_dep_vld_vec_6_reg[1] : (proc_6_data_FIFO_blk[1] | proc_6_data_PIPO_blk[1] | proc_6_start_FIFO_blk[1] | proc_6_TLF_FIFO_blk[1] | proc_6_input_sync_blk[1] | proc_6_output_sync_blk[1]);
    assign proc_6_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_4_x0_U0.fifo_A_PE_4_0_x028_blk_n);
    assign proc_6_data_PIPO_blk[2] = 1'b0;
    assign proc_6_start_FIFO_blk[2] = 1'b0;
    assign proc_6_TLF_FIFO_blk[2] = 1'b0;
    assign proc_6_input_sync_blk[2] = 1'b0;
    assign proc_6_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_6[2] = dl_detect_out ? proc_dep_vld_vec_6_reg[2] : (proc_6_data_FIFO_blk[2] | proc_6_data_PIPO_blk[2] | proc_6_start_FIFO_blk[2] | proc_6_TLF_FIFO_blk[2] | proc_6_input_sync_blk[2] | proc_6_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_6_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_6_reg <= proc_dep_vld_vec_6;
        end
    end
    assign in_chan_dep_vld_vec_6[0] = dep_chan_vld_5_6;
    assign in_chan_dep_data_vec_6[176 : 0] = dep_chan_data_5_6;
    assign token_in_vec_6[0] = token_5_6;
    assign in_chan_dep_vld_vec_6[1] = dep_chan_vld_7_6;
    assign in_chan_dep_data_vec_6[353 : 177] = dep_chan_data_7_6;
    assign token_in_vec_6[1] = token_7_6;
    assign in_chan_dep_vld_vec_6[2] = dep_chan_vld_26_6;
    assign in_chan_dep_data_vec_6[530 : 354] = dep_chan_data_26_6;
    assign token_in_vec_6[2] = token_26_6;
    assign dep_chan_vld_6_5 = out_chan_dep_vld_vec_6[0];
    assign dep_chan_data_6_5 = out_chan_dep_data_6;
    assign token_6_5 = token_out_vec_6[0];
    assign dep_chan_vld_6_7 = out_chan_dep_vld_vec_6[1];
    assign dep_chan_data_6_7 = out_chan_dep_data_6;
    assign token_6_7 = token_out_vec_6[1];
    assign dep_chan_vld_6_26 = out_chan_dep_vld_vec_6[2];
    assign dep_chan_data_6_26 = out_chan_dep_data_6;
    assign token_6_26 = token_out_vec_6[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(177, 7, 3, 3) top_hls_deadlock_detect_unit_7 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_7),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_7),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_7),
        .token_in_vec(token_in_vec_7),
        .dl_detect_in(dl_detect_out),
        .origin(origin[7]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_7),
        .out_chan_dep_data(out_chan_dep_data_7),
        .token_out_vec(token_out_vec_7),
        .dl_detect_out(dl_in_vec[7]));

    assign proc_7_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_5_x06_blk_n);
    assign proc_7_data_PIPO_blk[0] = 1'b0;
    assign proc_7_start_FIFO_blk[0] = 1'b0;
    assign proc_7_TLF_FIFO_blk[0] = 1'b0;
    assign proc_7_input_sync_blk[0] = 1'b0;
    assign proc_7_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_7[0] = dl_detect_out ? proc_dep_vld_vec_7_reg[0] : (proc_7_data_FIFO_blk[0] | proc_7_data_PIPO_blk[0] | proc_7_start_FIFO_blk[0] | proc_7_TLF_FIFO_blk[0] | proc_7_input_sync_blk[0] | proc_7_output_sync_blk[0]);
    assign proc_7_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_6_x07_blk_n);
    assign proc_7_data_PIPO_blk[1] = 1'b0;
    assign proc_7_start_FIFO_blk[1] = 1'b0;
    assign proc_7_TLF_FIFO_blk[1] = 1'b0;
    assign proc_7_input_sync_blk[1] = 1'b0;
    assign proc_7_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_7[1] = dl_detect_out ? proc_dep_vld_vec_7_reg[1] : (proc_7_data_FIFO_blk[1] | proc_7_data_PIPO_blk[1] | proc_7_start_FIFO_blk[1] | proc_7_TLF_FIFO_blk[1] | proc_7_input_sync_blk[1] | proc_7_output_sync_blk[1]);
    assign proc_7_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_5_x0_U0.fifo_A_PE_5_0_x031_blk_n);
    assign proc_7_data_PIPO_blk[2] = 1'b0;
    assign proc_7_start_FIFO_blk[2] = 1'b0;
    assign proc_7_TLF_FIFO_blk[2] = 1'b0;
    assign proc_7_input_sync_blk[2] = 1'b0;
    assign proc_7_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_7[2] = dl_detect_out ? proc_dep_vld_vec_7_reg[2] : (proc_7_data_FIFO_blk[2] | proc_7_data_PIPO_blk[2] | proc_7_start_FIFO_blk[2] | proc_7_TLF_FIFO_blk[2] | proc_7_input_sync_blk[2] | proc_7_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_7_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_7_reg <= proc_dep_vld_vec_7;
        end
    end
    assign in_chan_dep_vld_vec_7[0] = dep_chan_vld_6_7;
    assign in_chan_dep_data_vec_7[176 : 0] = dep_chan_data_6_7;
    assign token_in_vec_7[0] = token_6_7;
    assign in_chan_dep_vld_vec_7[1] = dep_chan_vld_8_7;
    assign in_chan_dep_data_vec_7[353 : 177] = dep_chan_data_8_7;
    assign token_in_vec_7[1] = token_8_7;
    assign in_chan_dep_vld_vec_7[2] = dep_chan_vld_28_7;
    assign in_chan_dep_data_vec_7[530 : 354] = dep_chan_data_28_7;
    assign token_in_vec_7[2] = token_28_7;
    assign dep_chan_vld_7_6 = out_chan_dep_vld_vec_7[0];
    assign dep_chan_data_7_6 = out_chan_dep_data_7;
    assign token_7_6 = token_out_vec_7[0];
    assign dep_chan_vld_7_8 = out_chan_dep_vld_vec_7[1];
    assign dep_chan_data_7_8 = out_chan_dep_data_7;
    assign token_7_8 = token_out_vec_7[1];
    assign dep_chan_vld_7_28 = out_chan_dep_vld_vec_7[2];
    assign dep_chan_data_7_28 = out_chan_dep_data_7;
    assign token_7_28 = token_out_vec_7[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(177, 8, 3, 3) top_hls_deadlock_detect_unit_8 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_8),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_8),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_8),
        .token_in_vec(token_in_vec_8),
        .dl_detect_in(dl_detect_out),
        .origin(origin[8]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_8),
        .out_chan_dep_data(out_chan_dep_data_8),
        .token_out_vec(token_out_vec_8),
        .dl_detect_out(dl_in_vec[8]));

    assign proc_8_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_6_x07_blk_n);
    assign proc_8_data_PIPO_blk[0] = 1'b0;
    assign proc_8_start_FIFO_blk[0] = 1'b0;
    assign proc_8_TLF_FIFO_blk[0] = 1'b0;
    assign proc_8_input_sync_blk[0] = 1'b0;
    assign proc_8_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_8[0] = dl_detect_out ? proc_dep_vld_vec_8_reg[0] : (proc_8_data_FIFO_blk[0] | proc_8_data_PIPO_blk[0] | proc_8_start_FIFO_blk[0] | proc_8_TLF_FIFO_blk[0] | proc_8_input_sync_blk[0] | proc_8_output_sync_blk[0]);
    assign proc_8_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_7_x08_blk_n);
    assign proc_8_data_PIPO_blk[1] = 1'b0;
    assign proc_8_start_FIFO_blk[1] = 1'b0;
    assign proc_8_TLF_FIFO_blk[1] = 1'b0;
    assign proc_8_input_sync_blk[1] = 1'b0;
    assign proc_8_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_8[1] = dl_detect_out ? proc_dep_vld_vec_8_reg[1] : (proc_8_data_FIFO_blk[1] | proc_8_data_PIPO_blk[1] | proc_8_start_FIFO_blk[1] | proc_8_TLF_FIFO_blk[1] | proc_8_input_sync_blk[1] | proc_8_output_sync_blk[1]);
    assign proc_8_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_6_x0_U0.fifo_A_PE_6_0_x034_blk_n);
    assign proc_8_data_PIPO_blk[2] = 1'b0;
    assign proc_8_start_FIFO_blk[2] = 1'b0;
    assign proc_8_TLF_FIFO_blk[2] = 1'b0;
    assign proc_8_input_sync_blk[2] = 1'b0;
    assign proc_8_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_8[2] = dl_detect_out ? proc_dep_vld_vec_8_reg[2] : (proc_8_data_FIFO_blk[2] | proc_8_data_PIPO_blk[2] | proc_8_start_FIFO_blk[2] | proc_8_TLF_FIFO_blk[2] | proc_8_input_sync_blk[2] | proc_8_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_8_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_8_reg <= proc_dep_vld_vec_8;
        end
    end
    assign in_chan_dep_vld_vec_8[0] = dep_chan_vld_7_8;
    assign in_chan_dep_data_vec_8[176 : 0] = dep_chan_data_7_8;
    assign token_in_vec_8[0] = token_7_8;
    assign in_chan_dep_vld_vec_8[1] = dep_chan_vld_9_8;
    assign in_chan_dep_data_vec_8[353 : 177] = dep_chan_data_9_8;
    assign token_in_vec_8[1] = token_9_8;
    assign in_chan_dep_vld_vec_8[2] = dep_chan_vld_30_8;
    assign in_chan_dep_data_vec_8[530 : 354] = dep_chan_data_30_8;
    assign token_in_vec_8[2] = token_30_8;
    assign dep_chan_vld_8_7 = out_chan_dep_vld_vec_8[0];
    assign dep_chan_data_8_7 = out_chan_dep_data_8;
    assign token_8_7 = token_out_vec_8[0];
    assign dep_chan_vld_8_9 = out_chan_dep_vld_vec_8[1];
    assign dep_chan_data_8_9 = out_chan_dep_data_8;
    assign token_8_9 = token_out_vec_8[1];
    assign dep_chan_vld_8_30 = out_chan_dep_vld_vec_8[2];
    assign dep_chan_data_8_30 = out_chan_dep_data_8;
    assign token_8_30 = token_out_vec_8[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_7_x0_U0
    top_hls_deadlock_detect_unit #(177, 9, 3, 3) top_hls_deadlock_detect_unit_9 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_9),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_9),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_9),
        .token_in_vec(token_in_vec_9),
        .dl_detect_in(dl_detect_out),
        .origin(origin[9]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_9),
        .out_chan_dep_data(out_chan_dep_data_9),
        .token_out_vec(token_out_vec_9),
        .dl_detect_out(dl_in_vec[9]));

    assign proc_9_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_7_x0_U0.fifo_A_A_IO_L2_in_7_x08_blk_n);
    assign proc_9_data_PIPO_blk[0] = 1'b0;
    assign proc_9_start_FIFO_blk[0] = 1'b0;
    assign proc_9_TLF_FIFO_blk[0] = 1'b0;
    assign proc_9_input_sync_blk[0] = 1'b0;
    assign proc_9_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_9[0] = dl_detect_out ? proc_dep_vld_vec_9_reg[0] : (proc_9_data_FIFO_blk[0] | proc_9_data_PIPO_blk[0] | proc_9_start_FIFO_blk[0] | proc_9_TLF_FIFO_blk[0] | proc_9_input_sync_blk[0] | proc_9_output_sync_blk[0]);
    assign proc_9_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_7_x0_U0.fifo_A_A_IO_L2_in_8_x09_blk_n);
    assign proc_9_data_PIPO_blk[1] = 1'b0;
    assign proc_9_start_FIFO_blk[1] = 1'b0;
    assign proc_9_TLF_FIFO_blk[1] = 1'b0;
    assign proc_9_input_sync_blk[1] = 1'b0;
    assign proc_9_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_9[1] = dl_detect_out ? proc_dep_vld_vec_9_reg[1] : (proc_9_data_FIFO_blk[1] | proc_9_data_PIPO_blk[1] | proc_9_start_FIFO_blk[1] | proc_9_TLF_FIFO_blk[1] | proc_9_input_sync_blk[1] | proc_9_output_sync_blk[1]);
    assign proc_9_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_7_x0_U0.fifo_A_PE_7_0_x037_blk_n);
    assign proc_9_data_PIPO_blk[2] = 1'b0;
    assign proc_9_start_FIFO_blk[2] = 1'b0;
    assign proc_9_TLF_FIFO_blk[2] = 1'b0;
    assign proc_9_input_sync_blk[2] = 1'b0;
    assign proc_9_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_9[2] = dl_detect_out ? proc_dep_vld_vec_9_reg[2] : (proc_9_data_FIFO_blk[2] | proc_9_data_PIPO_blk[2] | proc_9_start_FIFO_blk[2] | proc_9_TLF_FIFO_blk[2] | proc_9_input_sync_blk[2] | proc_9_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_9_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_9_reg <= proc_dep_vld_vec_9;
        end
    end
    assign in_chan_dep_vld_vec_9[0] = dep_chan_vld_8_9;
    assign in_chan_dep_data_vec_9[176 : 0] = dep_chan_data_8_9;
    assign token_in_vec_9[0] = token_8_9;
    assign in_chan_dep_vld_vec_9[1] = dep_chan_vld_10_9;
    assign in_chan_dep_data_vec_9[353 : 177] = dep_chan_data_10_9;
    assign token_in_vec_9[1] = token_10_9;
    assign in_chan_dep_vld_vec_9[2] = dep_chan_vld_32_9;
    assign in_chan_dep_data_vec_9[530 : 354] = dep_chan_data_32_9;
    assign token_in_vec_9[2] = token_32_9;
    assign dep_chan_vld_9_8 = out_chan_dep_vld_vec_9[0];
    assign dep_chan_data_9_8 = out_chan_dep_data_9;
    assign token_9_8 = token_out_vec_9[0];
    assign dep_chan_vld_9_10 = out_chan_dep_vld_vec_9[1];
    assign dep_chan_data_9_10 = out_chan_dep_data_9;
    assign token_9_10 = token_out_vec_9[1];
    assign dep_chan_vld_9_32 = out_chan_dep_vld_vec_9[2];
    assign dep_chan_data_9_32 = out_chan_dep_data_9;
    assign token_9_32 = token_out_vec_9[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_8_x0_U0
    top_hls_deadlock_detect_unit #(177, 10, 3, 3) top_hls_deadlock_detect_unit_10 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_10),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_10),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_10),
        .token_in_vec(token_in_vec_10),
        .dl_detect_in(dl_detect_out),
        .origin(origin[10]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_10),
        .out_chan_dep_data(out_chan_dep_data_10),
        .token_out_vec(token_out_vec_10),
        .dl_detect_out(dl_in_vec[10]));

    assign proc_10_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_8_x0_U0.fifo_A_A_IO_L2_in_8_x09_blk_n);
    assign proc_10_data_PIPO_blk[0] = 1'b0;
    assign proc_10_start_FIFO_blk[0] = 1'b0;
    assign proc_10_TLF_FIFO_blk[0] = 1'b0;
    assign proc_10_input_sync_blk[0] = 1'b0;
    assign proc_10_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_10[0] = dl_detect_out ? proc_dep_vld_vec_10_reg[0] : (proc_10_data_FIFO_blk[0] | proc_10_data_PIPO_blk[0] | proc_10_start_FIFO_blk[0] | proc_10_TLF_FIFO_blk[0] | proc_10_input_sync_blk[0] | proc_10_output_sync_blk[0]);
    assign proc_10_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_8_x0_U0.fifo_A_A_IO_L2_in_9_x010_blk_n);
    assign proc_10_data_PIPO_blk[1] = 1'b0;
    assign proc_10_start_FIFO_blk[1] = 1'b0;
    assign proc_10_TLF_FIFO_blk[1] = 1'b0;
    assign proc_10_input_sync_blk[1] = 1'b0;
    assign proc_10_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_10[1] = dl_detect_out ? proc_dep_vld_vec_10_reg[1] : (proc_10_data_FIFO_blk[1] | proc_10_data_PIPO_blk[1] | proc_10_start_FIFO_blk[1] | proc_10_TLF_FIFO_blk[1] | proc_10_input_sync_blk[1] | proc_10_output_sync_blk[1]);
    assign proc_10_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_8_x0_U0.fifo_A_PE_8_0_x040_blk_n);
    assign proc_10_data_PIPO_blk[2] = 1'b0;
    assign proc_10_start_FIFO_blk[2] = 1'b0;
    assign proc_10_TLF_FIFO_blk[2] = 1'b0;
    assign proc_10_input_sync_blk[2] = 1'b0;
    assign proc_10_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_10[2] = dl_detect_out ? proc_dep_vld_vec_10_reg[2] : (proc_10_data_FIFO_blk[2] | proc_10_data_PIPO_blk[2] | proc_10_start_FIFO_blk[2] | proc_10_TLF_FIFO_blk[2] | proc_10_input_sync_blk[2] | proc_10_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_10_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_10_reg <= proc_dep_vld_vec_10;
        end
    end
    assign in_chan_dep_vld_vec_10[0] = dep_chan_vld_9_10;
    assign in_chan_dep_data_vec_10[176 : 0] = dep_chan_data_9_10;
    assign token_in_vec_10[0] = token_9_10;
    assign in_chan_dep_vld_vec_10[1] = dep_chan_vld_11_10;
    assign in_chan_dep_data_vec_10[353 : 177] = dep_chan_data_11_10;
    assign token_in_vec_10[1] = token_11_10;
    assign in_chan_dep_vld_vec_10[2] = dep_chan_vld_34_10;
    assign in_chan_dep_data_vec_10[530 : 354] = dep_chan_data_34_10;
    assign token_in_vec_10[2] = token_34_10;
    assign dep_chan_vld_10_9 = out_chan_dep_vld_vec_10[0];
    assign dep_chan_data_10_9 = out_chan_dep_data_10;
    assign token_10_9 = token_out_vec_10[0];
    assign dep_chan_vld_10_11 = out_chan_dep_vld_vec_10[1];
    assign dep_chan_data_10_11 = out_chan_dep_data_10;
    assign token_10_11 = token_out_vec_10[1];
    assign dep_chan_vld_10_34 = out_chan_dep_vld_vec_10[2];
    assign dep_chan_data_10_34 = out_chan_dep_data_10;
    assign token_10_34 = token_out_vec_10[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_9_x0_U0
    top_hls_deadlock_detect_unit #(177, 11, 3, 3) top_hls_deadlock_detect_unit_11 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_11),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_11),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_11),
        .token_in_vec(token_in_vec_11),
        .dl_detect_in(dl_detect_out),
        .origin(origin[11]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_11),
        .out_chan_dep_data(out_chan_dep_data_11),
        .token_out_vec(token_out_vec_11),
        .dl_detect_out(dl_in_vec[11]));

    assign proc_11_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_9_x0_U0.fifo_A_A_IO_L2_in_9_x010_blk_n);
    assign proc_11_data_PIPO_blk[0] = 1'b0;
    assign proc_11_start_FIFO_blk[0] = 1'b0;
    assign proc_11_TLF_FIFO_blk[0] = 1'b0;
    assign proc_11_input_sync_blk[0] = 1'b0;
    assign proc_11_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_11[0] = dl_detect_out ? proc_dep_vld_vec_11_reg[0] : (proc_11_data_FIFO_blk[0] | proc_11_data_PIPO_blk[0] | proc_11_start_FIFO_blk[0] | proc_11_TLF_FIFO_blk[0] | proc_11_input_sync_blk[0] | proc_11_output_sync_blk[0]);
    assign proc_11_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_9_x0_U0.fifo_A_A_IO_L2_in_10_x011_blk_n);
    assign proc_11_data_PIPO_blk[1] = 1'b0;
    assign proc_11_start_FIFO_blk[1] = 1'b0;
    assign proc_11_TLF_FIFO_blk[1] = 1'b0;
    assign proc_11_input_sync_blk[1] = 1'b0;
    assign proc_11_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_11[1] = dl_detect_out ? proc_dep_vld_vec_11_reg[1] : (proc_11_data_FIFO_blk[1] | proc_11_data_PIPO_blk[1] | proc_11_start_FIFO_blk[1] | proc_11_TLF_FIFO_blk[1] | proc_11_input_sync_blk[1] | proc_11_output_sync_blk[1]);
    assign proc_11_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_9_x0_U0.fifo_A_PE_9_0_x043_blk_n);
    assign proc_11_data_PIPO_blk[2] = 1'b0;
    assign proc_11_start_FIFO_blk[2] = 1'b0;
    assign proc_11_TLF_FIFO_blk[2] = 1'b0;
    assign proc_11_input_sync_blk[2] = 1'b0;
    assign proc_11_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_11[2] = dl_detect_out ? proc_dep_vld_vec_11_reg[2] : (proc_11_data_FIFO_blk[2] | proc_11_data_PIPO_blk[2] | proc_11_start_FIFO_blk[2] | proc_11_TLF_FIFO_blk[2] | proc_11_input_sync_blk[2] | proc_11_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_11_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_11_reg <= proc_dep_vld_vec_11;
        end
    end
    assign in_chan_dep_vld_vec_11[0] = dep_chan_vld_10_11;
    assign in_chan_dep_data_vec_11[176 : 0] = dep_chan_data_10_11;
    assign token_in_vec_11[0] = token_10_11;
    assign in_chan_dep_vld_vec_11[1] = dep_chan_vld_12_11;
    assign in_chan_dep_data_vec_11[353 : 177] = dep_chan_data_12_11;
    assign token_in_vec_11[1] = token_12_11;
    assign in_chan_dep_vld_vec_11[2] = dep_chan_vld_36_11;
    assign in_chan_dep_data_vec_11[530 : 354] = dep_chan_data_36_11;
    assign token_in_vec_11[2] = token_36_11;
    assign dep_chan_vld_11_10 = out_chan_dep_vld_vec_11[0];
    assign dep_chan_data_11_10 = out_chan_dep_data_11;
    assign token_11_10 = token_out_vec_11[0];
    assign dep_chan_vld_11_12 = out_chan_dep_vld_vec_11[1];
    assign dep_chan_data_11_12 = out_chan_dep_data_11;
    assign token_11_12 = token_out_vec_11[1];
    assign dep_chan_vld_11_36 = out_chan_dep_vld_vec_11[2];
    assign dep_chan_data_11_36 = out_chan_dep_data_11;
    assign token_11_36 = token_out_vec_11[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_10_x0_U0
    top_hls_deadlock_detect_unit #(177, 12, 3, 3) top_hls_deadlock_detect_unit_12 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_12),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_12),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_12),
        .token_in_vec(token_in_vec_12),
        .dl_detect_in(dl_detect_out),
        .origin(origin[12]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_12),
        .out_chan_dep_data(out_chan_dep_data_12),
        .token_out_vec(token_out_vec_12),
        .dl_detect_out(dl_in_vec[12]));

    assign proc_12_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_10_x0_U0.fifo_A_A_IO_L2_in_10_x011_blk_n);
    assign proc_12_data_PIPO_blk[0] = 1'b0;
    assign proc_12_start_FIFO_blk[0] = 1'b0;
    assign proc_12_TLF_FIFO_blk[0] = 1'b0;
    assign proc_12_input_sync_blk[0] = 1'b0;
    assign proc_12_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_12[0] = dl_detect_out ? proc_dep_vld_vec_12_reg[0] : (proc_12_data_FIFO_blk[0] | proc_12_data_PIPO_blk[0] | proc_12_start_FIFO_blk[0] | proc_12_TLF_FIFO_blk[0] | proc_12_input_sync_blk[0] | proc_12_output_sync_blk[0]);
    assign proc_12_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_10_x0_U0.fifo_A_A_IO_L2_in_11_x012_blk_n);
    assign proc_12_data_PIPO_blk[1] = 1'b0;
    assign proc_12_start_FIFO_blk[1] = 1'b0;
    assign proc_12_TLF_FIFO_blk[1] = 1'b0;
    assign proc_12_input_sync_blk[1] = 1'b0;
    assign proc_12_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_12[1] = dl_detect_out ? proc_dep_vld_vec_12_reg[1] : (proc_12_data_FIFO_blk[1] | proc_12_data_PIPO_blk[1] | proc_12_start_FIFO_blk[1] | proc_12_TLF_FIFO_blk[1] | proc_12_input_sync_blk[1] | proc_12_output_sync_blk[1]);
    assign proc_12_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_10_x0_U0.fifo_A_PE_10_0_x046_blk_n);
    assign proc_12_data_PIPO_blk[2] = 1'b0;
    assign proc_12_start_FIFO_blk[2] = 1'b0;
    assign proc_12_TLF_FIFO_blk[2] = 1'b0;
    assign proc_12_input_sync_blk[2] = 1'b0;
    assign proc_12_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_12[2] = dl_detect_out ? proc_dep_vld_vec_12_reg[2] : (proc_12_data_FIFO_blk[2] | proc_12_data_PIPO_blk[2] | proc_12_start_FIFO_blk[2] | proc_12_TLF_FIFO_blk[2] | proc_12_input_sync_blk[2] | proc_12_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_12_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_12_reg <= proc_dep_vld_vec_12;
        end
    end
    assign in_chan_dep_vld_vec_12[0] = dep_chan_vld_11_12;
    assign in_chan_dep_data_vec_12[176 : 0] = dep_chan_data_11_12;
    assign token_in_vec_12[0] = token_11_12;
    assign in_chan_dep_vld_vec_12[1] = dep_chan_vld_13_12;
    assign in_chan_dep_data_vec_12[353 : 177] = dep_chan_data_13_12;
    assign token_in_vec_12[1] = token_13_12;
    assign in_chan_dep_vld_vec_12[2] = dep_chan_vld_38_12;
    assign in_chan_dep_data_vec_12[530 : 354] = dep_chan_data_38_12;
    assign token_in_vec_12[2] = token_38_12;
    assign dep_chan_vld_12_11 = out_chan_dep_vld_vec_12[0];
    assign dep_chan_data_12_11 = out_chan_dep_data_12;
    assign token_12_11 = token_out_vec_12[0];
    assign dep_chan_vld_12_13 = out_chan_dep_vld_vec_12[1];
    assign dep_chan_data_12_13 = out_chan_dep_data_12;
    assign token_12_13 = token_out_vec_12[1];
    assign dep_chan_vld_12_38 = out_chan_dep_vld_vec_12[2];
    assign dep_chan_data_12_38 = out_chan_dep_data_12;
    assign token_12_38 = token_out_vec_12[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_11_x0_U0
    top_hls_deadlock_detect_unit #(177, 13, 3, 3) top_hls_deadlock_detect_unit_13 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_13),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_13),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_13),
        .token_in_vec(token_in_vec_13),
        .dl_detect_in(dl_detect_out),
        .origin(origin[13]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_13),
        .out_chan_dep_data(out_chan_dep_data_13),
        .token_out_vec(token_out_vec_13),
        .dl_detect_out(dl_in_vec[13]));

    assign proc_13_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_11_x0_U0.fifo_A_A_IO_L2_in_11_x012_blk_n);
    assign proc_13_data_PIPO_blk[0] = 1'b0;
    assign proc_13_start_FIFO_blk[0] = 1'b0;
    assign proc_13_TLF_FIFO_blk[0] = 1'b0;
    assign proc_13_input_sync_blk[0] = 1'b0;
    assign proc_13_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_13[0] = dl_detect_out ? proc_dep_vld_vec_13_reg[0] : (proc_13_data_FIFO_blk[0] | proc_13_data_PIPO_blk[0] | proc_13_start_FIFO_blk[0] | proc_13_TLF_FIFO_blk[0] | proc_13_input_sync_blk[0] | proc_13_output_sync_blk[0]);
    assign proc_13_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_11_x0_U0.fifo_A_A_IO_L2_in_12_x013_blk_n);
    assign proc_13_data_PIPO_blk[1] = 1'b0;
    assign proc_13_start_FIFO_blk[1] = 1'b0;
    assign proc_13_TLF_FIFO_blk[1] = 1'b0;
    assign proc_13_input_sync_blk[1] = 1'b0;
    assign proc_13_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_13[1] = dl_detect_out ? proc_dep_vld_vec_13_reg[1] : (proc_13_data_FIFO_blk[1] | proc_13_data_PIPO_blk[1] | proc_13_start_FIFO_blk[1] | proc_13_TLF_FIFO_blk[1] | proc_13_input_sync_blk[1] | proc_13_output_sync_blk[1]);
    assign proc_13_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_11_x0_U0.fifo_A_PE_11_0_x049_blk_n);
    assign proc_13_data_PIPO_blk[2] = 1'b0;
    assign proc_13_start_FIFO_blk[2] = 1'b0;
    assign proc_13_TLF_FIFO_blk[2] = 1'b0;
    assign proc_13_input_sync_blk[2] = 1'b0;
    assign proc_13_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_13[2] = dl_detect_out ? proc_dep_vld_vec_13_reg[2] : (proc_13_data_FIFO_blk[2] | proc_13_data_PIPO_blk[2] | proc_13_start_FIFO_blk[2] | proc_13_TLF_FIFO_blk[2] | proc_13_input_sync_blk[2] | proc_13_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_13_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_13_reg <= proc_dep_vld_vec_13;
        end
    end
    assign in_chan_dep_vld_vec_13[0] = dep_chan_vld_12_13;
    assign in_chan_dep_data_vec_13[176 : 0] = dep_chan_data_12_13;
    assign token_in_vec_13[0] = token_12_13;
    assign in_chan_dep_vld_vec_13[1] = dep_chan_vld_14_13;
    assign in_chan_dep_data_vec_13[353 : 177] = dep_chan_data_14_13;
    assign token_in_vec_13[1] = token_14_13;
    assign in_chan_dep_vld_vec_13[2] = dep_chan_vld_40_13;
    assign in_chan_dep_data_vec_13[530 : 354] = dep_chan_data_40_13;
    assign token_in_vec_13[2] = token_40_13;
    assign dep_chan_vld_13_12 = out_chan_dep_vld_vec_13[0];
    assign dep_chan_data_13_12 = out_chan_dep_data_13;
    assign token_13_12 = token_out_vec_13[0];
    assign dep_chan_vld_13_14 = out_chan_dep_vld_vec_13[1];
    assign dep_chan_data_13_14 = out_chan_dep_data_13;
    assign token_13_14 = token_out_vec_13[1];
    assign dep_chan_vld_13_40 = out_chan_dep_vld_vec_13[2];
    assign dep_chan_data_13_40 = out_chan_dep_data_13;
    assign token_13_40 = token_out_vec_13[2];

    // Process: grp_kernel3_x0_fu_98.A_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(177, 14, 2, 2) top_hls_deadlock_detect_unit_14 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_14),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_14),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_14),
        .token_in_vec(token_in_vec_14),
        .dl_detect_in(dl_detect_out),
        .origin(origin[14]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_14),
        .out_chan_dep_data(out_chan_dep_data_14),
        .token_out_vec(token_out_vec_14),
        .dl_detect_out(dl_in_vec[14]));

    assign proc_14_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_boundary_x0_U0.fifo_A_A_IO_L2_in_12_x013_blk_n);
    assign proc_14_data_PIPO_blk[0] = 1'b0;
    assign proc_14_start_FIFO_blk[0] = 1'b0;
    assign proc_14_TLF_FIFO_blk[0] = 1'b0;
    assign proc_14_input_sync_blk[0] = 1'b0;
    assign proc_14_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_14[0] = dl_detect_out ? proc_dep_vld_vec_14_reg[0] : (proc_14_data_FIFO_blk[0] | proc_14_data_PIPO_blk[0] | proc_14_start_FIFO_blk[0] | proc_14_TLF_FIFO_blk[0] | proc_14_input_sync_blk[0] | proc_14_output_sync_blk[0]);
    assign proc_14_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.A_IO_L2_in_boundary_x0_U0.fifo_A_PE_12_0_x052_blk_n);
    assign proc_14_data_PIPO_blk[1] = 1'b0;
    assign proc_14_start_FIFO_blk[1] = 1'b0;
    assign proc_14_TLF_FIFO_blk[1] = 1'b0;
    assign proc_14_input_sync_blk[1] = 1'b0;
    assign proc_14_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_14[1] = dl_detect_out ? proc_dep_vld_vec_14_reg[1] : (proc_14_data_FIFO_blk[1] | proc_14_data_PIPO_blk[1] | proc_14_start_FIFO_blk[1] | proc_14_TLF_FIFO_blk[1] | proc_14_input_sync_blk[1] | proc_14_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_14_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_14_reg <= proc_dep_vld_vec_14;
        end
    end
    assign in_chan_dep_vld_vec_14[0] = dep_chan_vld_13_14;
    assign in_chan_dep_data_vec_14[176 : 0] = dep_chan_data_13_14;
    assign token_in_vec_14[0] = token_13_14;
    assign in_chan_dep_vld_vec_14[1] = dep_chan_vld_42_14;
    assign in_chan_dep_data_vec_14[353 : 177] = dep_chan_data_42_14;
    assign token_in_vec_14[1] = token_42_14;
    assign dep_chan_vld_14_13 = out_chan_dep_vld_vec_14[0];
    assign dep_chan_data_14_13 = out_chan_dep_data_14;
    assign token_14_13 = token_out_vec_14[0];
    assign dep_chan_vld_14_42 = out_chan_dep_vld_vec_14[1];
    assign dep_chan_data_14_42 = out_chan_dep_data_14;
    assign token_14_42 = token_out_vec_14[1];

    // Process: grp_kernel3_x0_fu_98.B_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(177, 15, 3, 3) top_hls_deadlock_detect_unit_15 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_15),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_15),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_15),
        .token_in_vec(token_in_vec_15),
        .dl_detect_in(dl_detect_out),
        .origin(origin[15]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_15),
        .out_chan_dep_data(out_chan_dep_data_15),
        .token_out_vec(token_out_vec_15),
        .dl_detect_out(dl_in_vec[15]));

    assign proc_15_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L3_in_x0_U0.fifo_B_local_out_blk_n);
    assign proc_15_data_PIPO_blk[0] = 1'b0;
    assign proc_15_start_FIFO_blk[0] = 1'b0;
    assign proc_15_TLF_FIFO_blk[0] = 1'b0;
    assign proc_15_input_sync_blk[0] = 1'b0;
    assign proc_15_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_15[0] = dl_detect_out ? proc_dep_vld_vec_15_reg[0] : (proc_15_data_FIFO_blk[0] | proc_15_data_PIPO_blk[0] | proc_15_start_FIFO_blk[0] | proc_15_TLF_FIFO_blk[0] | proc_15_input_sync_blk[0] | proc_15_output_sync_blk[0]);
    assign proc_15_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L3_in_x0_U0.B_blk_n);
    assign proc_15_data_PIPO_blk[1] = 1'b0;
    assign proc_15_start_FIFO_blk[1] = 1'b0;
    assign proc_15_TLF_FIFO_blk[1] = 1'b0;
    assign proc_15_input_sync_blk[1] = 1'b0 | (grp_kernel3_x0_fu_98.ap_sync_B_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_98.B_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_98.ap_sync_kernel3_x0_entry38_U0_ap_ready);
    assign proc_15_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_15[1] = dl_detect_out ? proc_dep_vld_vec_15_reg[1] : (proc_15_data_FIFO_blk[1] | proc_15_data_PIPO_blk[1] | proc_15_start_FIFO_blk[1] | proc_15_TLF_FIFO_blk[1] | proc_15_input_sync_blk[1] | proc_15_output_sync_blk[1]);
    assign proc_15_data_FIFO_blk[2] = 1'b0;
    assign proc_15_data_PIPO_blk[2] = 1'b0;
    assign proc_15_start_FIFO_blk[2] = 1'b0;
    assign proc_15_TLF_FIFO_blk[2] = 1'b0;
    assign proc_15_input_sync_blk[2] = 1'b0 | (grp_kernel3_x0_fu_98.ap_sync_B_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_98.B_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_98.ap_sync_A_IO_L3_in_x0_U0_ap_ready);
    assign proc_15_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_15[2] = dl_detect_out ? proc_dep_vld_vec_15_reg[2] : (proc_15_data_FIFO_blk[2] | proc_15_data_PIPO_blk[2] | proc_15_start_FIFO_blk[2] | proc_15_TLF_FIFO_blk[2] | proc_15_input_sync_blk[2] | proc_15_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_15_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_15_reg <= proc_dep_vld_vec_15;
        end
    end
    assign in_chan_dep_vld_vec_15[0] = dep_chan_vld_0_15;
    assign in_chan_dep_data_vec_15[176 : 0] = dep_chan_data_0_15;
    assign token_in_vec_15[0] = token_0_15;
    assign in_chan_dep_vld_vec_15[1] = dep_chan_vld_1_15;
    assign in_chan_dep_data_vec_15[353 : 177] = dep_chan_data_1_15;
    assign token_in_vec_15[1] = token_1_15;
    assign in_chan_dep_vld_vec_15[2] = dep_chan_vld_16_15;
    assign in_chan_dep_data_vec_15[530 : 354] = dep_chan_data_16_15;
    assign token_in_vec_15[2] = token_16_15;
    assign dep_chan_vld_15_16 = out_chan_dep_vld_vec_15[0];
    assign dep_chan_data_15_16 = out_chan_dep_data_15;
    assign token_15_16 = token_out_vec_15[0];
    assign dep_chan_vld_15_0 = out_chan_dep_vld_vec_15[1];
    assign dep_chan_data_15_0 = out_chan_dep_data_15;
    assign token_15_0 = token_out_vec_15[1];
    assign dep_chan_vld_15_1 = out_chan_dep_vld_vec_15[2];
    assign dep_chan_data_15_1 = out_chan_dep_data_15;
    assign token_15_1 = token_out_vec_15[2];

    // Process: grp_kernel3_x0_fu_98.B_IO_L2_in_x0_U0
    top_hls_deadlock_detect_unit #(177, 16, 3, 3) top_hls_deadlock_detect_unit_16 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_16),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_16),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_16),
        .token_in_vec(token_in_vec_16),
        .dl_detect_in(dl_detect_out),
        .origin(origin[16]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_16),
        .out_chan_dep_data(out_chan_dep_data_16),
        .token_out_vec(token_out_vec_16),
        .dl_detect_out(dl_in_vec[16]));

    assign proc_16_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L2_in_x0_U0.fifo_B_B_IO_L2_in_0_x014_blk_n);
    assign proc_16_data_PIPO_blk[0] = 1'b0;
    assign proc_16_start_FIFO_blk[0] = 1'b0;
    assign proc_16_TLF_FIFO_blk[0] = 1'b0;
    assign proc_16_input_sync_blk[0] = 1'b0;
    assign proc_16_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_16[0] = dl_detect_out ? proc_dep_vld_vec_16_reg[0] : (proc_16_data_FIFO_blk[0] | proc_16_data_PIPO_blk[0] | proc_16_start_FIFO_blk[0] | proc_16_TLF_FIFO_blk[0] | proc_16_input_sync_blk[0] | proc_16_output_sync_blk[0]);
    assign proc_16_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L2_in_x0_U0.fifo_B_B_IO_L2_in_1_x015_blk_n);
    assign proc_16_data_PIPO_blk[1] = 1'b0;
    assign proc_16_start_FIFO_blk[1] = 1'b0;
    assign proc_16_TLF_FIFO_blk[1] = 1'b0;
    assign proc_16_input_sync_blk[1] = 1'b0;
    assign proc_16_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_16[1] = dl_detect_out ? proc_dep_vld_vec_16_reg[1] : (proc_16_data_FIFO_blk[1] | proc_16_data_PIPO_blk[1] | proc_16_start_FIFO_blk[1] | proc_16_TLF_FIFO_blk[1] | proc_16_input_sync_blk[1] | proc_16_output_sync_blk[1]);
    assign proc_16_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L2_in_x0_U0.fifo_B_PE_0_0_x055_blk_n);
    assign proc_16_data_PIPO_blk[2] = 1'b0;
    assign proc_16_start_FIFO_blk[2] = 1'b0;
    assign proc_16_TLF_FIFO_blk[2] = 1'b0;
    assign proc_16_input_sync_blk[2] = 1'b0;
    assign proc_16_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_16[2] = dl_detect_out ? proc_dep_vld_vec_16_reg[2] : (proc_16_data_FIFO_blk[2] | proc_16_data_PIPO_blk[2] | proc_16_start_FIFO_blk[2] | proc_16_TLF_FIFO_blk[2] | proc_16_input_sync_blk[2] | proc_16_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_16_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_16_reg <= proc_dep_vld_vec_16;
        end
    end
    assign in_chan_dep_vld_vec_16[0] = dep_chan_vld_15_16;
    assign in_chan_dep_data_vec_16[176 : 0] = dep_chan_data_15_16;
    assign token_in_vec_16[0] = token_15_16;
    assign in_chan_dep_vld_vec_16[1] = dep_chan_vld_17_16;
    assign in_chan_dep_data_vec_16[353 : 177] = dep_chan_data_17_16;
    assign token_in_vec_16[1] = token_17_16;
    assign in_chan_dep_vld_vec_16[2] = dep_chan_vld_18_16;
    assign in_chan_dep_data_vec_16[530 : 354] = dep_chan_data_18_16;
    assign token_in_vec_16[2] = token_18_16;
    assign dep_chan_vld_16_15 = out_chan_dep_vld_vec_16[0];
    assign dep_chan_data_16_15 = out_chan_dep_data_16;
    assign token_16_15 = token_out_vec_16[0];
    assign dep_chan_vld_16_17 = out_chan_dep_vld_vec_16[1];
    assign dep_chan_data_16_17 = out_chan_dep_data_16;
    assign token_16_17 = token_out_vec_16[1];
    assign dep_chan_vld_16_18 = out_chan_dep_vld_vec_16[2];
    assign dep_chan_data_16_18 = out_chan_dep_data_16;
    assign token_16_18 = token_out_vec_16[2];

    // Process: grp_kernel3_x0_fu_98.B_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(177, 17, 2, 2) top_hls_deadlock_detect_unit_17 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_17),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_17),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_17),
        .token_in_vec(token_in_vec_17),
        .dl_detect_in(dl_detect_out),
        .origin(origin[17]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_17),
        .out_chan_dep_data(out_chan_dep_data_17),
        .token_out_vec(token_out_vec_17),
        .dl_detect_out(dl_in_vec[17]));

    assign proc_17_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L2_in_boundary_x0_U0.fifo_B_B_IO_L2_in_1_x015_blk_n);
    assign proc_17_data_PIPO_blk[0] = 1'b0;
    assign proc_17_start_FIFO_blk[0] = 1'b0;
    assign proc_17_TLF_FIFO_blk[0] = 1'b0;
    assign proc_17_input_sync_blk[0] = 1'b0;
    assign proc_17_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_17[0] = dl_detect_out ? proc_dep_vld_vec_17_reg[0] : (proc_17_data_FIFO_blk[0] | proc_17_data_PIPO_blk[0] | proc_17_start_FIFO_blk[0] | proc_17_TLF_FIFO_blk[0] | proc_17_input_sync_blk[0] | proc_17_output_sync_blk[0]);
    assign proc_17_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.B_IO_L2_in_boundary_x0_U0.fifo_B_PE_0_1_x069_blk_n);
    assign proc_17_data_PIPO_blk[1] = 1'b0;
    assign proc_17_start_FIFO_blk[1] = 1'b0;
    assign proc_17_TLF_FIFO_blk[1] = 1'b0;
    assign proc_17_input_sync_blk[1] = 1'b0;
    assign proc_17_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_17[1] = dl_detect_out ? proc_dep_vld_vec_17_reg[1] : (proc_17_data_FIFO_blk[1] | proc_17_data_PIPO_blk[1] | proc_17_start_FIFO_blk[1] | proc_17_TLF_FIFO_blk[1] | proc_17_input_sync_blk[1] | proc_17_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_17_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_17_reg <= proc_dep_vld_vec_17;
        end
    end
    assign in_chan_dep_vld_vec_17[0] = dep_chan_vld_16_17;
    assign in_chan_dep_data_vec_17[176 : 0] = dep_chan_data_16_17;
    assign token_in_vec_17[0] = token_16_17;
    assign in_chan_dep_vld_vec_17[1] = dep_chan_vld_19_17;
    assign in_chan_dep_data_vec_17[353 : 177] = dep_chan_data_19_17;
    assign token_in_vec_17[1] = token_19_17;
    assign dep_chan_vld_17_16 = out_chan_dep_vld_vec_17[0];
    assign dep_chan_data_17_16 = out_chan_dep_data_17;
    assign token_17_16 = token_out_vec_17[0];
    assign dep_chan_vld_17_19 = out_chan_dep_vld_vec_17[1];
    assign dep_chan_data_17_19 = out_chan_dep_data_17;
    assign token_17_19 = token_out_vec_17[1];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 18, 5, 5) top_hls_deadlock_detect_unit_18 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_18),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_18),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_18),
        .token_in_vec(token_in_vec_18),
        .dl_detect_in(dl_detect_out),
        .origin(origin[18]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_18),
        .out_chan_dep_data(out_chan_dep_data_18),
        .token_out_vec(token_out_vec_18),
        .dl_detect_out(dl_in_vec[18]));

    assign proc_18_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_0_x016_blk_n);
    assign proc_18_data_PIPO_blk[0] = 1'b0;
    assign proc_18_start_FIFO_blk[0] = 1'b0;
    assign proc_18_TLF_FIFO_blk[0] = 1'b0;
    assign proc_18_input_sync_blk[0] = 1'b0;
    assign proc_18_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_18[0] = dl_detect_out ? proc_dep_vld_vec_18_reg[0] : (proc_18_data_FIFO_blk[0] | proc_18_data_PIPO_blk[0] | proc_18_start_FIFO_blk[0] | proc_18_TLF_FIFO_blk[0] | proc_18_input_sync_blk[0] | proc_18_output_sync_blk[0]);
    assign proc_18_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_1_x017_blk_n);
    assign proc_18_data_PIPO_blk[1] = 1'b0;
    assign proc_18_start_FIFO_blk[1] = 1'b0;
    assign proc_18_TLF_FIFO_blk[1] = 1'b0;
    assign proc_18_input_sync_blk[1] = 1'b0;
    assign proc_18_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_18[1] = dl_detect_out ? proc_dep_vld_vec_18_reg[1] : (proc_18_data_FIFO_blk[1] | proc_18_data_PIPO_blk[1] | proc_18_start_FIFO_blk[1] | proc_18_TLF_FIFO_blk[1] | proc_18_input_sync_blk[1] | proc_18_output_sync_blk[1]);
    assign proc_18_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_0_x0_U0.fifo_B_PE_0_0_x055_blk_n);
    assign proc_18_data_PIPO_blk[2] = 1'b0;
    assign proc_18_start_FIFO_blk[2] = 1'b0;
    assign proc_18_TLF_FIFO_blk[2] = 1'b0;
    assign proc_18_input_sync_blk[2] = 1'b0;
    assign proc_18_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_18[2] = dl_detect_out ? proc_dep_vld_vec_18_reg[2] : (proc_18_data_FIFO_blk[2] | proc_18_data_PIPO_blk[2] | proc_18_start_FIFO_blk[2] | proc_18_TLF_FIFO_blk[2] | proc_18_input_sync_blk[2] | proc_18_output_sync_blk[2]);
    assign proc_18_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_0_x0_U0.fifo_B_PE_1_0_x056_blk_n);
    assign proc_18_data_PIPO_blk[3] = 1'b0;
    assign proc_18_start_FIFO_blk[3] = 1'b0;
    assign proc_18_TLF_FIFO_blk[3] = 1'b0;
    assign proc_18_input_sync_blk[3] = 1'b0;
    assign proc_18_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_18[3] = dl_detect_out ? proc_dep_vld_vec_18_reg[3] : (proc_18_data_FIFO_blk[3] | proc_18_data_PIPO_blk[3] | proc_18_start_FIFO_blk[3] | proc_18_TLF_FIFO_blk[3] | proc_18_input_sync_blk[3] | proc_18_output_sync_blk[3]);
    assign proc_18_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_0_x0_U0.fifo_C_drain_PE_0_0_x083_blk_n);
    assign proc_18_data_PIPO_blk[4] = 1'b0;
    assign proc_18_start_FIFO_blk[4] = 1'b0;
    assign proc_18_TLF_FIFO_blk[4] = 1'b0;
    assign proc_18_input_sync_blk[4] = 1'b0;
    assign proc_18_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_18[4] = dl_detect_out ? proc_dep_vld_vec_18_reg[4] : (proc_18_data_FIFO_blk[4] | proc_18_data_PIPO_blk[4] | proc_18_start_FIFO_blk[4] | proc_18_TLF_FIFO_blk[4] | proc_18_input_sync_blk[4] | proc_18_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_18_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_18_reg <= proc_dep_vld_vec_18;
        end
    end
    assign in_chan_dep_vld_vec_18[0] = dep_chan_vld_2_18;
    assign in_chan_dep_data_vec_18[176 : 0] = dep_chan_data_2_18;
    assign token_in_vec_18[0] = token_2_18;
    assign in_chan_dep_vld_vec_18[1] = dep_chan_vld_16_18;
    assign in_chan_dep_data_vec_18[353 : 177] = dep_chan_data_16_18;
    assign token_in_vec_18[1] = token_16_18;
    assign in_chan_dep_vld_vec_18[2] = dep_chan_vld_19_18;
    assign in_chan_dep_data_vec_18[530 : 354] = dep_chan_data_19_18;
    assign token_in_vec_18[2] = token_19_18;
    assign in_chan_dep_vld_vec_18[3] = dep_chan_vld_20_18;
    assign in_chan_dep_data_vec_18[707 : 531] = dep_chan_data_20_18;
    assign token_in_vec_18[3] = token_20_18;
    assign in_chan_dep_vld_vec_18[4] = dep_chan_vld_71_18;
    assign in_chan_dep_data_vec_18[884 : 708] = dep_chan_data_71_18;
    assign token_in_vec_18[4] = token_71_18;
    assign dep_chan_vld_18_2 = out_chan_dep_vld_vec_18[0];
    assign dep_chan_data_18_2 = out_chan_dep_data_18;
    assign token_18_2 = token_out_vec_18[0];
    assign dep_chan_vld_18_19 = out_chan_dep_vld_vec_18[1];
    assign dep_chan_data_18_19 = out_chan_dep_data_18;
    assign token_18_19 = token_out_vec_18[1];
    assign dep_chan_vld_18_16 = out_chan_dep_vld_vec_18[2];
    assign dep_chan_data_18_16 = out_chan_dep_data_18;
    assign token_18_16 = token_out_vec_18[2];
    assign dep_chan_vld_18_20 = out_chan_dep_vld_vec_18[3];
    assign dep_chan_data_18_20 = out_chan_dep_data_18;
    assign token_18_20 = token_out_vec_18[3];
    assign dep_chan_vld_18_71 = out_chan_dep_vld_vec_18[4];
    assign dep_chan_data_18_71 = out_chan_dep_data_18;
    assign token_18_71 = token_out_vec_18[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 19, 5, 5) top_hls_deadlock_detect_unit_19 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_19),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_19),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_19),
        .token_in_vec(token_in_vec_19),
        .dl_detect_in(dl_detect_out),
        .origin(origin[19]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_19),
        .out_chan_dep_data(out_chan_dep_data_19),
        .token_out_vec(token_out_vec_19),
        .dl_detect_out(dl_in_vec[19]));

    assign proc_19_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_1_x017_blk_n);
    assign proc_19_data_PIPO_blk[0] = 1'b0;
    assign proc_19_start_FIFO_blk[0] = 1'b0;
    assign proc_19_TLF_FIFO_blk[0] = 1'b0;
    assign proc_19_input_sync_blk[0] = 1'b0;
    assign proc_19_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_19[0] = dl_detect_out ? proc_dep_vld_vec_19_reg[0] : (proc_19_data_FIFO_blk[0] | proc_19_data_PIPO_blk[0] | proc_19_start_FIFO_blk[0] | proc_19_TLF_FIFO_blk[0] | proc_19_input_sync_blk[0] | proc_19_output_sync_blk[0]);
    assign proc_19_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_2_x018_blk_n);
    assign proc_19_data_PIPO_blk[1] = 1'b0;
    assign proc_19_start_FIFO_blk[1] = 1'b0;
    assign proc_19_TLF_FIFO_blk[1] = 1'b0;
    assign proc_19_input_sync_blk[1] = 1'b0;
    assign proc_19_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_19[1] = dl_detect_out ? proc_dep_vld_vec_19_reg[1] : (proc_19_data_FIFO_blk[1] | proc_19_data_PIPO_blk[1] | proc_19_start_FIFO_blk[1] | proc_19_TLF_FIFO_blk[1] | proc_19_input_sync_blk[1] | proc_19_output_sync_blk[1]);
    assign proc_19_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_1_x0_U0.fifo_B_PE_0_1_x069_blk_n);
    assign proc_19_data_PIPO_blk[2] = 1'b0;
    assign proc_19_start_FIFO_blk[2] = 1'b0;
    assign proc_19_TLF_FIFO_blk[2] = 1'b0;
    assign proc_19_input_sync_blk[2] = 1'b0;
    assign proc_19_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_19[2] = dl_detect_out ? proc_dep_vld_vec_19_reg[2] : (proc_19_data_FIFO_blk[2] | proc_19_data_PIPO_blk[2] | proc_19_start_FIFO_blk[2] | proc_19_TLF_FIFO_blk[2] | proc_19_input_sync_blk[2] | proc_19_output_sync_blk[2]);
    assign proc_19_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_1_x0_U0.fifo_B_PE_1_1_x070_blk_n);
    assign proc_19_data_PIPO_blk[3] = 1'b0;
    assign proc_19_start_FIFO_blk[3] = 1'b0;
    assign proc_19_TLF_FIFO_blk[3] = 1'b0;
    assign proc_19_input_sync_blk[3] = 1'b0;
    assign proc_19_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_19[3] = dl_detect_out ? proc_dep_vld_vec_19_reg[3] : (proc_19_data_FIFO_blk[3] | proc_19_data_PIPO_blk[3] | proc_19_start_FIFO_blk[3] | proc_19_TLF_FIFO_blk[3] | proc_19_input_sync_blk[3] | proc_19_output_sync_blk[3]);
    assign proc_19_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_0_1_x0_U0.fifo_C_drain_PE_0_1_x096_blk_n);
    assign proc_19_data_PIPO_blk[4] = 1'b0;
    assign proc_19_start_FIFO_blk[4] = 1'b0;
    assign proc_19_TLF_FIFO_blk[4] = 1'b0;
    assign proc_19_input_sync_blk[4] = 1'b0;
    assign proc_19_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_19[4] = dl_detect_out ? proc_dep_vld_vec_19_reg[4] : (proc_19_data_FIFO_blk[4] | proc_19_data_PIPO_blk[4] | proc_19_start_FIFO_blk[4] | proc_19_TLF_FIFO_blk[4] | proc_19_input_sync_blk[4] | proc_19_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_19_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_19_reg <= proc_dep_vld_vec_19;
        end
    end
    assign in_chan_dep_vld_vec_19[0] = dep_chan_vld_17_19;
    assign in_chan_dep_data_vec_19[176 : 0] = dep_chan_data_17_19;
    assign token_in_vec_19[0] = token_17_19;
    assign in_chan_dep_vld_vec_19[1] = dep_chan_vld_18_19;
    assign in_chan_dep_data_vec_19[353 : 177] = dep_chan_data_18_19;
    assign token_in_vec_19[1] = token_18_19;
    assign in_chan_dep_vld_vec_19[2] = dep_chan_vld_21_19;
    assign in_chan_dep_data_vec_19[530 : 354] = dep_chan_data_21_19;
    assign token_in_vec_19[2] = token_21_19;
    assign in_chan_dep_vld_vec_19[3] = dep_chan_vld_44_19;
    assign in_chan_dep_data_vec_19[707 : 531] = dep_chan_data_44_19;
    assign token_in_vec_19[3] = token_44_19;
    assign in_chan_dep_vld_vec_19[4] = dep_chan_vld_84_19;
    assign in_chan_dep_data_vec_19[884 : 708] = dep_chan_data_84_19;
    assign token_in_vec_19[4] = token_84_19;
    assign dep_chan_vld_19_18 = out_chan_dep_vld_vec_19[0];
    assign dep_chan_data_19_18 = out_chan_dep_data_19;
    assign token_19_18 = token_out_vec_19[0];
    assign dep_chan_vld_19_44 = out_chan_dep_vld_vec_19[1];
    assign dep_chan_data_19_44 = out_chan_dep_data_19;
    assign token_19_44 = token_out_vec_19[1];
    assign dep_chan_vld_19_17 = out_chan_dep_vld_vec_19[2];
    assign dep_chan_data_19_17 = out_chan_dep_data_19;
    assign token_19_17 = token_out_vec_19[2];
    assign dep_chan_vld_19_21 = out_chan_dep_vld_vec_19[3];
    assign dep_chan_data_19_21 = out_chan_dep_data_19;
    assign token_19_21 = token_out_vec_19[3];
    assign dep_chan_vld_19_84 = out_chan_dep_vld_vec_19[4];
    assign dep_chan_data_19_84 = out_chan_dep_data_19;
    assign token_19_84 = token_out_vec_19[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 20, 5, 5) top_hls_deadlock_detect_unit_20 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_20),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_20),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_20),
        .token_in_vec(token_in_vec_20),
        .dl_detect_in(dl_detect_out),
        .origin(origin[20]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_20),
        .out_chan_dep_data(out_chan_dep_data_20),
        .token_out_vec(token_out_vec_20),
        .dl_detect_out(dl_in_vec[20]));

    assign proc_20_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_0_x019_blk_n);
    assign proc_20_data_PIPO_blk[0] = 1'b0;
    assign proc_20_start_FIFO_blk[0] = 1'b0;
    assign proc_20_TLF_FIFO_blk[0] = 1'b0;
    assign proc_20_input_sync_blk[0] = 1'b0;
    assign proc_20_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_20[0] = dl_detect_out ? proc_dep_vld_vec_20_reg[0] : (proc_20_data_FIFO_blk[0] | proc_20_data_PIPO_blk[0] | proc_20_start_FIFO_blk[0] | proc_20_TLF_FIFO_blk[0] | proc_20_input_sync_blk[0] | proc_20_output_sync_blk[0]);
    assign proc_20_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_1_x020_blk_n);
    assign proc_20_data_PIPO_blk[1] = 1'b0;
    assign proc_20_start_FIFO_blk[1] = 1'b0;
    assign proc_20_TLF_FIFO_blk[1] = 1'b0;
    assign proc_20_input_sync_blk[1] = 1'b0;
    assign proc_20_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_20[1] = dl_detect_out ? proc_dep_vld_vec_20_reg[1] : (proc_20_data_FIFO_blk[1] | proc_20_data_PIPO_blk[1] | proc_20_start_FIFO_blk[1] | proc_20_TLF_FIFO_blk[1] | proc_20_input_sync_blk[1] | proc_20_output_sync_blk[1]);
    assign proc_20_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_0_x0_U0.fifo_B_PE_1_0_x056_blk_n);
    assign proc_20_data_PIPO_blk[2] = 1'b0;
    assign proc_20_start_FIFO_blk[2] = 1'b0;
    assign proc_20_TLF_FIFO_blk[2] = 1'b0;
    assign proc_20_input_sync_blk[2] = 1'b0;
    assign proc_20_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_20[2] = dl_detect_out ? proc_dep_vld_vec_20_reg[2] : (proc_20_data_FIFO_blk[2] | proc_20_data_PIPO_blk[2] | proc_20_start_FIFO_blk[2] | proc_20_TLF_FIFO_blk[2] | proc_20_input_sync_blk[2] | proc_20_output_sync_blk[2]);
    assign proc_20_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_0_x0_U0.fifo_B_PE_2_0_x057_blk_n);
    assign proc_20_data_PIPO_blk[3] = 1'b0;
    assign proc_20_start_FIFO_blk[3] = 1'b0;
    assign proc_20_TLF_FIFO_blk[3] = 1'b0;
    assign proc_20_input_sync_blk[3] = 1'b0;
    assign proc_20_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_20[3] = dl_detect_out ? proc_dep_vld_vec_20_reg[3] : (proc_20_data_FIFO_blk[3] | proc_20_data_PIPO_blk[3] | proc_20_start_FIFO_blk[3] | proc_20_TLF_FIFO_blk[3] | proc_20_input_sync_blk[3] | proc_20_output_sync_blk[3]);
    assign proc_20_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_0_x0_U0.fifo_C_drain_PE_1_0_x084_blk_n);
    assign proc_20_data_PIPO_blk[4] = 1'b0;
    assign proc_20_start_FIFO_blk[4] = 1'b0;
    assign proc_20_TLF_FIFO_blk[4] = 1'b0;
    assign proc_20_input_sync_blk[4] = 1'b0;
    assign proc_20_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_20[4] = dl_detect_out ? proc_dep_vld_vec_20_reg[4] : (proc_20_data_FIFO_blk[4] | proc_20_data_PIPO_blk[4] | proc_20_start_FIFO_blk[4] | proc_20_TLF_FIFO_blk[4] | proc_20_input_sync_blk[4] | proc_20_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_20_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_20_reg <= proc_dep_vld_vec_20;
        end
    end
    assign in_chan_dep_vld_vec_20[0] = dep_chan_vld_3_20;
    assign in_chan_dep_data_vec_20[176 : 0] = dep_chan_data_3_20;
    assign token_in_vec_20[0] = token_3_20;
    assign in_chan_dep_vld_vec_20[1] = dep_chan_vld_18_20;
    assign in_chan_dep_data_vec_20[353 : 177] = dep_chan_data_18_20;
    assign token_in_vec_20[1] = token_18_20;
    assign in_chan_dep_vld_vec_20[2] = dep_chan_vld_21_20;
    assign in_chan_dep_data_vec_20[530 : 354] = dep_chan_data_21_20;
    assign token_in_vec_20[2] = token_21_20;
    assign in_chan_dep_vld_vec_20[3] = dep_chan_vld_22_20;
    assign in_chan_dep_data_vec_20[707 : 531] = dep_chan_data_22_20;
    assign token_in_vec_20[3] = token_22_20;
    assign in_chan_dep_vld_vec_20[4] = dep_chan_vld_70_20;
    assign in_chan_dep_data_vec_20[884 : 708] = dep_chan_data_70_20;
    assign token_in_vec_20[4] = token_70_20;
    assign dep_chan_vld_20_3 = out_chan_dep_vld_vec_20[0];
    assign dep_chan_data_20_3 = out_chan_dep_data_20;
    assign token_20_3 = token_out_vec_20[0];
    assign dep_chan_vld_20_21 = out_chan_dep_vld_vec_20[1];
    assign dep_chan_data_20_21 = out_chan_dep_data_20;
    assign token_20_21 = token_out_vec_20[1];
    assign dep_chan_vld_20_18 = out_chan_dep_vld_vec_20[2];
    assign dep_chan_data_20_18 = out_chan_dep_data_20;
    assign token_20_18 = token_out_vec_20[2];
    assign dep_chan_vld_20_22 = out_chan_dep_vld_vec_20[3];
    assign dep_chan_data_20_22 = out_chan_dep_data_20;
    assign token_20_22 = token_out_vec_20[3];
    assign dep_chan_vld_20_70 = out_chan_dep_vld_vec_20[4];
    assign dep_chan_data_20_70 = out_chan_dep_data_20;
    assign token_20_70 = token_out_vec_20[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 21, 5, 5) top_hls_deadlock_detect_unit_21 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_21),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_21),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_21),
        .token_in_vec(token_in_vec_21),
        .dl_detect_in(dl_detect_out),
        .origin(origin[21]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_21),
        .out_chan_dep_data(out_chan_dep_data_21),
        .token_out_vec(token_out_vec_21),
        .dl_detect_out(dl_in_vec[21]));

    assign proc_21_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_1_x020_blk_n);
    assign proc_21_data_PIPO_blk[0] = 1'b0;
    assign proc_21_start_FIFO_blk[0] = 1'b0;
    assign proc_21_TLF_FIFO_blk[0] = 1'b0;
    assign proc_21_input_sync_blk[0] = 1'b0;
    assign proc_21_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_21[0] = dl_detect_out ? proc_dep_vld_vec_21_reg[0] : (proc_21_data_FIFO_blk[0] | proc_21_data_PIPO_blk[0] | proc_21_start_FIFO_blk[0] | proc_21_TLF_FIFO_blk[0] | proc_21_input_sync_blk[0] | proc_21_output_sync_blk[0]);
    assign proc_21_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_2_x021_blk_n);
    assign proc_21_data_PIPO_blk[1] = 1'b0;
    assign proc_21_start_FIFO_blk[1] = 1'b0;
    assign proc_21_TLF_FIFO_blk[1] = 1'b0;
    assign proc_21_input_sync_blk[1] = 1'b0;
    assign proc_21_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_21[1] = dl_detect_out ? proc_dep_vld_vec_21_reg[1] : (proc_21_data_FIFO_blk[1] | proc_21_data_PIPO_blk[1] | proc_21_start_FIFO_blk[1] | proc_21_TLF_FIFO_blk[1] | proc_21_input_sync_blk[1] | proc_21_output_sync_blk[1]);
    assign proc_21_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_1_x0_U0.fifo_B_PE_1_1_x070_blk_n);
    assign proc_21_data_PIPO_blk[2] = 1'b0;
    assign proc_21_start_FIFO_blk[2] = 1'b0;
    assign proc_21_TLF_FIFO_blk[2] = 1'b0;
    assign proc_21_input_sync_blk[2] = 1'b0;
    assign proc_21_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_21[2] = dl_detect_out ? proc_dep_vld_vec_21_reg[2] : (proc_21_data_FIFO_blk[2] | proc_21_data_PIPO_blk[2] | proc_21_start_FIFO_blk[2] | proc_21_TLF_FIFO_blk[2] | proc_21_input_sync_blk[2] | proc_21_output_sync_blk[2]);
    assign proc_21_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_1_x0_U0.fifo_B_PE_2_1_x071_blk_n);
    assign proc_21_data_PIPO_blk[3] = 1'b0;
    assign proc_21_start_FIFO_blk[3] = 1'b0;
    assign proc_21_TLF_FIFO_blk[3] = 1'b0;
    assign proc_21_input_sync_blk[3] = 1'b0;
    assign proc_21_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_21[3] = dl_detect_out ? proc_dep_vld_vec_21_reg[3] : (proc_21_data_FIFO_blk[3] | proc_21_data_PIPO_blk[3] | proc_21_start_FIFO_blk[3] | proc_21_TLF_FIFO_blk[3] | proc_21_input_sync_blk[3] | proc_21_output_sync_blk[3]);
    assign proc_21_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_1_1_x0_U0.fifo_C_drain_PE_1_1_x097_blk_n);
    assign proc_21_data_PIPO_blk[4] = 1'b0;
    assign proc_21_start_FIFO_blk[4] = 1'b0;
    assign proc_21_TLF_FIFO_blk[4] = 1'b0;
    assign proc_21_input_sync_blk[4] = 1'b0;
    assign proc_21_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_21[4] = dl_detect_out ? proc_dep_vld_vec_21_reg[4] : (proc_21_data_FIFO_blk[4] | proc_21_data_PIPO_blk[4] | proc_21_start_FIFO_blk[4] | proc_21_TLF_FIFO_blk[4] | proc_21_input_sync_blk[4] | proc_21_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_21_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_21_reg <= proc_dep_vld_vec_21;
        end
    end
    assign in_chan_dep_vld_vec_21[0] = dep_chan_vld_19_21;
    assign in_chan_dep_data_vec_21[176 : 0] = dep_chan_data_19_21;
    assign token_in_vec_21[0] = token_19_21;
    assign in_chan_dep_vld_vec_21[1] = dep_chan_vld_20_21;
    assign in_chan_dep_data_vec_21[353 : 177] = dep_chan_data_20_21;
    assign token_in_vec_21[1] = token_20_21;
    assign in_chan_dep_vld_vec_21[2] = dep_chan_vld_23_21;
    assign in_chan_dep_data_vec_21[530 : 354] = dep_chan_data_23_21;
    assign token_in_vec_21[2] = token_23_21;
    assign in_chan_dep_vld_vec_21[3] = dep_chan_vld_45_21;
    assign in_chan_dep_data_vec_21[707 : 531] = dep_chan_data_45_21;
    assign token_in_vec_21[3] = token_45_21;
    assign in_chan_dep_vld_vec_21[4] = dep_chan_vld_83_21;
    assign in_chan_dep_data_vec_21[884 : 708] = dep_chan_data_83_21;
    assign token_in_vec_21[4] = token_83_21;
    assign dep_chan_vld_21_20 = out_chan_dep_vld_vec_21[0];
    assign dep_chan_data_21_20 = out_chan_dep_data_21;
    assign token_21_20 = token_out_vec_21[0];
    assign dep_chan_vld_21_45 = out_chan_dep_vld_vec_21[1];
    assign dep_chan_data_21_45 = out_chan_dep_data_21;
    assign token_21_45 = token_out_vec_21[1];
    assign dep_chan_vld_21_19 = out_chan_dep_vld_vec_21[2];
    assign dep_chan_data_21_19 = out_chan_dep_data_21;
    assign token_21_19 = token_out_vec_21[2];
    assign dep_chan_vld_21_23 = out_chan_dep_vld_vec_21[3];
    assign dep_chan_data_21_23 = out_chan_dep_data_21;
    assign token_21_23 = token_out_vec_21[3];
    assign dep_chan_vld_21_83 = out_chan_dep_vld_vec_21[4];
    assign dep_chan_data_21_83 = out_chan_dep_data_21;
    assign token_21_83 = token_out_vec_21[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 22, 5, 5) top_hls_deadlock_detect_unit_22 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_22),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_22),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_22),
        .token_in_vec(token_in_vec_22),
        .dl_detect_in(dl_detect_out),
        .origin(origin[22]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_22),
        .out_chan_dep_data(out_chan_dep_data_22),
        .token_out_vec(token_out_vec_22),
        .dl_detect_out(dl_in_vec[22]));

    assign proc_22_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_0_x022_blk_n);
    assign proc_22_data_PIPO_blk[0] = 1'b0;
    assign proc_22_start_FIFO_blk[0] = 1'b0;
    assign proc_22_TLF_FIFO_blk[0] = 1'b0;
    assign proc_22_input_sync_blk[0] = 1'b0;
    assign proc_22_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_22[0] = dl_detect_out ? proc_dep_vld_vec_22_reg[0] : (proc_22_data_FIFO_blk[0] | proc_22_data_PIPO_blk[0] | proc_22_start_FIFO_blk[0] | proc_22_TLF_FIFO_blk[0] | proc_22_input_sync_blk[0] | proc_22_output_sync_blk[0]);
    assign proc_22_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_1_x023_blk_n);
    assign proc_22_data_PIPO_blk[1] = 1'b0;
    assign proc_22_start_FIFO_blk[1] = 1'b0;
    assign proc_22_TLF_FIFO_blk[1] = 1'b0;
    assign proc_22_input_sync_blk[1] = 1'b0;
    assign proc_22_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_22[1] = dl_detect_out ? proc_dep_vld_vec_22_reg[1] : (proc_22_data_FIFO_blk[1] | proc_22_data_PIPO_blk[1] | proc_22_start_FIFO_blk[1] | proc_22_TLF_FIFO_blk[1] | proc_22_input_sync_blk[1] | proc_22_output_sync_blk[1]);
    assign proc_22_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_0_x0_U0.fifo_B_PE_2_0_x057_blk_n);
    assign proc_22_data_PIPO_blk[2] = 1'b0;
    assign proc_22_start_FIFO_blk[2] = 1'b0;
    assign proc_22_TLF_FIFO_blk[2] = 1'b0;
    assign proc_22_input_sync_blk[2] = 1'b0;
    assign proc_22_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_22[2] = dl_detect_out ? proc_dep_vld_vec_22_reg[2] : (proc_22_data_FIFO_blk[2] | proc_22_data_PIPO_blk[2] | proc_22_start_FIFO_blk[2] | proc_22_TLF_FIFO_blk[2] | proc_22_input_sync_blk[2] | proc_22_output_sync_blk[2]);
    assign proc_22_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_0_x0_U0.fifo_B_PE_3_0_x058_blk_n);
    assign proc_22_data_PIPO_blk[3] = 1'b0;
    assign proc_22_start_FIFO_blk[3] = 1'b0;
    assign proc_22_TLF_FIFO_blk[3] = 1'b0;
    assign proc_22_input_sync_blk[3] = 1'b0;
    assign proc_22_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_22[3] = dl_detect_out ? proc_dep_vld_vec_22_reg[3] : (proc_22_data_FIFO_blk[3] | proc_22_data_PIPO_blk[3] | proc_22_start_FIFO_blk[3] | proc_22_TLF_FIFO_blk[3] | proc_22_input_sync_blk[3] | proc_22_output_sync_blk[3]);
    assign proc_22_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_0_x0_U0.fifo_C_drain_PE_2_0_x085_blk_n);
    assign proc_22_data_PIPO_blk[4] = 1'b0;
    assign proc_22_start_FIFO_blk[4] = 1'b0;
    assign proc_22_TLF_FIFO_blk[4] = 1'b0;
    assign proc_22_input_sync_blk[4] = 1'b0;
    assign proc_22_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_22[4] = dl_detect_out ? proc_dep_vld_vec_22_reg[4] : (proc_22_data_FIFO_blk[4] | proc_22_data_PIPO_blk[4] | proc_22_start_FIFO_blk[4] | proc_22_TLF_FIFO_blk[4] | proc_22_input_sync_blk[4] | proc_22_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_22_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_22_reg <= proc_dep_vld_vec_22;
        end
    end
    assign in_chan_dep_vld_vec_22[0] = dep_chan_vld_4_22;
    assign in_chan_dep_data_vec_22[176 : 0] = dep_chan_data_4_22;
    assign token_in_vec_22[0] = token_4_22;
    assign in_chan_dep_vld_vec_22[1] = dep_chan_vld_20_22;
    assign in_chan_dep_data_vec_22[353 : 177] = dep_chan_data_20_22;
    assign token_in_vec_22[1] = token_20_22;
    assign in_chan_dep_vld_vec_22[2] = dep_chan_vld_23_22;
    assign in_chan_dep_data_vec_22[530 : 354] = dep_chan_data_23_22;
    assign token_in_vec_22[2] = token_23_22;
    assign in_chan_dep_vld_vec_22[3] = dep_chan_vld_24_22;
    assign in_chan_dep_data_vec_22[707 : 531] = dep_chan_data_24_22;
    assign token_in_vec_22[3] = token_24_22;
    assign in_chan_dep_vld_vec_22[4] = dep_chan_vld_69_22;
    assign in_chan_dep_data_vec_22[884 : 708] = dep_chan_data_69_22;
    assign token_in_vec_22[4] = token_69_22;
    assign dep_chan_vld_22_4 = out_chan_dep_vld_vec_22[0];
    assign dep_chan_data_22_4 = out_chan_dep_data_22;
    assign token_22_4 = token_out_vec_22[0];
    assign dep_chan_vld_22_23 = out_chan_dep_vld_vec_22[1];
    assign dep_chan_data_22_23 = out_chan_dep_data_22;
    assign token_22_23 = token_out_vec_22[1];
    assign dep_chan_vld_22_20 = out_chan_dep_vld_vec_22[2];
    assign dep_chan_data_22_20 = out_chan_dep_data_22;
    assign token_22_20 = token_out_vec_22[2];
    assign dep_chan_vld_22_24 = out_chan_dep_vld_vec_22[3];
    assign dep_chan_data_22_24 = out_chan_dep_data_22;
    assign token_22_24 = token_out_vec_22[3];
    assign dep_chan_vld_22_69 = out_chan_dep_vld_vec_22[4];
    assign dep_chan_data_22_69 = out_chan_dep_data_22;
    assign token_22_69 = token_out_vec_22[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 23, 5, 5) top_hls_deadlock_detect_unit_23 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_23),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_23),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_23),
        .token_in_vec(token_in_vec_23),
        .dl_detect_in(dl_detect_out),
        .origin(origin[23]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_23),
        .out_chan_dep_data(out_chan_dep_data_23),
        .token_out_vec(token_out_vec_23),
        .dl_detect_out(dl_in_vec[23]));

    assign proc_23_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_1_x023_blk_n);
    assign proc_23_data_PIPO_blk[0] = 1'b0;
    assign proc_23_start_FIFO_blk[0] = 1'b0;
    assign proc_23_TLF_FIFO_blk[0] = 1'b0;
    assign proc_23_input_sync_blk[0] = 1'b0;
    assign proc_23_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_23[0] = dl_detect_out ? proc_dep_vld_vec_23_reg[0] : (proc_23_data_FIFO_blk[0] | proc_23_data_PIPO_blk[0] | proc_23_start_FIFO_blk[0] | proc_23_TLF_FIFO_blk[0] | proc_23_input_sync_blk[0] | proc_23_output_sync_blk[0]);
    assign proc_23_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_2_x024_blk_n);
    assign proc_23_data_PIPO_blk[1] = 1'b0;
    assign proc_23_start_FIFO_blk[1] = 1'b0;
    assign proc_23_TLF_FIFO_blk[1] = 1'b0;
    assign proc_23_input_sync_blk[1] = 1'b0;
    assign proc_23_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_23[1] = dl_detect_out ? proc_dep_vld_vec_23_reg[1] : (proc_23_data_FIFO_blk[1] | proc_23_data_PIPO_blk[1] | proc_23_start_FIFO_blk[1] | proc_23_TLF_FIFO_blk[1] | proc_23_input_sync_blk[1] | proc_23_output_sync_blk[1]);
    assign proc_23_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_1_x0_U0.fifo_B_PE_2_1_x071_blk_n);
    assign proc_23_data_PIPO_blk[2] = 1'b0;
    assign proc_23_start_FIFO_blk[2] = 1'b0;
    assign proc_23_TLF_FIFO_blk[2] = 1'b0;
    assign proc_23_input_sync_blk[2] = 1'b0;
    assign proc_23_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_23[2] = dl_detect_out ? proc_dep_vld_vec_23_reg[2] : (proc_23_data_FIFO_blk[2] | proc_23_data_PIPO_blk[2] | proc_23_start_FIFO_blk[2] | proc_23_TLF_FIFO_blk[2] | proc_23_input_sync_blk[2] | proc_23_output_sync_blk[2]);
    assign proc_23_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_1_x0_U0.fifo_B_PE_3_1_x072_blk_n);
    assign proc_23_data_PIPO_blk[3] = 1'b0;
    assign proc_23_start_FIFO_blk[3] = 1'b0;
    assign proc_23_TLF_FIFO_blk[3] = 1'b0;
    assign proc_23_input_sync_blk[3] = 1'b0;
    assign proc_23_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_23[3] = dl_detect_out ? proc_dep_vld_vec_23_reg[3] : (proc_23_data_FIFO_blk[3] | proc_23_data_PIPO_blk[3] | proc_23_start_FIFO_blk[3] | proc_23_TLF_FIFO_blk[3] | proc_23_input_sync_blk[3] | proc_23_output_sync_blk[3]);
    assign proc_23_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_2_1_x0_U0.fifo_C_drain_PE_2_1_x098_blk_n);
    assign proc_23_data_PIPO_blk[4] = 1'b0;
    assign proc_23_start_FIFO_blk[4] = 1'b0;
    assign proc_23_TLF_FIFO_blk[4] = 1'b0;
    assign proc_23_input_sync_blk[4] = 1'b0;
    assign proc_23_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_23[4] = dl_detect_out ? proc_dep_vld_vec_23_reg[4] : (proc_23_data_FIFO_blk[4] | proc_23_data_PIPO_blk[4] | proc_23_start_FIFO_blk[4] | proc_23_TLF_FIFO_blk[4] | proc_23_input_sync_blk[4] | proc_23_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_23_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_23_reg <= proc_dep_vld_vec_23;
        end
    end
    assign in_chan_dep_vld_vec_23[0] = dep_chan_vld_21_23;
    assign in_chan_dep_data_vec_23[176 : 0] = dep_chan_data_21_23;
    assign token_in_vec_23[0] = token_21_23;
    assign in_chan_dep_vld_vec_23[1] = dep_chan_vld_22_23;
    assign in_chan_dep_data_vec_23[353 : 177] = dep_chan_data_22_23;
    assign token_in_vec_23[1] = token_22_23;
    assign in_chan_dep_vld_vec_23[2] = dep_chan_vld_25_23;
    assign in_chan_dep_data_vec_23[530 : 354] = dep_chan_data_25_23;
    assign token_in_vec_23[2] = token_25_23;
    assign in_chan_dep_vld_vec_23[3] = dep_chan_vld_46_23;
    assign in_chan_dep_data_vec_23[707 : 531] = dep_chan_data_46_23;
    assign token_in_vec_23[3] = token_46_23;
    assign in_chan_dep_vld_vec_23[4] = dep_chan_vld_82_23;
    assign in_chan_dep_data_vec_23[884 : 708] = dep_chan_data_82_23;
    assign token_in_vec_23[4] = token_82_23;
    assign dep_chan_vld_23_22 = out_chan_dep_vld_vec_23[0];
    assign dep_chan_data_23_22 = out_chan_dep_data_23;
    assign token_23_22 = token_out_vec_23[0];
    assign dep_chan_vld_23_46 = out_chan_dep_vld_vec_23[1];
    assign dep_chan_data_23_46 = out_chan_dep_data_23;
    assign token_23_46 = token_out_vec_23[1];
    assign dep_chan_vld_23_21 = out_chan_dep_vld_vec_23[2];
    assign dep_chan_data_23_21 = out_chan_dep_data_23;
    assign token_23_21 = token_out_vec_23[2];
    assign dep_chan_vld_23_25 = out_chan_dep_vld_vec_23[3];
    assign dep_chan_data_23_25 = out_chan_dep_data_23;
    assign token_23_25 = token_out_vec_23[3];
    assign dep_chan_vld_23_82 = out_chan_dep_vld_vec_23[4];
    assign dep_chan_data_23_82 = out_chan_dep_data_23;
    assign token_23_82 = token_out_vec_23[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 24, 5, 5) top_hls_deadlock_detect_unit_24 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_24),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_24),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_24),
        .token_in_vec(token_in_vec_24),
        .dl_detect_in(dl_detect_out),
        .origin(origin[24]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_24),
        .out_chan_dep_data(out_chan_dep_data_24),
        .token_out_vec(token_out_vec_24),
        .dl_detect_out(dl_in_vec[24]));

    assign proc_24_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_0_x025_blk_n);
    assign proc_24_data_PIPO_blk[0] = 1'b0;
    assign proc_24_start_FIFO_blk[0] = 1'b0;
    assign proc_24_TLF_FIFO_blk[0] = 1'b0;
    assign proc_24_input_sync_blk[0] = 1'b0;
    assign proc_24_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_24[0] = dl_detect_out ? proc_dep_vld_vec_24_reg[0] : (proc_24_data_FIFO_blk[0] | proc_24_data_PIPO_blk[0] | proc_24_start_FIFO_blk[0] | proc_24_TLF_FIFO_blk[0] | proc_24_input_sync_blk[0] | proc_24_output_sync_blk[0]);
    assign proc_24_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_1_x026_blk_n);
    assign proc_24_data_PIPO_blk[1] = 1'b0;
    assign proc_24_start_FIFO_blk[1] = 1'b0;
    assign proc_24_TLF_FIFO_blk[1] = 1'b0;
    assign proc_24_input_sync_blk[1] = 1'b0;
    assign proc_24_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_24[1] = dl_detect_out ? proc_dep_vld_vec_24_reg[1] : (proc_24_data_FIFO_blk[1] | proc_24_data_PIPO_blk[1] | proc_24_start_FIFO_blk[1] | proc_24_TLF_FIFO_blk[1] | proc_24_input_sync_blk[1] | proc_24_output_sync_blk[1]);
    assign proc_24_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_0_x0_U0.fifo_B_PE_3_0_x058_blk_n);
    assign proc_24_data_PIPO_blk[2] = 1'b0;
    assign proc_24_start_FIFO_blk[2] = 1'b0;
    assign proc_24_TLF_FIFO_blk[2] = 1'b0;
    assign proc_24_input_sync_blk[2] = 1'b0;
    assign proc_24_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_24[2] = dl_detect_out ? proc_dep_vld_vec_24_reg[2] : (proc_24_data_FIFO_blk[2] | proc_24_data_PIPO_blk[2] | proc_24_start_FIFO_blk[2] | proc_24_TLF_FIFO_blk[2] | proc_24_input_sync_blk[2] | proc_24_output_sync_blk[2]);
    assign proc_24_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_0_x0_U0.fifo_B_PE_4_0_x059_blk_n);
    assign proc_24_data_PIPO_blk[3] = 1'b0;
    assign proc_24_start_FIFO_blk[3] = 1'b0;
    assign proc_24_TLF_FIFO_blk[3] = 1'b0;
    assign proc_24_input_sync_blk[3] = 1'b0;
    assign proc_24_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_24[3] = dl_detect_out ? proc_dep_vld_vec_24_reg[3] : (proc_24_data_FIFO_blk[3] | proc_24_data_PIPO_blk[3] | proc_24_start_FIFO_blk[3] | proc_24_TLF_FIFO_blk[3] | proc_24_input_sync_blk[3] | proc_24_output_sync_blk[3]);
    assign proc_24_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_0_x0_U0.fifo_C_drain_PE_3_0_x086_blk_n);
    assign proc_24_data_PIPO_blk[4] = 1'b0;
    assign proc_24_start_FIFO_blk[4] = 1'b0;
    assign proc_24_TLF_FIFO_blk[4] = 1'b0;
    assign proc_24_input_sync_blk[4] = 1'b0;
    assign proc_24_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_24[4] = dl_detect_out ? proc_dep_vld_vec_24_reg[4] : (proc_24_data_FIFO_blk[4] | proc_24_data_PIPO_blk[4] | proc_24_start_FIFO_blk[4] | proc_24_TLF_FIFO_blk[4] | proc_24_input_sync_blk[4] | proc_24_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_24_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_24_reg <= proc_dep_vld_vec_24;
        end
    end
    assign in_chan_dep_vld_vec_24[0] = dep_chan_vld_5_24;
    assign in_chan_dep_data_vec_24[176 : 0] = dep_chan_data_5_24;
    assign token_in_vec_24[0] = token_5_24;
    assign in_chan_dep_vld_vec_24[1] = dep_chan_vld_22_24;
    assign in_chan_dep_data_vec_24[353 : 177] = dep_chan_data_22_24;
    assign token_in_vec_24[1] = token_22_24;
    assign in_chan_dep_vld_vec_24[2] = dep_chan_vld_25_24;
    assign in_chan_dep_data_vec_24[530 : 354] = dep_chan_data_25_24;
    assign token_in_vec_24[2] = token_25_24;
    assign in_chan_dep_vld_vec_24[3] = dep_chan_vld_26_24;
    assign in_chan_dep_data_vec_24[707 : 531] = dep_chan_data_26_24;
    assign token_in_vec_24[3] = token_26_24;
    assign in_chan_dep_vld_vec_24[4] = dep_chan_vld_68_24;
    assign in_chan_dep_data_vec_24[884 : 708] = dep_chan_data_68_24;
    assign token_in_vec_24[4] = token_68_24;
    assign dep_chan_vld_24_5 = out_chan_dep_vld_vec_24[0];
    assign dep_chan_data_24_5 = out_chan_dep_data_24;
    assign token_24_5 = token_out_vec_24[0];
    assign dep_chan_vld_24_25 = out_chan_dep_vld_vec_24[1];
    assign dep_chan_data_24_25 = out_chan_dep_data_24;
    assign token_24_25 = token_out_vec_24[1];
    assign dep_chan_vld_24_22 = out_chan_dep_vld_vec_24[2];
    assign dep_chan_data_24_22 = out_chan_dep_data_24;
    assign token_24_22 = token_out_vec_24[2];
    assign dep_chan_vld_24_26 = out_chan_dep_vld_vec_24[3];
    assign dep_chan_data_24_26 = out_chan_dep_data_24;
    assign token_24_26 = token_out_vec_24[3];
    assign dep_chan_vld_24_68 = out_chan_dep_vld_vec_24[4];
    assign dep_chan_data_24_68 = out_chan_dep_data_24;
    assign token_24_68 = token_out_vec_24[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 25, 5, 5) top_hls_deadlock_detect_unit_25 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_25),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_25),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_25),
        .token_in_vec(token_in_vec_25),
        .dl_detect_in(dl_detect_out),
        .origin(origin[25]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_25),
        .out_chan_dep_data(out_chan_dep_data_25),
        .token_out_vec(token_out_vec_25),
        .dl_detect_out(dl_in_vec[25]));

    assign proc_25_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_1_x026_blk_n);
    assign proc_25_data_PIPO_blk[0] = 1'b0;
    assign proc_25_start_FIFO_blk[0] = 1'b0;
    assign proc_25_TLF_FIFO_blk[0] = 1'b0;
    assign proc_25_input_sync_blk[0] = 1'b0;
    assign proc_25_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_25[0] = dl_detect_out ? proc_dep_vld_vec_25_reg[0] : (proc_25_data_FIFO_blk[0] | proc_25_data_PIPO_blk[0] | proc_25_start_FIFO_blk[0] | proc_25_TLF_FIFO_blk[0] | proc_25_input_sync_blk[0] | proc_25_output_sync_blk[0]);
    assign proc_25_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_2_x027_blk_n);
    assign proc_25_data_PIPO_blk[1] = 1'b0;
    assign proc_25_start_FIFO_blk[1] = 1'b0;
    assign proc_25_TLF_FIFO_blk[1] = 1'b0;
    assign proc_25_input_sync_blk[1] = 1'b0;
    assign proc_25_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_25[1] = dl_detect_out ? proc_dep_vld_vec_25_reg[1] : (proc_25_data_FIFO_blk[1] | proc_25_data_PIPO_blk[1] | proc_25_start_FIFO_blk[1] | proc_25_TLF_FIFO_blk[1] | proc_25_input_sync_blk[1] | proc_25_output_sync_blk[1]);
    assign proc_25_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_1_x0_U0.fifo_B_PE_3_1_x072_blk_n);
    assign proc_25_data_PIPO_blk[2] = 1'b0;
    assign proc_25_start_FIFO_blk[2] = 1'b0;
    assign proc_25_TLF_FIFO_blk[2] = 1'b0;
    assign proc_25_input_sync_blk[2] = 1'b0;
    assign proc_25_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_25[2] = dl_detect_out ? proc_dep_vld_vec_25_reg[2] : (proc_25_data_FIFO_blk[2] | proc_25_data_PIPO_blk[2] | proc_25_start_FIFO_blk[2] | proc_25_TLF_FIFO_blk[2] | proc_25_input_sync_blk[2] | proc_25_output_sync_blk[2]);
    assign proc_25_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_1_x0_U0.fifo_B_PE_4_1_x073_blk_n);
    assign proc_25_data_PIPO_blk[3] = 1'b0;
    assign proc_25_start_FIFO_blk[3] = 1'b0;
    assign proc_25_TLF_FIFO_blk[3] = 1'b0;
    assign proc_25_input_sync_blk[3] = 1'b0;
    assign proc_25_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_25[3] = dl_detect_out ? proc_dep_vld_vec_25_reg[3] : (proc_25_data_FIFO_blk[3] | proc_25_data_PIPO_blk[3] | proc_25_start_FIFO_blk[3] | proc_25_TLF_FIFO_blk[3] | proc_25_input_sync_blk[3] | proc_25_output_sync_blk[3]);
    assign proc_25_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_3_1_x0_U0.fifo_C_drain_PE_3_1_x099_blk_n);
    assign proc_25_data_PIPO_blk[4] = 1'b0;
    assign proc_25_start_FIFO_blk[4] = 1'b0;
    assign proc_25_TLF_FIFO_blk[4] = 1'b0;
    assign proc_25_input_sync_blk[4] = 1'b0;
    assign proc_25_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_25[4] = dl_detect_out ? proc_dep_vld_vec_25_reg[4] : (proc_25_data_FIFO_blk[4] | proc_25_data_PIPO_blk[4] | proc_25_start_FIFO_blk[4] | proc_25_TLF_FIFO_blk[4] | proc_25_input_sync_blk[4] | proc_25_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_25_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_25_reg <= proc_dep_vld_vec_25;
        end
    end
    assign in_chan_dep_vld_vec_25[0] = dep_chan_vld_23_25;
    assign in_chan_dep_data_vec_25[176 : 0] = dep_chan_data_23_25;
    assign token_in_vec_25[0] = token_23_25;
    assign in_chan_dep_vld_vec_25[1] = dep_chan_vld_24_25;
    assign in_chan_dep_data_vec_25[353 : 177] = dep_chan_data_24_25;
    assign token_in_vec_25[1] = token_24_25;
    assign in_chan_dep_vld_vec_25[2] = dep_chan_vld_27_25;
    assign in_chan_dep_data_vec_25[530 : 354] = dep_chan_data_27_25;
    assign token_in_vec_25[2] = token_27_25;
    assign in_chan_dep_vld_vec_25[3] = dep_chan_vld_47_25;
    assign in_chan_dep_data_vec_25[707 : 531] = dep_chan_data_47_25;
    assign token_in_vec_25[3] = token_47_25;
    assign in_chan_dep_vld_vec_25[4] = dep_chan_vld_81_25;
    assign in_chan_dep_data_vec_25[884 : 708] = dep_chan_data_81_25;
    assign token_in_vec_25[4] = token_81_25;
    assign dep_chan_vld_25_24 = out_chan_dep_vld_vec_25[0];
    assign dep_chan_data_25_24 = out_chan_dep_data_25;
    assign token_25_24 = token_out_vec_25[0];
    assign dep_chan_vld_25_47 = out_chan_dep_vld_vec_25[1];
    assign dep_chan_data_25_47 = out_chan_dep_data_25;
    assign token_25_47 = token_out_vec_25[1];
    assign dep_chan_vld_25_23 = out_chan_dep_vld_vec_25[2];
    assign dep_chan_data_25_23 = out_chan_dep_data_25;
    assign token_25_23 = token_out_vec_25[2];
    assign dep_chan_vld_25_27 = out_chan_dep_vld_vec_25[3];
    assign dep_chan_data_25_27 = out_chan_dep_data_25;
    assign token_25_27 = token_out_vec_25[3];
    assign dep_chan_vld_25_81 = out_chan_dep_vld_vec_25[4];
    assign dep_chan_data_25_81 = out_chan_dep_data_25;
    assign token_25_81 = token_out_vec_25[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 26, 5, 5) top_hls_deadlock_detect_unit_26 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_26),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_26),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_26),
        .token_in_vec(token_in_vec_26),
        .dl_detect_in(dl_detect_out),
        .origin(origin[26]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_26),
        .out_chan_dep_data(out_chan_dep_data_26),
        .token_out_vec(token_out_vec_26),
        .dl_detect_out(dl_in_vec[26]));

    assign proc_26_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_0_x028_blk_n);
    assign proc_26_data_PIPO_blk[0] = 1'b0;
    assign proc_26_start_FIFO_blk[0] = 1'b0;
    assign proc_26_TLF_FIFO_blk[0] = 1'b0;
    assign proc_26_input_sync_blk[0] = 1'b0;
    assign proc_26_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_26[0] = dl_detect_out ? proc_dep_vld_vec_26_reg[0] : (proc_26_data_FIFO_blk[0] | proc_26_data_PIPO_blk[0] | proc_26_start_FIFO_blk[0] | proc_26_TLF_FIFO_blk[0] | proc_26_input_sync_blk[0] | proc_26_output_sync_blk[0]);
    assign proc_26_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_1_x029_blk_n);
    assign proc_26_data_PIPO_blk[1] = 1'b0;
    assign proc_26_start_FIFO_blk[1] = 1'b0;
    assign proc_26_TLF_FIFO_blk[1] = 1'b0;
    assign proc_26_input_sync_blk[1] = 1'b0;
    assign proc_26_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_26[1] = dl_detect_out ? proc_dep_vld_vec_26_reg[1] : (proc_26_data_FIFO_blk[1] | proc_26_data_PIPO_blk[1] | proc_26_start_FIFO_blk[1] | proc_26_TLF_FIFO_blk[1] | proc_26_input_sync_blk[1] | proc_26_output_sync_blk[1]);
    assign proc_26_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_0_x0_U0.fifo_B_PE_4_0_x059_blk_n);
    assign proc_26_data_PIPO_blk[2] = 1'b0;
    assign proc_26_start_FIFO_blk[2] = 1'b0;
    assign proc_26_TLF_FIFO_blk[2] = 1'b0;
    assign proc_26_input_sync_blk[2] = 1'b0;
    assign proc_26_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_26[2] = dl_detect_out ? proc_dep_vld_vec_26_reg[2] : (proc_26_data_FIFO_blk[2] | proc_26_data_PIPO_blk[2] | proc_26_start_FIFO_blk[2] | proc_26_TLF_FIFO_blk[2] | proc_26_input_sync_blk[2] | proc_26_output_sync_blk[2]);
    assign proc_26_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_0_x0_U0.fifo_B_PE_5_0_x060_blk_n);
    assign proc_26_data_PIPO_blk[3] = 1'b0;
    assign proc_26_start_FIFO_blk[3] = 1'b0;
    assign proc_26_TLF_FIFO_blk[3] = 1'b0;
    assign proc_26_input_sync_blk[3] = 1'b0;
    assign proc_26_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_26[3] = dl_detect_out ? proc_dep_vld_vec_26_reg[3] : (proc_26_data_FIFO_blk[3] | proc_26_data_PIPO_blk[3] | proc_26_start_FIFO_blk[3] | proc_26_TLF_FIFO_blk[3] | proc_26_input_sync_blk[3] | proc_26_output_sync_blk[3]);
    assign proc_26_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_0_x0_U0.fifo_C_drain_PE_4_0_x087_blk_n);
    assign proc_26_data_PIPO_blk[4] = 1'b0;
    assign proc_26_start_FIFO_blk[4] = 1'b0;
    assign proc_26_TLF_FIFO_blk[4] = 1'b0;
    assign proc_26_input_sync_blk[4] = 1'b0;
    assign proc_26_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_26[4] = dl_detect_out ? proc_dep_vld_vec_26_reg[4] : (proc_26_data_FIFO_blk[4] | proc_26_data_PIPO_blk[4] | proc_26_start_FIFO_blk[4] | proc_26_TLF_FIFO_blk[4] | proc_26_input_sync_blk[4] | proc_26_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_26_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_26_reg <= proc_dep_vld_vec_26;
        end
    end
    assign in_chan_dep_vld_vec_26[0] = dep_chan_vld_6_26;
    assign in_chan_dep_data_vec_26[176 : 0] = dep_chan_data_6_26;
    assign token_in_vec_26[0] = token_6_26;
    assign in_chan_dep_vld_vec_26[1] = dep_chan_vld_24_26;
    assign in_chan_dep_data_vec_26[353 : 177] = dep_chan_data_24_26;
    assign token_in_vec_26[1] = token_24_26;
    assign in_chan_dep_vld_vec_26[2] = dep_chan_vld_27_26;
    assign in_chan_dep_data_vec_26[530 : 354] = dep_chan_data_27_26;
    assign token_in_vec_26[2] = token_27_26;
    assign in_chan_dep_vld_vec_26[3] = dep_chan_vld_28_26;
    assign in_chan_dep_data_vec_26[707 : 531] = dep_chan_data_28_26;
    assign token_in_vec_26[3] = token_28_26;
    assign in_chan_dep_vld_vec_26[4] = dep_chan_vld_67_26;
    assign in_chan_dep_data_vec_26[884 : 708] = dep_chan_data_67_26;
    assign token_in_vec_26[4] = token_67_26;
    assign dep_chan_vld_26_6 = out_chan_dep_vld_vec_26[0];
    assign dep_chan_data_26_6 = out_chan_dep_data_26;
    assign token_26_6 = token_out_vec_26[0];
    assign dep_chan_vld_26_27 = out_chan_dep_vld_vec_26[1];
    assign dep_chan_data_26_27 = out_chan_dep_data_26;
    assign token_26_27 = token_out_vec_26[1];
    assign dep_chan_vld_26_24 = out_chan_dep_vld_vec_26[2];
    assign dep_chan_data_26_24 = out_chan_dep_data_26;
    assign token_26_24 = token_out_vec_26[2];
    assign dep_chan_vld_26_28 = out_chan_dep_vld_vec_26[3];
    assign dep_chan_data_26_28 = out_chan_dep_data_26;
    assign token_26_28 = token_out_vec_26[3];
    assign dep_chan_vld_26_67 = out_chan_dep_vld_vec_26[4];
    assign dep_chan_data_26_67 = out_chan_dep_data_26;
    assign token_26_67 = token_out_vec_26[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 27, 5, 5) top_hls_deadlock_detect_unit_27 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_27),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_27),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_27),
        .token_in_vec(token_in_vec_27),
        .dl_detect_in(dl_detect_out),
        .origin(origin[27]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_27),
        .out_chan_dep_data(out_chan_dep_data_27),
        .token_out_vec(token_out_vec_27),
        .dl_detect_out(dl_in_vec[27]));

    assign proc_27_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_1_x029_blk_n);
    assign proc_27_data_PIPO_blk[0] = 1'b0;
    assign proc_27_start_FIFO_blk[0] = 1'b0;
    assign proc_27_TLF_FIFO_blk[0] = 1'b0;
    assign proc_27_input_sync_blk[0] = 1'b0;
    assign proc_27_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_27[0] = dl_detect_out ? proc_dep_vld_vec_27_reg[0] : (proc_27_data_FIFO_blk[0] | proc_27_data_PIPO_blk[0] | proc_27_start_FIFO_blk[0] | proc_27_TLF_FIFO_blk[0] | proc_27_input_sync_blk[0] | proc_27_output_sync_blk[0]);
    assign proc_27_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_2_x030_blk_n);
    assign proc_27_data_PIPO_blk[1] = 1'b0;
    assign proc_27_start_FIFO_blk[1] = 1'b0;
    assign proc_27_TLF_FIFO_blk[1] = 1'b0;
    assign proc_27_input_sync_blk[1] = 1'b0;
    assign proc_27_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_27[1] = dl_detect_out ? proc_dep_vld_vec_27_reg[1] : (proc_27_data_FIFO_blk[1] | proc_27_data_PIPO_blk[1] | proc_27_start_FIFO_blk[1] | proc_27_TLF_FIFO_blk[1] | proc_27_input_sync_blk[1] | proc_27_output_sync_blk[1]);
    assign proc_27_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_1_x0_U0.fifo_B_PE_4_1_x073_blk_n);
    assign proc_27_data_PIPO_blk[2] = 1'b0;
    assign proc_27_start_FIFO_blk[2] = 1'b0;
    assign proc_27_TLF_FIFO_blk[2] = 1'b0;
    assign proc_27_input_sync_blk[2] = 1'b0;
    assign proc_27_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_27[2] = dl_detect_out ? proc_dep_vld_vec_27_reg[2] : (proc_27_data_FIFO_blk[2] | proc_27_data_PIPO_blk[2] | proc_27_start_FIFO_blk[2] | proc_27_TLF_FIFO_blk[2] | proc_27_input_sync_blk[2] | proc_27_output_sync_blk[2]);
    assign proc_27_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_1_x0_U0.fifo_B_PE_5_1_x074_blk_n);
    assign proc_27_data_PIPO_blk[3] = 1'b0;
    assign proc_27_start_FIFO_blk[3] = 1'b0;
    assign proc_27_TLF_FIFO_blk[3] = 1'b0;
    assign proc_27_input_sync_blk[3] = 1'b0;
    assign proc_27_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_27[3] = dl_detect_out ? proc_dep_vld_vec_27_reg[3] : (proc_27_data_FIFO_blk[3] | proc_27_data_PIPO_blk[3] | proc_27_start_FIFO_blk[3] | proc_27_TLF_FIFO_blk[3] | proc_27_input_sync_blk[3] | proc_27_output_sync_blk[3]);
    assign proc_27_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_4_1_x0_U0.fifo_C_drain_PE_4_1_x0100_blk_n);
    assign proc_27_data_PIPO_blk[4] = 1'b0;
    assign proc_27_start_FIFO_blk[4] = 1'b0;
    assign proc_27_TLF_FIFO_blk[4] = 1'b0;
    assign proc_27_input_sync_blk[4] = 1'b0;
    assign proc_27_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_27[4] = dl_detect_out ? proc_dep_vld_vec_27_reg[4] : (proc_27_data_FIFO_blk[4] | proc_27_data_PIPO_blk[4] | proc_27_start_FIFO_blk[4] | proc_27_TLF_FIFO_blk[4] | proc_27_input_sync_blk[4] | proc_27_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_27_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_27_reg <= proc_dep_vld_vec_27;
        end
    end
    assign in_chan_dep_vld_vec_27[0] = dep_chan_vld_25_27;
    assign in_chan_dep_data_vec_27[176 : 0] = dep_chan_data_25_27;
    assign token_in_vec_27[0] = token_25_27;
    assign in_chan_dep_vld_vec_27[1] = dep_chan_vld_26_27;
    assign in_chan_dep_data_vec_27[353 : 177] = dep_chan_data_26_27;
    assign token_in_vec_27[1] = token_26_27;
    assign in_chan_dep_vld_vec_27[2] = dep_chan_vld_29_27;
    assign in_chan_dep_data_vec_27[530 : 354] = dep_chan_data_29_27;
    assign token_in_vec_27[2] = token_29_27;
    assign in_chan_dep_vld_vec_27[3] = dep_chan_vld_48_27;
    assign in_chan_dep_data_vec_27[707 : 531] = dep_chan_data_48_27;
    assign token_in_vec_27[3] = token_48_27;
    assign in_chan_dep_vld_vec_27[4] = dep_chan_vld_80_27;
    assign in_chan_dep_data_vec_27[884 : 708] = dep_chan_data_80_27;
    assign token_in_vec_27[4] = token_80_27;
    assign dep_chan_vld_27_26 = out_chan_dep_vld_vec_27[0];
    assign dep_chan_data_27_26 = out_chan_dep_data_27;
    assign token_27_26 = token_out_vec_27[0];
    assign dep_chan_vld_27_48 = out_chan_dep_vld_vec_27[1];
    assign dep_chan_data_27_48 = out_chan_dep_data_27;
    assign token_27_48 = token_out_vec_27[1];
    assign dep_chan_vld_27_25 = out_chan_dep_vld_vec_27[2];
    assign dep_chan_data_27_25 = out_chan_dep_data_27;
    assign token_27_25 = token_out_vec_27[2];
    assign dep_chan_vld_27_29 = out_chan_dep_vld_vec_27[3];
    assign dep_chan_data_27_29 = out_chan_dep_data_27;
    assign token_27_29 = token_out_vec_27[3];
    assign dep_chan_vld_27_80 = out_chan_dep_vld_vec_27[4];
    assign dep_chan_data_27_80 = out_chan_dep_data_27;
    assign token_27_80 = token_out_vec_27[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 28, 5, 5) top_hls_deadlock_detect_unit_28 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_28),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_28),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_28),
        .token_in_vec(token_in_vec_28),
        .dl_detect_in(dl_detect_out),
        .origin(origin[28]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_28),
        .out_chan_dep_data(out_chan_dep_data_28),
        .token_out_vec(token_out_vec_28),
        .dl_detect_out(dl_in_vec[28]));

    assign proc_28_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_0_x031_blk_n);
    assign proc_28_data_PIPO_blk[0] = 1'b0;
    assign proc_28_start_FIFO_blk[0] = 1'b0;
    assign proc_28_TLF_FIFO_blk[0] = 1'b0;
    assign proc_28_input_sync_blk[0] = 1'b0;
    assign proc_28_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_28[0] = dl_detect_out ? proc_dep_vld_vec_28_reg[0] : (proc_28_data_FIFO_blk[0] | proc_28_data_PIPO_blk[0] | proc_28_start_FIFO_blk[0] | proc_28_TLF_FIFO_blk[0] | proc_28_input_sync_blk[0] | proc_28_output_sync_blk[0]);
    assign proc_28_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_1_x032_blk_n);
    assign proc_28_data_PIPO_blk[1] = 1'b0;
    assign proc_28_start_FIFO_blk[1] = 1'b0;
    assign proc_28_TLF_FIFO_blk[1] = 1'b0;
    assign proc_28_input_sync_blk[1] = 1'b0;
    assign proc_28_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_28[1] = dl_detect_out ? proc_dep_vld_vec_28_reg[1] : (proc_28_data_FIFO_blk[1] | proc_28_data_PIPO_blk[1] | proc_28_start_FIFO_blk[1] | proc_28_TLF_FIFO_blk[1] | proc_28_input_sync_blk[1] | proc_28_output_sync_blk[1]);
    assign proc_28_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_0_x0_U0.fifo_B_PE_5_0_x060_blk_n);
    assign proc_28_data_PIPO_blk[2] = 1'b0;
    assign proc_28_start_FIFO_blk[2] = 1'b0;
    assign proc_28_TLF_FIFO_blk[2] = 1'b0;
    assign proc_28_input_sync_blk[2] = 1'b0;
    assign proc_28_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_28[2] = dl_detect_out ? proc_dep_vld_vec_28_reg[2] : (proc_28_data_FIFO_blk[2] | proc_28_data_PIPO_blk[2] | proc_28_start_FIFO_blk[2] | proc_28_TLF_FIFO_blk[2] | proc_28_input_sync_blk[2] | proc_28_output_sync_blk[2]);
    assign proc_28_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_0_x0_U0.fifo_B_PE_6_0_x061_blk_n);
    assign proc_28_data_PIPO_blk[3] = 1'b0;
    assign proc_28_start_FIFO_blk[3] = 1'b0;
    assign proc_28_TLF_FIFO_blk[3] = 1'b0;
    assign proc_28_input_sync_blk[3] = 1'b0;
    assign proc_28_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_28[3] = dl_detect_out ? proc_dep_vld_vec_28_reg[3] : (proc_28_data_FIFO_blk[3] | proc_28_data_PIPO_blk[3] | proc_28_start_FIFO_blk[3] | proc_28_TLF_FIFO_blk[3] | proc_28_input_sync_blk[3] | proc_28_output_sync_blk[3]);
    assign proc_28_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_0_x0_U0.fifo_C_drain_PE_5_0_x088_blk_n);
    assign proc_28_data_PIPO_blk[4] = 1'b0;
    assign proc_28_start_FIFO_blk[4] = 1'b0;
    assign proc_28_TLF_FIFO_blk[4] = 1'b0;
    assign proc_28_input_sync_blk[4] = 1'b0;
    assign proc_28_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_28[4] = dl_detect_out ? proc_dep_vld_vec_28_reg[4] : (proc_28_data_FIFO_blk[4] | proc_28_data_PIPO_blk[4] | proc_28_start_FIFO_blk[4] | proc_28_TLF_FIFO_blk[4] | proc_28_input_sync_blk[4] | proc_28_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_28_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_28_reg <= proc_dep_vld_vec_28;
        end
    end
    assign in_chan_dep_vld_vec_28[0] = dep_chan_vld_7_28;
    assign in_chan_dep_data_vec_28[176 : 0] = dep_chan_data_7_28;
    assign token_in_vec_28[0] = token_7_28;
    assign in_chan_dep_vld_vec_28[1] = dep_chan_vld_26_28;
    assign in_chan_dep_data_vec_28[353 : 177] = dep_chan_data_26_28;
    assign token_in_vec_28[1] = token_26_28;
    assign in_chan_dep_vld_vec_28[2] = dep_chan_vld_29_28;
    assign in_chan_dep_data_vec_28[530 : 354] = dep_chan_data_29_28;
    assign token_in_vec_28[2] = token_29_28;
    assign in_chan_dep_vld_vec_28[3] = dep_chan_vld_30_28;
    assign in_chan_dep_data_vec_28[707 : 531] = dep_chan_data_30_28;
    assign token_in_vec_28[3] = token_30_28;
    assign in_chan_dep_vld_vec_28[4] = dep_chan_vld_66_28;
    assign in_chan_dep_data_vec_28[884 : 708] = dep_chan_data_66_28;
    assign token_in_vec_28[4] = token_66_28;
    assign dep_chan_vld_28_7 = out_chan_dep_vld_vec_28[0];
    assign dep_chan_data_28_7 = out_chan_dep_data_28;
    assign token_28_7 = token_out_vec_28[0];
    assign dep_chan_vld_28_29 = out_chan_dep_vld_vec_28[1];
    assign dep_chan_data_28_29 = out_chan_dep_data_28;
    assign token_28_29 = token_out_vec_28[1];
    assign dep_chan_vld_28_26 = out_chan_dep_vld_vec_28[2];
    assign dep_chan_data_28_26 = out_chan_dep_data_28;
    assign token_28_26 = token_out_vec_28[2];
    assign dep_chan_vld_28_30 = out_chan_dep_vld_vec_28[3];
    assign dep_chan_data_28_30 = out_chan_dep_data_28;
    assign token_28_30 = token_out_vec_28[3];
    assign dep_chan_vld_28_66 = out_chan_dep_vld_vec_28[4];
    assign dep_chan_data_28_66 = out_chan_dep_data_28;
    assign token_28_66 = token_out_vec_28[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 29, 5, 5) top_hls_deadlock_detect_unit_29 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_29),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_29),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_29),
        .token_in_vec(token_in_vec_29),
        .dl_detect_in(dl_detect_out),
        .origin(origin[29]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_29),
        .out_chan_dep_data(out_chan_dep_data_29),
        .token_out_vec(token_out_vec_29),
        .dl_detect_out(dl_in_vec[29]));

    assign proc_29_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_1_x032_blk_n);
    assign proc_29_data_PIPO_blk[0] = 1'b0;
    assign proc_29_start_FIFO_blk[0] = 1'b0;
    assign proc_29_TLF_FIFO_blk[0] = 1'b0;
    assign proc_29_input_sync_blk[0] = 1'b0;
    assign proc_29_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_29[0] = dl_detect_out ? proc_dep_vld_vec_29_reg[0] : (proc_29_data_FIFO_blk[0] | proc_29_data_PIPO_blk[0] | proc_29_start_FIFO_blk[0] | proc_29_TLF_FIFO_blk[0] | proc_29_input_sync_blk[0] | proc_29_output_sync_blk[0]);
    assign proc_29_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_2_x033_blk_n);
    assign proc_29_data_PIPO_blk[1] = 1'b0;
    assign proc_29_start_FIFO_blk[1] = 1'b0;
    assign proc_29_TLF_FIFO_blk[1] = 1'b0;
    assign proc_29_input_sync_blk[1] = 1'b0;
    assign proc_29_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_29[1] = dl_detect_out ? proc_dep_vld_vec_29_reg[1] : (proc_29_data_FIFO_blk[1] | proc_29_data_PIPO_blk[1] | proc_29_start_FIFO_blk[1] | proc_29_TLF_FIFO_blk[1] | proc_29_input_sync_blk[1] | proc_29_output_sync_blk[1]);
    assign proc_29_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_1_x0_U0.fifo_B_PE_5_1_x074_blk_n);
    assign proc_29_data_PIPO_blk[2] = 1'b0;
    assign proc_29_start_FIFO_blk[2] = 1'b0;
    assign proc_29_TLF_FIFO_blk[2] = 1'b0;
    assign proc_29_input_sync_blk[2] = 1'b0;
    assign proc_29_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_29[2] = dl_detect_out ? proc_dep_vld_vec_29_reg[2] : (proc_29_data_FIFO_blk[2] | proc_29_data_PIPO_blk[2] | proc_29_start_FIFO_blk[2] | proc_29_TLF_FIFO_blk[2] | proc_29_input_sync_blk[2] | proc_29_output_sync_blk[2]);
    assign proc_29_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_1_x0_U0.fifo_B_PE_6_1_x075_blk_n);
    assign proc_29_data_PIPO_blk[3] = 1'b0;
    assign proc_29_start_FIFO_blk[3] = 1'b0;
    assign proc_29_TLF_FIFO_blk[3] = 1'b0;
    assign proc_29_input_sync_blk[3] = 1'b0;
    assign proc_29_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_29[3] = dl_detect_out ? proc_dep_vld_vec_29_reg[3] : (proc_29_data_FIFO_blk[3] | proc_29_data_PIPO_blk[3] | proc_29_start_FIFO_blk[3] | proc_29_TLF_FIFO_blk[3] | proc_29_input_sync_blk[3] | proc_29_output_sync_blk[3]);
    assign proc_29_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_5_1_x0_U0.fifo_C_drain_PE_5_1_x0101_blk_n);
    assign proc_29_data_PIPO_blk[4] = 1'b0;
    assign proc_29_start_FIFO_blk[4] = 1'b0;
    assign proc_29_TLF_FIFO_blk[4] = 1'b0;
    assign proc_29_input_sync_blk[4] = 1'b0;
    assign proc_29_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_29[4] = dl_detect_out ? proc_dep_vld_vec_29_reg[4] : (proc_29_data_FIFO_blk[4] | proc_29_data_PIPO_blk[4] | proc_29_start_FIFO_blk[4] | proc_29_TLF_FIFO_blk[4] | proc_29_input_sync_blk[4] | proc_29_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_29_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_29_reg <= proc_dep_vld_vec_29;
        end
    end
    assign in_chan_dep_vld_vec_29[0] = dep_chan_vld_27_29;
    assign in_chan_dep_data_vec_29[176 : 0] = dep_chan_data_27_29;
    assign token_in_vec_29[0] = token_27_29;
    assign in_chan_dep_vld_vec_29[1] = dep_chan_vld_28_29;
    assign in_chan_dep_data_vec_29[353 : 177] = dep_chan_data_28_29;
    assign token_in_vec_29[1] = token_28_29;
    assign in_chan_dep_vld_vec_29[2] = dep_chan_vld_31_29;
    assign in_chan_dep_data_vec_29[530 : 354] = dep_chan_data_31_29;
    assign token_in_vec_29[2] = token_31_29;
    assign in_chan_dep_vld_vec_29[3] = dep_chan_vld_49_29;
    assign in_chan_dep_data_vec_29[707 : 531] = dep_chan_data_49_29;
    assign token_in_vec_29[3] = token_49_29;
    assign in_chan_dep_vld_vec_29[4] = dep_chan_vld_79_29;
    assign in_chan_dep_data_vec_29[884 : 708] = dep_chan_data_79_29;
    assign token_in_vec_29[4] = token_79_29;
    assign dep_chan_vld_29_28 = out_chan_dep_vld_vec_29[0];
    assign dep_chan_data_29_28 = out_chan_dep_data_29;
    assign token_29_28 = token_out_vec_29[0];
    assign dep_chan_vld_29_49 = out_chan_dep_vld_vec_29[1];
    assign dep_chan_data_29_49 = out_chan_dep_data_29;
    assign token_29_49 = token_out_vec_29[1];
    assign dep_chan_vld_29_27 = out_chan_dep_vld_vec_29[2];
    assign dep_chan_data_29_27 = out_chan_dep_data_29;
    assign token_29_27 = token_out_vec_29[2];
    assign dep_chan_vld_29_31 = out_chan_dep_vld_vec_29[3];
    assign dep_chan_data_29_31 = out_chan_dep_data_29;
    assign token_29_31 = token_out_vec_29[3];
    assign dep_chan_vld_29_79 = out_chan_dep_vld_vec_29[4];
    assign dep_chan_data_29_79 = out_chan_dep_data_29;
    assign token_29_79 = token_out_vec_29[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 30, 5, 5) top_hls_deadlock_detect_unit_30 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_30),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_30),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_30),
        .token_in_vec(token_in_vec_30),
        .dl_detect_in(dl_detect_out),
        .origin(origin[30]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_30),
        .out_chan_dep_data(out_chan_dep_data_30),
        .token_out_vec(token_out_vec_30),
        .dl_detect_out(dl_in_vec[30]));

    assign proc_30_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_0_x034_blk_n);
    assign proc_30_data_PIPO_blk[0] = 1'b0;
    assign proc_30_start_FIFO_blk[0] = 1'b0;
    assign proc_30_TLF_FIFO_blk[0] = 1'b0;
    assign proc_30_input_sync_blk[0] = 1'b0;
    assign proc_30_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_30[0] = dl_detect_out ? proc_dep_vld_vec_30_reg[0] : (proc_30_data_FIFO_blk[0] | proc_30_data_PIPO_blk[0] | proc_30_start_FIFO_blk[0] | proc_30_TLF_FIFO_blk[0] | proc_30_input_sync_blk[0] | proc_30_output_sync_blk[0]);
    assign proc_30_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_1_x035_blk_n);
    assign proc_30_data_PIPO_blk[1] = 1'b0;
    assign proc_30_start_FIFO_blk[1] = 1'b0;
    assign proc_30_TLF_FIFO_blk[1] = 1'b0;
    assign proc_30_input_sync_blk[1] = 1'b0;
    assign proc_30_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_30[1] = dl_detect_out ? proc_dep_vld_vec_30_reg[1] : (proc_30_data_FIFO_blk[1] | proc_30_data_PIPO_blk[1] | proc_30_start_FIFO_blk[1] | proc_30_TLF_FIFO_blk[1] | proc_30_input_sync_blk[1] | proc_30_output_sync_blk[1]);
    assign proc_30_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_0_x0_U0.fifo_B_PE_6_0_x061_blk_n);
    assign proc_30_data_PIPO_blk[2] = 1'b0;
    assign proc_30_start_FIFO_blk[2] = 1'b0;
    assign proc_30_TLF_FIFO_blk[2] = 1'b0;
    assign proc_30_input_sync_blk[2] = 1'b0;
    assign proc_30_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_30[2] = dl_detect_out ? proc_dep_vld_vec_30_reg[2] : (proc_30_data_FIFO_blk[2] | proc_30_data_PIPO_blk[2] | proc_30_start_FIFO_blk[2] | proc_30_TLF_FIFO_blk[2] | proc_30_input_sync_blk[2] | proc_30_output_sync_blk[2]);
    assign proc_30_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_0_x0_U0.fifo_B_PE_7_0_x062_blk_n);
    assign proc_30_data_PIPO_blk[3] = 1'b0;
    assign proc_30_start_FIFO_blk[3] = 1'b0;
    assign proc_30_TLF_FIFO_blk[3] = 1'b0;
    assign proc_30_input_sync_blk[3] = 1'b0;
    assign proc_30_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_30[3] = dl_detect_out ? proc_dep_vld_vec_30_reg[3] : (proc_30_data_FIFO_blk[3] | proc_30_data_PIPO_blk[3] | proc_30_start_FIFO_blk[3] | proc_30_TLF_FIFO_blk[3] | proc_30_input_sync_blk[3] | proc_30_output_sync_blk[3]);
    assign proc_30_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_0_x0_U0.fifo_C_drain_PE_6_0_x089_blk_n);
    assign proc_30_data_PIPO_blk[4] = 1'b0;
    assign proc_30_start_FIFO_blk[4] = 1'b0;
    assign proc_30_TLF_FIFO_blk[4] = 1'b0;
    assign proc_30_input_sync_blk[4] = 1'b0;
    assign proc_30_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_30[4] = dl_detect_out ? proc_dep_vld_vec_30_reg[4] : (proc_30_data_FIFO_blk[4] | proc_30_data_PIPO_blk[4] | proc_30_start_FIFO_blk[4] | proc_30_TLF_FIFO_blk[4] | proc_30_input_sync_blk[4] | proc_30_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_30_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_30_reg <= proc_dep_vld_vec_30;
        end
    end
    assign in_chan_dep_vld_vec_30[0] = dep_chan_vld_8_30;
    assign in_chan_dep_data_vec_30[176 : 0] = dep_chan_data_8_30;
    assign token_in_vec_30[0] = token_8_30;
    assign in_chan_dep_vld_vec_30[1] = dep_chan_vld_28_30;
    assign in_chan_dep_data_vec_30[353 : 177] = dep_chan_data_28_30;
    assign token_in_vec_30[1] = token_28_30;
    assign in_chan_dep_vld_vec_30[2] = dep_chan_vld_31_30;
    assign in_chan_dep_data_vec_30[530 : 354] = dep_chan_data_31_30;
    assign token_in_vec_30[2] = token_31_30;
    assign in_chan_dep_vld_vec_30[3] = dep_chan_vld_32_30;
    assign in_chan_dep_data_vec_30[707 : 531] = dep_chan_data_32_30;
    assign token_in_vec_30[3] = token_32_30;
    assign in_chan_dep_vld_vec_30[4] = dep_chan_vld_65_30;
    assign in_chan_dep_data_vec_30[884 : 708] = dep_chan_data_65_30;
    assign token_in_vec_30[4] = token_65_30;
    assign dep_chan_vld_30_8 = out_chan_dep_vld_vec_30[0];
    assign dep_chan_data_30_8 = out_chan_dep_data_30;
    assign token_30_8 = token_out_vec_30[0];
    assign dep_chan_vld_30_31 = out_chan_dep_vld_vec_30[1];
    assign dep_chan_data_30_31 = out_chan_dep_data_30;
    assign token_30_31 = token_out_vec_30[1];
    assign dep_chan_vld_30_28 = out_chan_dep_vld_vec_30[2];
    assign dep_chan_data_30_28 = out_chan_dep_data_30;
    assign token_30_28 = token_out_vec_30[2];
    assign dep_chan_vld_30_32 = out_chan_dep_vld_vec_30[3];
    assign dep_chan_data_30_32 = out_chan_dep_data_30;
    assign token_30_32 = token_out_vec_30[3];
    assign dep_chan_vld_30_65 = out_chan_dep_vld_vec_30[4];
    assign dep_chan_data_30_65 = out_chan_dep_data_30;
    assign token_30_65 = token_out_vec_30[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 31, 5, 5) top_hls_deadlock_detect_unit_31 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_31),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_31),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_31),
        .token_in_vec(token_in_vec_31),
        .dl_detect_in(dl_detect_out),
        .origin(origin[31]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_31),
        .out_chan_dep_data(out_chan_dep_data_31),
        .token_out_vec(token_out_vec_31),
        .dl_detect_out(dl_in_vec[31]));

    assign proc_31_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_1_x035_blk_n);
    assign proc_31_data_PIPO_blk[0] = 1'b0;
    assign proc_31_start_FIFO_blk[0] = 1'b0;
    assign proc_31_TLF_FIFO_blk[0] = 1'b0;
    assign proc_31_input_sync_blk[0] = 1'b0;
    assign proc_31_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_31[0] = dl_detect_out ? proc_dep_vld_vec_31_reg[0] : (proc_31_data_FIFO_blk[0] | proc_31_data_PIPO_blk[0] | proc_31_start_FIFO_blk[0] | proc_31_TLF_FIFO_blk[0] | proc_31_input_sync_blk[0] | proc_31_output_sync_blk[0]);
    assign proc_31_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_2_x036_blk_n);
    assign proc_31_data_PIPO_blk[1] = 1'b0;
    assign proc_31_start_FIFO_blk[1] = 1'b0;
    assign proc_31_TLF_FIFO_blk[1] = 1'b0;
    assign proc_31_input_sync_blk[1] = 1'b0;
    assign proc_31_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_31[1] = dl_detect_out ? proc_dep_vld_vec_31_reg[1] : (proc_31_data_FIFO_blk[1] | proc_31_data_PIPO_blk[1] | proc_31_start_FIFO_blk[1] | proc_31_TLF_FIFO_blk[1] | proc_31_input_sync_blk[1] | proc_31_output_sync_blk[1]);
    assign proc_31_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_1_x0_U0.fifo_B_PE_6_1_x075_blk_n);
    assign proc_31_data_PIPO_blk[2] = 1'b0;
    assign proc_31_start_FIFO_blk[2] = 1'b0;
    assign proc_31_TLF_FIFO_blk[2] = 1'b0;
    assign proc_31_input_sync_blk[2] = 1'b0;
    assign proc_31_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_31[2] = dl_detect_out ? proc_dep_vld_vec_31_reg[2] : (proc_31_data_FIFO_blk[2] | proc_31_data_PIPO_blk[2] | proc_31_start_FIFO_blk[2] | proc_31_TLF_FIFO_blk[2] | proc_31_input_sync_blk[2] | proc_31_output_sync_blk[2]);
    assign proc_31_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_1_x0_U0.fifo_B_PE_7_1_x076_blk_n);
    assign proc_31_data_PIPO_blk[3] = 1'b0;
    assign proc_31_start_FIFO_blk[3] = 1'b0;
    assign proc_31_TLF_FIFO_blk[3] = 1'b0;
    assign proc_31_input_sync_blk[3] = 1'b0;
    assign proc_31_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_31[3] = dl_detect_out ? proc_dep_vld_vec_31_reg[3] : (proc_31_data_FIFO_blk[3] | proc_31_data_PIPO_blk[3] | proc_31_start_FIFO_blk[3] | proc_31_TLF_FIFO_blk[3] | proc_31_input_sync_blk[3] | proc_31_output_sync_blk[3]);
    assign proc_31_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_6_1_x0_U0.fifo_C_drain_PE_6_1_x0102_blk_n);
    assign proc_31_data_PIPO_blk[4] = 1'b0;
    assign proc_31_start_FIFO_blk[4] = 1'b0;
    assign proc_31_TLF_FIFO_blk[4] = 1'b0;
    assign proc_31_input_sync_blk[4] = 1'b0;
    assign proc_31_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_31[4] = dl_detect_out ? proc_dep_vld_vec_31_reg[4] : (proc_31_data_FIFO_blk[4] | proc_31_data_PIPO_blk[4] | proc_31_start_FIFO_blk[4] | proc_31_TLF_FIFO_blk[4] | proc_31_input_sync_blk[4] | proc_31_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_31_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_31_reg <= proc_dep_vld_vec_31;
        end
    end
    assign in_chan_dep_vld_vec_31[0] = dep_chan_vld_29_31;
    assign in_chan_dep_data_vec_31[176 : 0] = dep_chan_data_29_31;
    assign token_in_vec_31[0] = token_29_31;
    assign in_chan_dep_vld_vec_31[1] = dep_chan_vld_30_31;
    assign in_chan_dep_data_vec_31[353 : 177] = dep_chan_data_30_31;
    assign token_in_vec_31[1] = token_30_31;
    assign in_chan_dep_vld_vec_31[2] = dep_chan_vld_33_31;
    assign in_chan_dep_data_vec_31[530 : 354] = dep_chan_data_33_31;
    assign token_in_vec_31[2] = token_33_31;
    assign in_chan_dep_vld_vec_31[3] = dep_chan_vld_50_31;
    assign in_chan_dep_data_vec_31[707 : 531] = dep_chan_data_50_31;
    assign token_in_vec_31[3] = token_50_31;
    assign in_chan_dep_vld_vec_31[4] = dep_chan_vld_78_31;
    assign in_chan_dep_data_vec_31[884 : 708] = dep_chan_data_78_31;
    assign token_in_vec_31[4] = token_78_31;
    assign dep_chan_vld_31_30 = out_chan_dep_vld_vec_31[0];
    assign dep_chan_data_31_30 = out_chan_dep_data_31;
    assign token_31_30 = token_out_vec_31[0];
    assign dep_chan_vld_31_50 = out_chan_dep_vld_vec_31[1];
    assign dep_chan_data_31_50 = out_chan_dep_data_31;
    assign token_31_50 = token_out_vec_31[1];
    assign dep_chan_vld_31_29 = out_chan_dep_vld_vec_31[2];
    assign dep_chan_data_31_29 = out_chan_dep_data_31;
    assign token_31_29 = token_out_vec_31[2];
    assign dep_chan_vld_31_33 = out_chan_dep_vld_vec_31[3];
    assign dep_chan_data_31_33 = out_chan_dep_data_31;
    assign token_31_33 = token_out_vec_31[3];
    assign dep_chan_vld_31_78 = out_chan_dep_vld_vec_31[4];
    assign dep_chan_data_31_78 = out_chan_dep_data_31;
    assign token_31_78 = token_out_vec_31[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 32, 5, 5) top_hls_deadlock_detect_unit_32 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_32),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_32),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_32),
        .token_in_vec(token_in_vec_32),
        .dl_detect_in(dl_detect_out),
        .origin(origin[32]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_32),
        .out_chan_dep_data(out_chan_dep_data_32),
        .token_out_vec(token_out_vec_32),
        .dl_detect_out(dl_in_vec[32]));

    assign proc_32_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_0_x037_blk_n);
    assign proc_32_data_PIPO_blk[0] = 1'b0;
    assign proc_32_start_FIFO_blk[0] = 1'b0;
    assign proc_32_TLF_FIFO_blk[0] = 1'b0;
    assign proc_32_input_sync_blk[0] = 1'b0;
    assign proc_32_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_32[0] = dl_detect_out ? proc_dep_vld_vec_32_reg[0] : (proc_32_data_FIFO_blk[0] | proc_32_data_PIPO_blk[0] | proc_32_start_FIFO_blk[0] | proc_32_TLF_FIFO_blk[0] | proc_32_input_sync_blk[0] | proc_32_output_sync_blk[0]);
    assign proc_32_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_1_x038_blk_n);
    assign proc_32_data_PIPO_blk[1] = 1'b0;
    assign proc_32_start_FIFO_blk[1] = 1'b0;
    assign proc_32_TLF_FIFO_blk[1] = 1'b0;
    assign proc_32_input_sync_blk[1] = 1'b0;
    assign proc_32_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_32[1] = dl_detect_out ? proc_dep_vld_vec_32_reg[1] : (proc_32_data_FIFO_blk[1] | proc_32_data_PIPO_blk[1] | proc_32_start_FIFO_blk[1] | proc_32_TLF_FIFO_blk[1] | proc_32_input_sync_blk[1] | proc_32_output_sync_blk[1]);
    assign proc_32_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_0_x0_U0.fifo_B_PE_7_0_x062_blk_n);
    assign proc_32_data_PIPO_blk[2] = 1'b0;
    assign proc_32_start_FIFO_blk[2] = 1'b0;
    assign proc_32_TLF_FIFO_blk[2] = 1'b0;
    assign proc_32_input_sync_blk[2] = 1'b0;
    assign proc_32_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_32[2] = dl_detect_out ? proc_dep_vld_vec_32_reg[2] : (proc_32_data_FIFO_blk[2] | proc_32_data_PIPO_blk[2] | proc_32_start_FIFO_blk[2] | proc_32_TLF_FIFO_blk[2] | proc_32_input_sync_blk[2] | proc_32_output_sync_blk[2]);
    assign proc_32_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_0_x0_U0.fifo_B_PE_8_0_x063_blk_n);
    assign proc_32_data_PIPO_blk[3] = 1'b0;
    assign proc_32_start_FIFO_blk[3] = 1'b0;
    assign proc_32_TLF_FIFO_blk[3] = 1'b0;
    assign proc_32_input_sync_blk[3] = 1'b0;
    assign proc_32_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_32[3] = dl_detect_out ? proc_dep_vld_vec_32_reg[3] : (proc_32_data_FIFO_blk[3] | proc_32_data_PIPO_blk[3] | proc_32_start_FIFO_blk[3] | proc_32_TLF_FIFO_blk[3] | proc_32_input_sync_blk[3] | proc_32_output_sync_blk[3]);
    assign proc_32_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_0_x0_U0.fifo_C_drain_PE_7_0_x090_blk_n);
    assign proc_32_data_PIPO_blk[4] = 1'b0;
    assign proc_32_start_FIFO_blk[4] = 1'b0;
    assign proc_32_TLF_FIFO_blk[4] = 1'b0;
    assign proc_32_input_sync_blk[4] = 1'b0;
    assign proc_32_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_32[4] = dl_detect_out ? proc_dep_vld_vec_32_reg[4] : (proc_32_data_FIFO_blk[4] | proc_32_data_PIPO_blk[4] | proc_32_start_FIFO_blk[4] | proc_32_TLF_FIFO_blk[4] | proc_32_input_sync_blk[4] | proc_32_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_32_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_32_reg <= proc_dep_vld_vec_32;
        end
    end
    assign in_chan_dep_vld_vec_32[0] = dep_chan_vld_9_32;
    assign in_chan_dep_data_vec_32[176 : 0] = dep_chan_data_9_32;
    assign token_in_vec_32[0] = token_9_32;
    assign in_chan_dep_vld_vec_32[1] = dep_chan_vld_30_32;
    assign in_chan_dep_data_vec_32[353 : 177] = dep_chan_data_30_32;
    assign token_in_vec_32[1] = token_30_32;
    assign in_chan_dep_vld_vec_32[2] = dep_chan_vld_33_32;
    assign in_chan_dep_data_vec_32[530 : 354] = dep_chan_data_33_32;
    assign token_in_vec_32[2] = token_33_32;
    assign in_chan_dep_vld_vec_32[3] = dep_chan_vld_34_32;
    assign in_chan_dep_data_vec_32[707 : 531] = dep_chan_data_34_32;
    assign token_in_vec_32[3] = token_34_32;
    assign in_chan_dep_vld_vec_32[4] = dep_chan_vld_64_32;
    assign in_chan_dep_data_vec_32[884 : 708] = dep_chan_data_64_32;
    assign token_in_vec_32[4] = token_64_32;
    assign dep_chan_vld_32_9 = out_chan_dep_vld_vec_32[0];
    assign dep_chan_data_32_9 = out_chan_dep_data_32;
    assign token_32_9 = token_out_vec_32[0];
    assign dep_chan_vld_32_33 = out_chan_dep_vld_vec_32[1];
    assign dep_chan_data_32_33 = out_chan_dep_data_32;
    assign token_32_33 = token_out_vec_32[1];
    assign dep_chan_vld_32_30 = out_chan_dep_vld_vec_32[2];
    assign dep_chan_data_32_30 = out_chan_dep_data_32;
    assign token_32_30 = token_out_vec_32[2];
    assign dep_chan_vld_32_34 = out_chan_dep_vld_vec_32[3];
    assign dep_chan_data_32_34 = out_chan_dep_data_32;
    assign token_32_34 = token_out_vec_32[3];
    assign dep_chan_vld_32_64 = out_chan_dep_vld_vec_32[4];
    assign dep_chan_data_32_64 = out_chan_dep_data_32;
    assign token_32_64 = token_out_vec_32[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 33, 5, 5) top_hls_deadlock_detect_unit_33 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_33),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_33),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_33),
        .token_in_vec(token_in_vec_33),
        .dl_detect_in(dl_detect_out),
        .origin(origin[33]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_33),
        .out_chan_dep_data(out_chan_dep_data_33),
        .token_out_vec(token_out_vec_33),
        .dl_detect_out(dl_in_vec[33]));

    assign proc_33_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_1_x038_blk_n);
    assign proc_33_data_PIPO_blk[0] = 1'b0;
    assign proc_33_start_FIFO_blk[0] = 1'b0;
    assign proc_33_TLF_FIFO_blk[0] = 1'b0;
    assign proc_33_input_sync_blk[0] = 1'b0;
    assign proc_33_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_33[0] = dl_detect_out ? proc_dep_vld_vec_33_reg[0] : (proc_33_data_FIFO_blk[0] | proc_33_data_PIPO_blk[0] | proc_33_start_FIFO_blk[0] | proc_33_TLF_FIFO_blk[0] | proc_33_input_sync_blk[0] | proc_33_output_sync_blk[0]);
    assign proc_33_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_2_x039_blk_n);
    assign proc_33_data_PIPO_blk[1] = 1'b0;
    assign proc_33_start_FIFO_blk[1] = 1'b0;
    assign proc_33_TLF_FIFO_blk[1] = 1'b0;
    assign proc_33_input_sync_blk[1] = 1'b0;
    assign proc_33_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_33[1] = dl_detect_out ? proc_dep_vld_vec_33_reg[1] : (proc_33_data_FIFO_blk[1] | proc_33_data_PIPO_blk[1] | proc_33_start_FIFO_blk[1] | proc_33_TLF_FIFO_blk[1] | proc_33_input_sync_blk[1] | proc_33_output_sync_blk[1]);
    assign proc_33_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_1_x0_U0.fifo_B_PE_7_1_x076_blk_n);
    assign proc_33_data_PIPO_blk[2] = 1'b0;
    assign proc_33_start_FIFO_blk[2] = 1'b0;
    assign proc_33_TLF_FIFO_blk[2] = 1'b0;
    assign proc_33_input_sync_blk[2] = 1'b0;
    assign proc_33_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_33[2] = dl_detect_out ? proc_dep_vld_vec_33_reg[2] : (proc_33_data_FIFO_blk[2] | proc_33_data_PIPO_blk[2] | proc_33_start_FIFO_blk[2] | proc_33_TLF_FIFO_blk[2] | proc_33_input_sync_blk[2] | proc_33_output_sync_blk[2]);
    assign proc_33_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_1_x0_U0.fifo_B_PE_8_1_x077_blk_n);
    assign proc_33_data_PIPO_blk[3] = 1'b0;
    assign proc_33_start_FIFO_blk[3] = 1'b0;
    assign proc_33_TLF_FIFO_blk[3] = 1'b0;
    assign proc_33_input_sync_blk[3] = 1'b0;
    assign proc_33_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_33[3] = dl_detect_out ? proc_dep_vld_vec_33_reg[3] : (proc_33_data_FIFO_blk[3] | proc_33_data_PIPO_blk[3] | proc_33_start_FIFO_blk[3] | proc_33_TLF_FIFO_blk[3] | proc_33_input_sync_blk[3] | proc_33_output_sync_blk[3]);
    assign proc_33_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_7_1_x0_U0.fifo_C_drain_PE_7_1_x0103_blk_n);
    assign proc_33_data_PIPO_blk[4] = 1'b0;
    assign proc_33_start_FIFO_blk[4] = 1'b0;
    assign proc_33_TLF_FIFO_blk[4] = 1'b0;
    assign proc_33_input_sync_blk[4] = 1'b0;
    assign proc_33_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_33[4] = dl_detect_out ? proc_dep_vld_vec_33_reg[4] : (proc_33_data_FIFO_blk[4] | proc_33_data_PIPO_blk[4] | proc_33_start_FIFO_blk[4] | proc_33_TLF_FIFO_blk[4] | proc_33_input_sync_blk[4] | proc_33_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_33_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_33_reg <= proc_dep_vld_vec_33;
        end
    end
    assign in_chan_dep_vld_vec_33[0] = dep_chan_vld_31_33;
    assign in_chan_dep_data_vec_33[176 : 0] = dep_chan_data_31_33;
    assign token_in_vec_33[0] = token_31_33;
    assign in_chan_dep_vld_vec_33[1] = dep_chan_vld_32_33;
    assign in_chan_dep_data_vec_33[353 : 177] = dep_chan_data_32_33;
    assign token_in_vec_33[1] = token_32_33;
    assign in_chan_dep_vld_vec_33[2] = dep_chan_vld_35_33;
    assign in_chan_dep_data_vec_33[530 : 354] = dep_chan_data_35_33;
    assign token_in_vec_33[2] = token_35_33;
    assign in_chan_dep_vld_vec_33[3] = dep_chan_vld_51_33;
    assign in_chan_dep_data_vec_33[707 : 531] = dep_chan_data_51_33;
    assign token_in_vec_33[3] = token_51_33;
    assign in_chan_dep_vld_vec_33[4] = dep_chan_vld_77_33;
    assign in_chan_dep_data_vec_33[884 : 708] = dep_chan_data_77_33;
    assign token_in_vec_33[4] = token_77_33;
    assign dep_chan_vld_33_32 = out_chan_dep_vld_vec_33[0];
    assign dep_chan_data_33_32 = out_chan_dep_data_33;
    assign token_33_32 = token_out_vec_33[0];
    assign dep_chan_vld_33_51 = out_chan_dep_vld_vec_33[1];
    assign dep_chan_data_33_51 = out_chan_dep_data_33;
    assign token_33_51 = token_out_vec_33[1];
    assign dep_chan_vld_33_31 = out_chan_dep_vld_vec_33[2];
    assign dep_chan_data_33_31 = out_chan_dep_data_33;
    assign token_33_31 = token_out_vec_33[2];
    assign dep_chan_vld_33_35 = out_chan_dep_vld_vec_33[3];
    assign dep_chan_data_33_35 = out_chan_dep_data_33;
    assign token_33_35 = token_out_vec_33[3];
    assign dep_chan_vld_33_77 = out_chan_dep_vld_vec_33[4];
    assign dep_chan_data_33_77 = out_chan_dep_data_33;
    assign token_33_77 = token_out_vec_33[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_8_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 34, 5, 5) top_hls_deadlock_detect_unit_34 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_34),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_34),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_34),
        .token_in_vec(token_in_vec_34),
        .dl_detect_in(dl_detect_out),
        .origin(origin[34]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_34),
        .out_chan_dep_data(out_chan_dep_data_34),
        .token_out_vec(token_out_vec_34),
        .dl_detect_out(dl_in_vec[34]));

    assign proc_34_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_0_x0_U0.fifo_A_PE_8_0_x040_blk_n);
    assign proc_34_data_PIPO_blk[0] = 1'b0;
    assign proc_34_start_FIFO_blk[0] = 1'b0;
    assign proc_34_TLF_FIFO_blk[0] = 1'b0;
    assign proc_34_input_sync_blk[0] = 1'b0;
    assign proc_34_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_34[0] = dl_detect_out ? proc_dep_vld_vec_34_reg[0] : (proc_34_data_FIFO_blk[0] | proc_34_data_PIPO_blk[0] | proc_34_start_FIFO_blk[0] | proc_34_TLF_FIFO_blk[0] | proc_34_input_sync_blk[0] | proc_34_output_sync_blk[0]);
    assign proc_34_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_0_x0_U0.fifo_A_PE_8_1_x041_blk_n);
    assign proc_34_data_PIPO_blk[1] = 1'b0;
    assign proc_34_start_FIFO_blk[1] = 1'b0;
    assign proc_34_TLF_FIFO_blk[1] = 1'b0;
    assign proc_34_input_sync_blk[1] = 1'b0;
    assign proc_34_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_34[1] = dl_detect_out ? proc_dep_vld_vec_34_reg[1] : (proc_34_data_FIFO_blk[1] | proc_34_data_PIPO_blk[1] | proc_34_start_FIFO_blk[1] | proc_34_TLF_FIFO_blk[1] | proc_34_input_sync_blk[1] | proc_34_output_sync_blk[1]);
    assign proc_34_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_0_x0_U0.fifo_B_PE_8_0_x063_blk_n);
    assign proc_34_data_PIPO_blk[2] = 1'b0;
    assign proc_34_start_FIFO_blk[2] = 1'b0;
    assign proc_34_TLF_FIFO_blk[2] = 1'b0;
    assign proc_34_input_sync_blk[2] = 1'b0;
    assign proc_34_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_34[2] = dl_detect_out ? proc_dep_vld_vec_34_reg[2] : (proc_34_data_FIFO_blk[2] | proc_34_data_PIPO_blk[2] | proc_34_start_FIFO_blk[2] | proc_34_TLF_FIFO_blk[2] | proc_34_input_sync_blk[2] | proc_34_output_sync_blk[2]);
    assign proc_34_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_0_x0_U0.fifo_B_PE_9_0_x064_blk_n);
    assign proc_34_data_PIPO_blk[3] = 1'b0;
    assign proc_34_start_FIFO_blk[3] = 1'b0;
    assign proc_34_TLF_FIFO_blk[3] = 1'b0;
    assign proc_34_input_sync_blk[3] = 1'b0;
    assign proc_34_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_34[3] = dl_detect_out ? proc_dep_vld_vec_34_reg[3] : (proc_34_data_FIFO_blk[3] | proc_34_data_PIPO_blk[3] | proc_34_start_FIFO_blk[3] | proc_34_TLF_FIFO_blk[3] | proc_34_input_sync_blk[3] | proc_34_output_sync_blk[3]);
    assign proc_34_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_0_x0_U0.fifo_C_drain_PE_8_0_x091_blk_n);
    assign proc_34_data_PIPO_blk[4] = 1'b0;
    assign proc_34_start_FIFO_blk[4] = 1'b0;
    assign proc_34_TLF_FIFO_blk[4] = 1'b0;
    assign proc_34_input_sync_blk[4] = 1'b0;
    assign proc_34_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_34[4] = dl_detect_out ? proc_dep_vld_vec_34_reg[4] : (proc_34_data_FIFO_blk[4] | proc_34_data_PIPO_blk[4] | proc_34_start_FIFO_blk[4] | proc_34_TLF_FIFO_blk[4] | proc_34_input_sync_blk[4] | proc_34_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_34_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_34_reg <= proc_dep_vld_vec_34;
        end
    end
    assign in_chan_dep_vld_vec_34[0] = dep_chan_vld_10_34;
    assign in_chan_dep_data_vec_34[176 : 0] = dep_chan_data_10_34;
    assign token_in_vec_34[0] = token_10_34;
    assign in_chan_dep_vld_vec_34[1] = dep_chan_vld_32_34;
    assign in_chan_dep_data_vec_34[353 : 177] = dep_chan_data_32_34;
    assign token_in_vec_34[1] = token_32_34;
    assign in_chan_dep_vld_vec_34[2] = dep_chan_vld_35_34;
    assign in_chan_dep_data_vec_34[530 : 354] = dep_chan_data_35_34;
    assign token_in_vec_34[2] = token_35_34;
    assign in_chan_dep_vld_vec_34[3] = dep_chan_vld_36_34;
    assign in_chan_dep_data_vec_34[707 : 531] = dep_chan_data_36_34;
    assign token_in_vec_34[3] = token_36_34;
    assign in_chan_dep_vld_vec_34[4] = dep_chan_vld_63_34;
    assign in_chan_dep_data_vec_34[884 : 708] = dep_chan_data_63_34;
    assign token_in_vec_34[4] = token_63_34;
    assign dep_chan_vld_34_10 = out_chan_dep_vld_vec_34[0];
    assign dep_chan_data_34_10 = out_chan_dep_data_34;
    assign token_34_10 = token_out_vec_34[0];
    assign dep_chan_vld_34_35 = out_chan_dep_vld_vec_34[1];
    assign dep_chan_data_34_35 = out_chan_dep_data_34;
    assign token_34_35 = token_out_vec_34[1];
    assign dep_chan_vld_34_32 = out_chan_dep_vld_vec_34[2];
    assign dep_chan_data_34_32 = out_chan_dep_data_34;
    assign token_34_32 = token_out_vec_34[2];
    assign dep_chan_vld_34_36 = out_chan_dep_vld_vec_34[3];
    assign dep_chan_data_34_36 = out_chan_dep_data_34;
    assign token_34_36 = token_out_vec_34[3];
    assign dep_chan_vld_34_63 = out_chan_dep_vld_vec_34[4];
    assign dep_chan_data_34_63 = out_chan_dep_data_34;
    assign token_34_63 = token_out_vec_34[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_8_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 35, 5, 5) top_hls_deadlock_detect_unit_35 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_35),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_35),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_35),
        .token_in_vec(token_in_vec_35),
        .dl_detect_in(dl_detect_out),
        .origin(origin[35]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_35),
        .out_chan_dep_data(out_chan_dep_data_35),
        .token_out_vec(token_out_vec_35),
        .dl_detect_out(dl_in_vec[35]));

    assign proc_35_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_1_x0_U0.fifo_A_PE_8_1_x041_blk_n);
    assign proc_35_data_PIPO_blk[0] = 1'b0;
    assign proc_35_start_FIFO_blk[0] = 1'b0;
    assign proc_35_TLF_FIFO_blk[0] = 1'b0;
    assign proc_35_input_sync_blk[0] = 1'b0;
    assign proc_35_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_35[0] = dl_detect_out ? proc_dep_vld_vec_35_reg[0] : (proc_35_data_FIFO_blk[0] | proc_35_data_PIPO_blk[0] | proc_35_start_FIFO_blk[0] | proc_35_TLF_FIFO_blk[0] | proc_35_input_sync_blk[0] | proc_35_output_sync_blk[0]);
    assign proc_35_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_1_x0_U0.fifo_A_PE_8_2_x042_blk_n);
    assign proc_35_data_PIPO_blk[1] = 1'b0;
    assign proc_35_start_FIFO_blk[1] = 1'b0;
    assign proc_35_TLF_FIFO_blk[1] = 1'b0;
    assign proc_35_input_sync_blk[1] = 1'b0;
    assign proc_35_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_35[1] = dl_detect_out ? proc_dep_vld_vec_35_reg[1] : (proc_35_data_FIFO_blk[1] | proc_35_data_PIPO_blk[1] | proc_35_start_FIFO_blk[1] | proc_35_TLF_FIFO_blk[1] | proc_35_input_sync_blk[1] | proc_35_output_sync_blk[1]);
    assign proc_35_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_1_x0_U0.fifo_B_PE_8_1_x077_blk_n);
    assign proc_35_data_PIPO_blk[2] = 1'b0;
    assign proc_35_start_FIFO_blk[2] = 1'b0;
    assign proc_35_TLF_FIFO_blk[2] = 1'b0;
    assign proc_35_input_sync_blk[2] = 1'b0;
    assign proc_35_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_35[2] = dl_detect_out ? proc_dep_vld_vec_35_reg[2] : (proc_35_data_FIFO_blk[2] | proc_35_data_PIPO_blk[2] | proc_35_start_FIFO_blk[2] | proc_35_TLF_FIFO_blk[2] | proc_35_input_sync_blk[2] | proc_35_output_sync_blk[2]);
    assign proc_35_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_1_x0_U0.fifo_B_PE_9_1_x078_blk_n);
    assign proc_35_data_PIPO_blk[3] = 1'b0;
    assign proc_35_start_FIFO_blk[3] = 1'b0;
    assign proc_35_TLF_FIFO_blk[3] = 1'b0;
    assign proc_35_input_sync_blk[3] = 1'b0;
    assign proc_35_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_35[3] = dl_detect_out ? proc_dep_vld_vec_35_reg[3] : (proc_35_data_FIFO_blk[3] | proc_35_data_PIPO_blk[3] | proc_35_start_FIFO_blk[3] | proc_35_TLF_FIFO_blk[3] | proc_35_input_sync_blk[3] | proc_35_output_sync_blk[3]);
    assign proc_35_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_8_1_x0_U0.fifo_C_drain_PE_8_1_x0104_blk_n);
    assign proc_35_data_PIPO_blk[4] = 1'b0;
    assign proc_35_start_FIFO_blk[4] = 1'b0;
    assign proc_35_TLF_FIFO_blk[4] = 1'b0;
    assign proc_35_input_sync_blk[4] = 1'b0;
    assign proc_35_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_35[4] = dl_detect_out ? proc_dep_vld_vec_35_reg[4] : (proc_35_data_FIFO_blk[4] | proc_35_data_PIPO_blk[4] | proc_35_start_FIFO_blk[4] | proc_35_TLF_FIFO_blk[4] | proc_35_input_sync_blk[4] | proc_35_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_35_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_35_reg <= proc_dep_vld_vec_35;
        end
    end
    assign in_chan_dep_vld_vec_35[0] = dep_chan_vld_33_35;
    assign in_chan_dep_data_vec_35[176 : 0] = dep_chan_data_33_35;
    assign token_in_vec_35[0] = token_33_35;
    assign in_chan_dep_vld_vec_35[1] = dep_chan_vld_34_35;
    assign in_chan_dep_data_vec_35[353 : 177] = dep_chan_data_34_35;
    assign token_in_vec_35[1] = token_34_35;
    assign in_chan_dep_vld_vec_35[2] = dep_chan_vld_37_35;
    assign in_chan_dep_data_vec_35[530 : 354] = dep_chan_data_37_35;
    assign token_in_vec_35[2] = token_37_35;
    assign in_chan_dep_vld_vec_35[3] = dep_chan_vld_52_35;
    assign in_chan_dep_data_vec_35[707 : 531] = dep_chan_data_52_35;
    assign token_in_vec_35[3] = token_52_35;
    assign in_chan_dep_vld_vec_35[4] = dep_chan_vld_76_35;
    assign in_chan_dep_data_vec_35[884 : 708] = dep_chan_data_76_35;
    assign token_in_vec_35[4] = token_76_35;
    assign dep_chan_vld_35_34 = out_chan_dep_vld_vec_35[0];
    assign dep_chan_data_35_34 = out_chan_dep_data_35;
    assign token_35_34 = token_out_vec_35[0];
    assign dep_chan_vld_35_52 = out_chan_dep_vld_vec_35[1];
    assign dep_chan_data_35_52 = out_chan_dep_data_35;
    assign token_35_52 = token_out_vec_35[1];
    assign dep_chan_vld_35_33 = out_chan_dep_vld_vec_35[2];
    assign dep_chan_data_35_33 = out_chan_dep_data_35;
    assign token_35_33 = token_out_vec_35[2];
    assign dep_chan_vld_35_37 = out_chan_dep_vld_vec_35[3];
    assign dep_chan_data_35_37 = out_chan_dep_data_35;
    assign token_35_37 = token_out_vec_35[3];
    assign dep_chan_vld_35_76 = out_chan_dep_vld_vec_35[4];
    assign dep_chan_data_35_76 = out_chan_dep_data_35;
    assign token_35_76 = token_out_vec_35[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_9_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 36, 5, 5) top_hls_deadlock_detect_unit_36 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_36),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_36),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_36),
        .token_in_vec(token_in_vec_36),
        .dl_detect_in(dl_detect_out),
        .origin(origin[36]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_36),
        .out_chan_dep_data(out_chan_dep_data_36),
        .token_out_vec(token_out_vec_36),
        .dl_detect_out(dl_in_vec[36]));

    assign proc_36_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_0_x0_U0.fifo_A_PE_9_0_x043_blk_n);
    assign proc_36_data_PIPO_blk[0] = 1'b0;
    assign proc_36_start_FIFO_blk[0] = 1'b0;
    assign proc_36_TLF_FIFO_blk[0] = 1'b0;
    assign proc_36_input_sync_blk[0] = 1'b0;
    assign proc_36_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_36[0] = dl_detect_out ? proc_dep_vld_vec_36_reg[0] : (proc_36_data_FIFO_blk[0] | proc_36_data_PIPO_blk[0] | proc_36_start_FIFO_blk[0] | proc_36_TLF_FIFO_blk[0] | proc_36_input_sync_blk[0] | proc_36_output_sync_blk[0]);
    assign proc_36_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_0_x0_U0.fifo_A_PE_9_1_x044_blk_n);
    assign proc_36_data_PIPO_blk[1] = 1'b0;
    assign proc_36_start_FIFO_blk[1] = 1'b0;
    assign proc_36_TLF_FIFO_blk[1] = 1'b0;
    assign proc_36_input_sync_blk[1] = 1'b0;
    assign proc_36_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_36[1] = dl_detect_out ? proc_dep_vld_vec_36_reg[1] : (proc_36_data_FIFO_blk[1] | proc_36_data_PIPO_blk[1] | proc_36_start_FIFO_blk[1] | proc_36_TLF_FIFO_blk[1] | proc_36_input_sync_blk[1] | proc_36_output_sync_blk[1]);
    assign proc_36_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_0_x0_U0.fifo_B_PE_9_0_x064_blk_n);
    assign proc_36_data_PIPO_blk[2] = 1'b0;
    assign proc_36_start_FIFO_blk[2] = 1'b0;
    assign proc_36_TLF_FIFO_blk[2] = 1'b0;
    assign proc_36_input_sync_blk[2] = 1'b0;
    assign proc_36_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_36[2] = dl_detect_out ? proc_dep_vld_vec_36_reg[2] : (proc_36_data_FIFO_blk[2] | proc_36_data_PIPO_blk[2] | proc_36_start_FIFO_blk[2] | proc_36_TLF_FIFO_blk[2] | proc_36_input_sync_blk[2] | proc_36_output_sync_blk[2]);
    assign proc_36_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_0_x0_U0.fifo_B_PE_10_0_x065_blk_n);
    assign proc_36_data_PIPO_blk[3] = 1'b0;
    assign proc_36_start_FIFO_blk[3] = 1'b0;
    assign proc_36_TLF_FIFO_blk[3] = 1'b0;
    assign proc_36_input_sync_blk[3] = 1'b0;
    assign proc_36_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_36[3] = dl_detect_out ? proc_dep_vld_vec_36_reg[3] : (proc_36_data_FIFO_blk[3] | proc_36_data_PIPO_blk[3] | proc_36_start_FIFO_blk[3] | proc_36_TLF_FIFO_blk[3] | proc_36_input_sync_blk[3] | proc_36_output_sync_blk[3]);
    assign proc_36_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_0_x0_U0.fifo_C_drain_PE_9_0_x092_blk_n);
    assign proc_36_data_PIPO_blk[4] = 1'b0;
    assign proc_36_start_FIFO_blk[4] = 1'b0;
    assign proc_36_TLF_FIFO_blk[4] = 1'b0;
    assign proc_36_input_sync_blk[4] = 1'b0;
    assign proc_36_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_36[4] = dl_detect_out ? proc_dep_vld_vec_36_reg[4] : (proc_36_data_FIFO_blk[4] | proc_36_data_PIPO_blk[4] | proc_36_start_FIFO_blk[4] | proc_36_TLF_FIFO_blk[4] | proc_36_input_sync_blk[4] | proc_36_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_36_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_36_reg <= proc_dep_vld_vec_36;
        end
    end
    assign in_chan_dep_vld_vec_36[0] = dep_chan_vld_11_36;
    assign in_chan_dep_data_vec_36[176 : 0] = dep_chan_data_11_36;
    assign token_in_vec_36[0] = token_11_36;
    assign in_chan_dep_vld_vec_36[1] = dep_chan_vld_34_36;
    assign in_chan_dep_data_vec_36[353 : 177] = dep_chan_data_34_36;
    assign token_in_vec_36[1] = token_34_36;
    assign in_chan_dep_vld_vec_36[2] = dep_chan_vld_37_36;
    assign in_chan_dep_data_vec_36[530 : 354] = dep_chan_data_37_36;
    assign token_in_vec_36[2] = token_37_36;
    assign in_chan_dep_vld_vec_36[3] = dep_chan_vld_38_36;
    assign in_chan_dep_data_vec_36[707 : 531] = dep_chan_data_38_36;
    assign token_in_vec_36[3] = token_38_36;
    assign in_chan_dep_vld_vec_36[4] = dep_chan_vld_62_36;
    assign in_chan_dep_data_vec_36[884 : 708] = dep_chan_data_62_36;
    assign token_in_vec_36[4] = token_62_36;
    assign dep_chan_vld_36_11 = out_chan_dep_vld_vec_36[0];
    assign dep_chan_data_36_11 = out_chan_dep_data_36;
    assign token_36_11 = token_out_vec_36[0];
    assign dep_chan_vld_36_37 = out_chan_dep_vld_vec_36[1];
    assign dep_chan_data_36_37 = out_chan_dep_data_36;
    assign token_36_37 = token_out_vec_36[1];
    assign dep_chan_vld_36_34 = out_chan_dep_vld_vec_36[2];
    assign dep_chan_data_36_34 = out_chan_dep_data_36;
    assign token_36_34 = token_out_vec_36[2];
    assign dep_chan_vld_36_38 = out_chan_dep_vld_vec_36[3];
    assign dep_chan_data_36_38 = out_chan_dep_data_36;
    assign token_36_38 = token_out_vec_36[3];
    assign dep_chan_vld_36_62 = out_chan_dep_vld_vec_36[4];
    assign dep_chan_data_36_62 = out_chan_dep_data_36;
    assign token_36_62 = token_out_vec_36[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_9_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 37, 5, 5) top_hls_deadlock_detect_unit_37 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_37),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_37),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_37),
        .token_in_vec(token_in_vec_37),
        .dl_detect_in(dl_detect_out),
        .origin(origin[37]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_37),
        .out_chan_dep_data(out_chan_dep_data_37),
        .token_out_vec(token_out_vec_37),
        .dl_detect_out(dl_in_vec[37]));

    assign proc_37_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_1_x0_U0.fifo_A_PE_9_1_x044_blk_n);
    assign proc_37_data_PIPO_blk[0] = 1'b0;
    assign proc_37_start_FIFO_blk[0] = 1'b0;
    assign proc_37_TLF_FIFO_blk[0] = 1'b0;
    assign proc_37_input_sync_blk[0] = 1'b0;
    assign proc_37_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_37[0] = dl_detect_out ? proc_dep_vld_vec_37_reg[0] : (proc_37_data_FIFO_blk[0] | proc_37_data_PIPO_blk[0] | proc_37_start_FIFO_blk[0] | proc_37_TLF_FIFO_blk[0] | proc_37_input_sync_blk[0] | proc_37_output_sync_blk[0]);
    assign proc_37_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_1_x0_U0.fifo_A_PE_9_2_x045_blk_n);
    assign proc_37_data_PIPO_blk[1] = 1'b0;
    assign proc_37_start_FIFO_blk[1] = 1'b0;
    assign proc_37_TLF_FIFO_blk[1] = 1'b0;
    assign proc_37_input_sync_blk[1] = 1'b0;
    assign proc_37_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_37[1] = dl_detect_out ? proc_dep_vld_vec_37_reg[1] : (proc_37_data_FIFO_blk[1] | proc_37_data_PIPO_blk[1] | proc_37_start_FIFO_blk[1] | proc_37_TLF_FIFO_blk[1] | proc_37_input_sync_blk[1] | proc_37_output_sync_blk[1]);
    assign proc_37_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_1_x0_U0.fifo_B_PE_9_1_x078_blk_n);
    assign proc_37_data_PIPO_blk[2] = 1'b0;
    assign proc_37_start_FIFO_blk[2] = 1'b0;
    assign proc_37_TLF_FIFO_blk[2] = 1'b0;
    assign proc_37_input_sync_blk[2] = 1'b0;
    assign proc_37_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_37[2] = dl_detect_out ? proc_dep_vld_vec_37_reg[2] : (proc_37_data_FIFO_blk[2] | proc_37_data_PIPO_blk[2] | proc_37_start_FIFO_blk[2] | proc_37_TLF_FIFO_blk[2] | proc_37_input_sync_blk[2] | proc_37_output_sync_blk[2]);
    assign proc_37_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_1_x0_U0.fifo_B_PE_10_1_x079_blk_n);
    assign proc_37_data_PIPO_blk[3] = 1'b0;
    assign proc_37_start_FIFO_blk[3] = 1'b0;
    assign proc_37_TLF_FIFO_blk[3] = 1'b0;
    assign proc_37_input_sync_blk[3] = 1'b0;
    assign proc_37_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_37[3] = dl_detect_out ? proc_dep_vld_vec_37_reg[3] : (proc_37_data_FIFO_blk[3] | proc_37_data_PIPO_blk[3] | proc_37_start_FIFO_blk[3] | proc_37_TLF_FIFO_blk[3] | proc_37_input_sync_blk[3] | proc_37_output_sync_blk[3]);
    assign proc_37_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_9_1_x0_U0.fifo_C_drain_PE_9_1_x0105_blk_n);
    assign proc_37_data_PIPO_blk[4] = 1'b0;
    assign proc_37_start_FIFO_blk[4] = 1'b0;
    assign proc_37_TLF_FIFO_blk[4] = 1'b0;
    assign proc_37_input_sync_blk[4] = 1'b0;
    assign proc_37_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_37[4] = dl_detect_out ? proc_dep_vld_vec_37_reg[4] : (proc_37_data_FIFO_blk[4] | proc_37_data_PIPO_blk[4] | proc_37_start_FIFO_blk[4] | proc_37_TLF_FIFO_blk[4] | proc_37_input_sync_blk[4] | proc_37_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_37_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_37_reg <= proc_dep_vld_vec_37;
        end
    end
    assign in_chan_dep_vld_vec_37[0] = dep_chan_vld_35_37;
    assign in_chan_dep_data_vec_37[176 : 0] = dep_chan_data_35_37;
    assign token_in_vec_37[0] = token_35_37;
    assign in_chan_dep_vld_vec_37[1] = dep_chan_vld_36_37;
    assign in_chan_dep_data_vec_37[353 : 177] = dep_chan_data_36_37;
    assign token_in_vec_37[1] = token_36_37;
    assign in_chan_dep_vld_vec_37[2] = dep_chan_vld_39_37;
    assign in_chan_dep_data_vec_37[530 : 354] = dep_chan_data_39_37;
    assign token_in_vec_37[2] = token_39_37;
    assign in_chan_dep_vld_vec_37[3] = dep_chan_vld_53_37;
    assign in_chan_dep_data_vec_37[707 : 531] = dep_chan_data_53_37;
    assign token_in_vec_37[3] = token_53_37;
    assign in_chan_dep_vld_vec_37[4] = dep_chan_vld_75_37;
    assign in_chan_dep_data_vec_37[884 : 708] = dep_chan_data_75_37;
    assign token_in_vec_37[4] = token_75_37;
    assign dep_chan_vld_37_36 = out_chan_dep_vld_vec_37[0];
    assign dep_chan_data_37_36 = out_chan_dep_data_37;
    assign token_37_36 = token_out_vec_37[0];
    assign dep_chan_vld_37_53 = out_chan_dep_vld_vec_37[1];
    assign dep_chan_data_37_53 = out_chan_dep_data_37;
    assign token_37_53 = token_out_vec_37[1];
    assign dep_chan_vld_37_35 = out_chan_dep_vld_vec_37[2];
    assign dep_chan_data_37_35 = out_chan_dep_data_37;
    assign token_37_35 = token_out_vec_37[2];
    assign dep_chan_vld_37_39 = out_chan_dep_vld_vec_37[3];
    assign dep_chan_data_37_39 = out_chan_dep_data_37;
    assign token_37_39 = token_out_vec_37[3];
    assign dep_chan_vld_37_75 = out_chan_dep_vld_vec_37[4];
    assign dep_chan_data_37_75 = out_chan_dep_data_37;
    assign token_37_75 = token_out_vec_37[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_10_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 38, 5, 5) top_hls_deadlock_detect_unit_38 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_38),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_38),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_38),
        .token_in_vec(token_in_vec_38),
        .dl_detect_in(dl_detect_out),
        .origin(origin[38]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_38),
        .out_chan_dep_data(out_chan_dep_data_38),
        .token_out_vec(token_out_vec_38),
        .dl_detect_out(dl_in_vec[38]));

    assign proc_38_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_0_x0_U0.fifo_A_PE_10_0_x046_blk_n);
    assign proc_38_data_PIPO_blk[0] = 1'b0;
    assign proc_38_start_FIFO_blk[0] = 1'b0;
    assign proc_38_TLF_FIFO_blk[0] = 1'b0;
    assign proc_38_input_sync_blk[0] = 1'b0;
    assign proc_38_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_38[0] = dl_detect_out ? proc_dep_vld_vec_38_reg[0] : (proc_38_data_FIFO_blk[0] | proc_38_data_PIPO_blk[0] | proc_38_start_FIFO_blk[0] | proc_38_TLF_FIFO_blk[0] | proc_38_input_sync_blk[0] | proc_38_output_sync_blk[0]);
    assign proc_38_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_0_x0_U0.fifo_A_PE_10_1_x047_blk_n);
    assign proc_38_data_PIPO_blk[1] = 1'b0;
    assign proc_38_start_FIFO_blk[1] = 1'b0;
    assign proc_38_TLF_FIFO_blk[1] = 1'b0;
    assign proc_38_input_sync_blk[1] = 1'b0;
    assign proc_38_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_38[1] = dl_detect_out ? proc_dep_vld_vec_38_reg[1] : (proc_38_data_FIFO_blk[1] | proc_38_data_PIPO_blk[1] | proc_38_start_FIFO_blk[1] | proc_38_TLF_FIFO_blk[1] | proc_38_input_sync_blk[1] | proc_38_output_sync_blk[1]);
    assign proc_38_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_0_x0_U0.fifo_B_PE_10_0_x065_blk_n);
    assign proc_38_data_PIPO_blk[2] = 1'b0;
    assign proc_38_start_FIFO_blk[2] = 1'b0;
    assign proc_38_TLF_FIFO_blk[2] = 1'b0;
    assign proc_38_input_sync_blk[2] = 1'b0;
    assign proc_38_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_38[2] = dl_detect_out ? proc_dep_vld_vec_38_reg[2] : (proc_38_data_FIFO_blk[2] | proc_38_data_PIPO_blk[2] | proc_38_start_FIFO_blk[2] | proc_38_TLF_FIFO_blk[2] | proc_38_input_sync_blk[2] | proc_38_output_sync_blk[2]);
    assign proc_38_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_0_x0_U0.fifo_B_PE_11_0_x066_blk_n);
    assign proc_38_data_PIPO_blk[3] = 1'b0;
    assign proc_38_start_FIFO_blk[3] = 1'b0;
    assign proc_38_TLF_FIFO_blk[3] = 1'b0;
    assign proc_38_input_sync_blk[3] = 1'b0;
    assign proc_38_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_38[3] = dl_detect_out ? proc_dep_vld_vec_38_reg[3] : (proc_38_data_FIFO_blk[3] | proc_38_data_PIPO_blk[3] | proc_38_start_FIFO_blk[3] | proc_38_TLF_FIFO_blk[3] | proc_38_input_sync_blk[3] | proc_38_output_sync_blk[3]);
    assign proc_38_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_0_x0_U0.fifo_C_drain_PE_10_0_x093_blk_n);
    assign proc_38_data_PIPO_blk[4] = 1'b0;
    assign proc_38_start_FIFO_blk[4] = 1'b0;
    assign proc_38_TLF_FIFO_blk[4] = 1'b0;
    assign proc_38_input_sync_blk[4] = 1'b0;
    assign proc_38_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_38[4] = dl_detect_out ? proc_dep_vld_vec_38_reg[4] : (proc_38_data_FIFO_blk[4] | proc_38_data_PIPO_blk[4] | proc_38_start_FIFO_blk[4] | proc_38_TLF_FIFO_blk[4] | proc_38_input_sync_blk[4] | proc_38_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_38_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_38_reg <= proc_dep_vld_vec_38;
        end
    end
    assign in_chan_dep_vld_vec_38[0] = dep_chan_vld_12_38;
    assign in_chan_dep_data_vec_38[176 : 0] = dep_chan_data_12_38;
    assign token_in_vec_38[0] = token_12_38;
    assign in_chan_dep_vld_vec_38[1] = dep_chan_vld_36_38;
    assign in_chan_dep_data_vec_38[353 : 177] = dep_chan_data_36_38;
    assign token_in_vec_38[1] = token_36_38;
    assign in_chan_dep_vld_vec_38[2] = dep_chan_vld_39_38;
    assign in_chan_dep_data_vec_38[530 : 354] = dep_chan_data_39_38;
    assign token_in_vec_38[2] = token_39_38;
    assign in_chan_dep_vld_vec_38[3] = dep_chan_vld_40_38;
    assign in_chan_dep_data_vec_38[707 : 531] = dep_chan_data_40_38;
    assign token_in_vec_38[3] = token_40_38;
    assign in_chan_dep_vld_vec_38[4] = dep_chan_vld_61_38;
    assign in_chan_dep_data_vec_38[884 : 708] = dep_chan_data_61_38;
    assign token_in_vec_38[4] = token_61_38;
    assign dep_chan_vld_38_12 = out_chan_dep_vld_vec_38[0];
    assign dep_chan_data_38_12 = out_chan_dep_data_38;
    assign token_38_12 = token_out_vec_38[0];
    assign dep_chan_vld_38_39 = out_chan_dep_vld_vec_38[1];
    assign dep_chan_data_38_39 = out_chan_dep_data_38;
    assign token_38_39 = token_out_vec_38[1];
    assign dep_chan_vld_38_36 = out_chan_dep_vld_vec_38[2];
    assign dep_chan_data_38_36 = out_chan_dep_data_38;
    assign token_38_36 = token_out_vec_38[2];
    assign dep_chan_vld_38_40 = out_chan_dep_vld_vec_38[3];
    assign dep_chan_data_38_40 = out_chan_dep_data_38;
    assign token_38_40 = token_out_vec_38[3];
    assign dep_chan_vld_38_61 = out_chan_dep_vld_vec_38[4];
    assign dep_chan_data_38_61 = out_chan_dep_data_38;
    assign token_38_61 = token_out_vec_38[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_10_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 39, 5, 5) top_hls_deadlock_detect_unit_39 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_39),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_39),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_39),
        .token_in_vec(token_in_vec_39),
        .dl_detect_in(dl_detect_out),
        .origin(origin[39]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_39),
        .out_chan_dep_data(out_chan_dep_data_39),
        .token_out_vec(token_out_vec_39),
        .dl_detect_out(dl_in_vec[39]));

    assign proc_39_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_1_x0_U0.fifo_A_PE_10_1_x047_blk_n);
    assign proc_39_data_PIPO_blk[0] = 1'b0;
    assign proc_39_start_FIFO_blk[0] = 1'b0;
    assign proc_39_TLF_FIFO_blk[0] = 1'b0;
    assign proc_39_input_sync_blk[0] = 1'b0;
    assign proc_39_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_39[0] = dl_detect_out ? proc_dep_vld_vec_39_reg[0] : (proc_39_data_FIFO_blk[0] | proc_39_data_PIPO_blk[0] | proc_39_start_FIFO_blk[0] | proc_39_TLF_FIFO_blk[0] | proc_39_input_sync_blk[0] | proc_39_output_sync_blk[0]);
    assign proc_39_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_1_x0_U0.fifo_A_PE_10_2_x048_blk_n);
    assign proc_39_data_PIPO_blk[1] = 1'b0;
    assign proc_39_start_FIFO_blk[1] = 1'b0;
    assign proc_39_TLF_FIFO_blk[1] = 1'b0;
    assign proc_39_input_sync_blk[1] = 1'b0;
    assign proc_39_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_39[1] = dl_detect_out ? proc_dep_vld_vec_39_reg[1] : (proc_39_data_FIFO_blk[1] | proc_39_data_PIPO_blk[1] | proc_39_start_FIFO_blk[1] | proc_39_TLF_FIFO_blk[1] | proc_39_input_sync_blk[1] | proc_39_output_sync_blk[1]);
    assign proc_39_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_1_x0_U0.fifo_B_PE_10_1_x079_blk_n);
    assign proc_39_data_PIPO_blk[2] = 1'b0;
    assign proc_39_start_FIFO_blk[2] = 1'b0;
    assign proc_39_TLF_FIFO_blk[2] = 1'b0;
    assign proc_39_input_sync_blk[2] = 1'b0;
    assign proc_39_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_39[2] = dl_detect_out ? proc_dep_vld_vec_39_reg[2] : (proc_39_data_FIFO_blk[2] | proc_39_data_PIPO_blk[2] | proc_39_start_FIFO_blk[2] | proc_39_TLF_FIFO_blk[2] | proc_39_input_sync_blk[2] | proc_39_output_sync_blk[2]);
    assign proc_39_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_1_x0_U0.fifo_B_PE_11_1_x080_blk_n);
    assign proc_39_data_PIPO_blk[3] = 1'b0;
    assign proc_39_start_FIFO_blk[3] = 1'b0;
    assign proc_39_TLF_FIFO_blk[3] = 1'b0;
    assign proc_39_input_sync_blk[3] = 1'b0;
    assign proc_39_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_39[3] = dl_detect_out ? proc_dep_vld_vec_39_reg[3] : (proc_39_data_FIFO_blk[3] | proc_39_data_PIPO_blk[3] | proc_39_start_FIFO_blk[3] | proc_39_TLF_FIFO_blk[3] | proc_39_input_sync_blk[3] | proc_39_output_sync_blk[3]);
    assign proc_39_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_10_1_x0_U0.fifo_C_drain_PE_10_1_x0106_blk_n);
    assign proc_39_data_PIPO_blk[4] = 1'b0;
    assign proc_39_start_FIFO_blk[4] = 1'b0;
    assign proc_39_TLF_FIFO_blk[4] = 1'b0;
    assign proc_39_input_sync_blk[4] = 1'b0;
    assign proc_39_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_39[4] = dl_detect_out ? proc_dep_vld_vec_39_reg[4] : (proc_39_data_FIFO_blk[4] | proc_39_data_PIPO_blk[4] | proc_39_start_FIFO_blk[4] | proc_39_TLF_FIFO_blk[4] | proc_39_input_sync_blk[4] | proc_39_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_39_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_39_reg <= proc_dep_vld_vec_39;
        end
    end
    assign in_chan_dep_vld_vec_39[0] = dep_chan_vld_37_39;
    assign in_chan_dep_data_vec_39[176 : 0] = dep_chan_data_37_39;
    assign token_in_vec_39[0] = token_37_39;
    assign in_chan_dep_vld_vec_39[1] = dep_chan_vld_38_39;
    assign in_chan_dep_data_vec_39[353 : 177] = dep_chan_data_38_39;
    assign token_in_vec_39[1] = token_38_39;
    assign in_chan_dep_vld_vec_39[2] = dep_chan_vld_41_39;
    assign in_chan_dep_data_vec_39[530 : 354] = dep_chan_data_41_39;
    assign token_in_vec_39[2] = token_41_39;
    assign in_chan_dep_vld_vec_39[3] = dep_chan_vld_54_39;
    assign in_chan_dep_data_vec_39[707 : 531] = dep_chan_data_54_39;
    assign token_in_vec_39[3] = token_54_39;
    assign in_chan_dep_vld_vec_39[4] = dep_chan_vld_74_39;
    assign in_chan_dep_data_vec_39[884 : 708] = dep_chan_data_74_39;
    assign token_in_vec_39[4] = token_74_39;
    assign dep_chan_vld_39_38 = out_chan_dep_vld_vec_39[0];
    assign dep_chan_data_39_38 = out_chan_dep_data_39;
    assign token_39_38 = token_out_vec_39[0];
    assign dep_chan_vld_39_54 = out_chan_dep_vld_vec_39[1];
    assign dep_chan_data_39_54 = out_chan_dep_data_39;
    assign token_39_54 = token_out_vec_39[1];
    assign dep_chan_vld_39_37 = out_chan_dep_vld_vec_39[2];
    assign dep_chan_data_39_37 = out_chan_dep_data_39;
    assign token_39_37 = token_out_vec_39[2];
    assign dep_chan_vld_39_41 = out_chan_dep_vld_vec_39[3];
    assign dep_chan_data_39_41 = out_chan_dep_data_39;
    assign token_39_41 = token_out_vec_39[3];
    assign dep_chan_vld_39_74 = out_chan_dep_vld_vec_39[4];
    assign dep_chan_data_39_74 = out_chan_dep_data_39;
    assign token_39_74 = token_out_vec_39[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_11_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 40, 5, 5) top_hls_deadlock_detect_unit_40 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_40),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_40),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_40),
        .token_in_vec(token_in_vec_40),
        .dl_detect_in(dl_detect_out),
        .origin(origin[40]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_40),
        .out_chan_dep_data(out_chan_dep_data_40),
        .token_out_vec(token_out_vec_40),
        .dl_detect_out(dl_in_vec[40]));

    assign proc_40_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_0_x0_U0.fifo_A_PE_11_0_x049_blk_n);
    assign proc_40_data_PIPO_blk[0] = 1'b0;
    assign proc_40_start_FIFO_blk[0] = 1'b0;
    assign proc_40_TLF_FIFO_blk[0] = 1'b0;
    assign proc_40_input_sync_blk[0] = 1'b0;
    assign proc_40_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_40[0] = dl_detect_out ? proc_dep_vld_vec_40_reg[0] : (proc_40_data_FIFO_blk[0] | proc_40_data_PIPO_blk[0] | proc_40_start_FIFO_blk[0] | proc_40_TLF_FIFO_blk[0] | proc_40_input_sync_blk[0] | proc_40_output_sync_blk[0]);
    assign proc_40_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_0_x0_U0.fifo_A_PE_11_1_x050_blk_n);
    assign proc_40_data_PIPO_blk[1] = 1'b0;
    assign proc_40_start_FIFO_blk[1] = 1'b0;
    assign proc_40_TLF_FIFO_blk[1] = 1'b0;
    assign proc_40_input_sync_blk[1] = 1'b0;
    assign proc_40_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_40[1] = dl_detect_out ? proc_dep_vld_vec_40_reg[1] : (proc_40_data_FIFO_blk[1] | proc_40_data_PIPO_blk[1] | proc_40_start_FIFO_blk[1] | proc_40_TLF_FIFO_blk[1] | proc_40_input_sync_blk[1] | proc_40_output_sync_blk[1]);
    assign proc_40_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_0_x0_U0.fifo_B_PE_11_0_x066_blk_n);
    assign proc_40_data_PIPO_blk[2] = 1'b0;
    assign proc_40_start_FIFO_blk[2] = 1'b0;
    assign proc_40_TLF_FIFO_blk[2] = 1'b0;
    assign proc_40_input_sync_blk[2] = 1'b0;
    assign proc_40_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_40[2] = dl_detect_out ? proc_dep_vld_vec_40_reg[2] : (proc_40_data_FIFO_blk[2] | proc_40_data_PIPO_blk[2] | proc_40_start_FIFO_blk[2] | proc_40_TLF_FIFO_blk[2] | proc_40_input_sync_blk[2] | proc_40_output_sync_blk[2]);
    assign proc_40_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_0_x0_U0.fifo_B_PE_12_0_x067_blk_n);
    assign proc_40_data_PIPO_blk[3] = 1'b0;
    assign proc_40_start_FIFO_blk[3] = 1'b0;
    assign proc_40_TLF_FIFO_blk[3] = 1'b0;
    assign proc_40_input_sync_blk[3] = 1'b0;
    assign proc_40_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_40[3] = dl_detect_out ? proc_dep_vld_vec_40_reg[3] : (proc_40_data_FIFO_blk[3] | proc_40_data_PIPO_blk[3] | proc_40_start_FIFO_blk[3] | proc_40_TLF_FIFO_blk[3] | proc_40_input_sync_blk[3] | proc_40_output_sync_blk[3]);
    assign proc_40_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_0_x0_U0.fifo_C_drain_PE_11_0_x094_blk_n);
    assign proc_40_data_PIPO_blk[4] = 1'b0;
    assign proc_40_start_FIFO_blk[4] = 1'b0;
    assign proc_40_TLF_FIFO_blk[4] = 1'b0;
    assign proc_40_input_sync_blk[4] = 1'b0;
    assign proc_40_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_40[4] = dl_detect_out ? proc_dep_vld_vec_40_reg[4] : (proc_40_data_FIFO_blk[4] | proc_40_data_PIPO_blk[4] | proc_40_start_FIFO_blk[4] | proc_40_TLF_FIFO_blk[4] | proc_40_input_sync_blk[4] | proc_40_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_40_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_40_reg <= proc_dep_vld_vec_40;
        end
    end
    assign in_chan_dep_vld_vec_40[0] = dep_chan_vld_13_40;
    assign in_chan_dep_data_vec_40[176 : 0] = dep_chan_data_13_40;
    assign token_in_vec_40[0] = token_13_40;
    assign in_chan_dep_vld_vec_40[1] = dep_chan_vld_38_40;
    assign in_chan_dep_data_vec_40[353 : 177] = dep_chan_data_38_40;
    assign token_in_vec_40[1] = token_38_40;
    assign in_chan_dep_vld_vec_40[2] = dep_chan_vld_41_40;
    assign in_chan_dep_data_vec_40[530 : 354] = dep_chan_data_41_40;
    assign token_in_vec_40[2] = token_41_40;
    assign in_chan_dep_vld_vec_40[3] = dep_chan_vld_42_40;
    assign in_chan_dep_data_vec_40[707 : 531] = dep_chan_data_42_40;
    assign token_in_vec_40[3] = token_42_40;
    assign in_chan_dep_vld_vec_40[4] = dep_chan_vld_60_40;
    assign in_chan_dep_data_vec_40[884 : 708] = dep_chan_data_60_40;
    assign token_in_vec_40[4] = token_60_40;
    assign dep_chan_vld_40_13 = out_chan_dep_vld_vec_40[0];
    assign dep_chan_data_40_13 = out_chan_dep_data_40;
    assign token_40_13 = token_out_vec_40[0];
    assign dep_chan_vld_40_41 = out_chan_dep_vld_vec_40[1];
    assign dep_chan_data_40_41 = out_chan_dep_data_40;
    assign token_40_41 = token_out_vec_40[1];
    assign dep_chan_vld_40_38 = out_chan_dep_vld_vec_40[2];
    assign dep_chan_data_40_38 = out_chan_dep_data_40;
    assign token_40_38 = token_out_vec_40[2];
    assign dep_chan_vld_40_42 = out_chan_dep_vld_vec_40[3];
    assign dep_chan_data_40_42 = out_chan_dep_data_40;
    assign token_40_42 = token_out_vec_40[3];
    assign dep_chan_vld_40_60 = out_chan_dep_vld_vec_40[4];
    assign dep_chan_data_40_60 = out_chan_dep_data_40;
    assign token_40_60 = token_out_vec_40[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_11_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 41, 5, 5) top_hls_deadlock_detect_unit_41 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_41),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_41),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_41),
        .token_in_vec(token_in_vec_41),
        .dl_detect_in(dl_detect_out),
        .origin(origin[41]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_41),
        .out_chan_dep_data(out_chan_dep_data_41),
        .token_out_vec(token_out_vec_41),
        .dl_detect_out(dl_in_vec[41]));

    assign proc_41_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_1_x0_U0.fifo_A_PE_11_1_x050_blk_n);
    assign proc_41_data_PIPO_blk[0] = 1'b0;
    assign proc_41_start_FIFO_blk[0] = 1'b0;
    assign proc_41_TLF_FIFO_blk[0] = 1'b0;
    assign proc_41_input_sync_blk[0] = 1'b0;
    assign proc_41_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_41[0] = dl_detect_out ? proc_dep_vld_vec_41_reg[0] : (proc_41_data_FIFO_blk[0] | proc_41_data_PIPO_blk[0] | proc_41_start_FIFO_blk[0] | proc_41_TLF_FIFO_blk[0] | proc_41_input_sync_blk[0] | proc_41_output_sync_blk[0]);
    assign proc_41_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_1_x0_U0.fifo_A_PE_11_2_x051_blk_n);
    assign proc_41_data_PIPO_blk[1] = 1'b0;
    assign proc_41_start_FIFO_blk[1] = 1'b0;
    assign proc_41_TLF_FIFO_blk[1] = 1'b0;
    assign proc_41_input_sync_blk[1] = 1'b0;
    assign proc_41_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_41[1] = dl_detect_out ? proc_dep_vld_vec_41_reg[1] : (proc_41_data_FIFO_blk[1] | proc_41_data_PIPO_blk[1] | proc_41_start_FIFO_blk[1] | proc_41_TLF_FIFO_blk[1] | proc_41_input_sync_blk[1] | proc_41_output_sync_blk[1]);
    assign proc_41_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_1_x0_U0.fifo_B_PE_11_1_x080_blk_n);
    assign proc_41_data_PIPO_blk[2] = 1'b0;
    assign proc_41_start_FIFO_blk[2] = 1'b0;
    assign proc_41_TLF_FIFO_blk[2] = 1'b0;
    assign proc_41_input_sync_blk[2] = 1'b0;
    assign proc_41_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_41[2] = dl_detect_out ? proc_dep_vld_vec_41_reg[2] : (proc_41_data_FIFO_blk[2] | proc_41_data_PIPO_blk[2] | proc_41_start_FIFO_blk[2] | proc_41_TLF_FIFO_blk[2] | proc_41_input_sync_blk[2] | proc_41_output_sync_blk[2]);
    assign proc_41_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_1_x0_U0.fifo_B_PE_12_1_x081_blk_n);
    assign proc_41_data_PIPO_blk[3] = 1'b0;
    assign proc_41_start_FIFO_blk[3] = 1'b0;
    assign proc_41_TLF_FIFO_blk[3] = 1'b0;
    assign proc_41_input_sync_blk[3] = 1'b0;
    assign proc_41_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_41[3] = dl_detect_out ? proc_dep_vld_vec_41_reg[3] : (proc_41_data_FIFO_blk[3] | proc_41_data_PIPO_blk[3] | proc_41_start_FIFO_blk[3] | proc_41_TLF_FIFO_blk[3] | proc_41_input_sync_blk[3] | proc_41_output_sync_blk[3]);
    assign proc_41_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_11_1_x0_U0.fifo_C_drain_PE_11_1_x0107_blk_n);
    assign proc_41_data_PIPO_blk[4] = 1'b0;
    assign proc_41_start_FIFO_blk[4] = 1'b0;
    assign proc_41_TLF_FIFO_blk[4] = 1'b0;
    assign proc_41_input_sync_blk[4] = 1'b0;
    assign proc_41_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_41[4] = dl_detect_out ? proc_dep_vld_vec_41_reg[4] : (proc_41_data_FIFO_blk[4] | proc_41_data_PIPO_blk[4] | proc_41_start_FIFO_blk[4] | proc_41_TLF_FIFO_blk[4] | proc_41_input_sync_blk[4] | proc_41_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_41_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_41_reg <= proc_dep_vld_vec_41;
        end
    end
    assign in_chan_dep_vld_vec_41[0] = dep_chan_vld_39_41;
    assign in_chan_dep_data_vec_41[176 : 0] = dep_chan_data_39_41;
    assign token_in_vec_41[0] = token_39_41;
    assign in_chan_dep_vld_vec_41[1] = dep_chan_vld_40_41;
    assign in_chan_dep_data_vec_41[353 : 177] = dep_chan_data_40_41;
    assign token_in_vec_41[1] = token_40_41;
    assign in_chan_dep_vld_vec_41[2] = dep_chan_vld_43_41;
    assign in_chan_dep_data_vec_41[530 : 354] = dep_chan_data_43_41;
    assign token_in_vec_41[2] = token_43_41;
    assign in_chan_dep_vld_vec_41[3] = dep_chan_vld_55_41;
    assign in_chan_dep_data_vec_41[707 : 531] = dep_chan_data_55_41;
    assign token_in_vec_41[3] = token_55_41;
    assign in_chan_dep_vld_vec_41[4] = dep_chan_vld_73_41;
    assign in_chan_dep_data_vec_41[884 : 708] = dep_chan_data_73_41;
    assign token_in_vec_41[4] = token_73_41;
    assign dep_chan_vld_41_40 = out_chan_dep_vld_vec_41[0];
    assign dep_chan_data_41_40 = out_chan_dep_data_41;
    assign token_41_40 = token_out_vec_41[0];
    assign dep_chan_vld_41_55 = out_chan_dep_vld_vec_41[1];
    assign dep_chan_data_41_55 = out_chan_dep_data_41;
    assign token_41_55 = token_out_vec_41[1];
    assign dep_chan_vld_41_39 = out_chan_dep_vld_vec_41[2];
    assign dep_chan_data_41_39 = out_chan_dep_data_41;
    assign token_41_39 = token_out_vec_41[2];
    assign dep_chan_vld_41_43 = out_chan_dep_vld_vec_41[3];
    assign dep_chan_data_41_43 = out_chan_dep_data_41;
    assign token_41_43 = token_out_vec_41[3];
    assign dep_chan_vld_41_73 = out_chan_dep_vld_vec_41[4];
    assign dep_chan_data_41_73 = out_chan_dep_data_41;
    assign token_41_73 = token_out_vec_41[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_12_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 42, 5, 5) top_hls_deadlock_detect_unit_42 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_42),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_42),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_42),
        .token_in_vec(token_in_vec_42),
        .dl_detect_in(dl_detect_out),
        .origin(origin[42]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_42),
        .out_chan_dep_data(out_chan_dep_data_42),
        .token_out_vec(token_out_vec_42),
        .dl_detect_out(dl_in_vec[42]));

    assign proc_42_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_0_x0_U0.fifo_A_PE_12_0_x052_blk_n);
    assign proc_42_data_PIPO_blk[0] = 1'b0;
    assign proc_42_start_FIFO_blk[0] = 1'b0;
    assign proc_42_TLF_FIFO_blk[0] = 1'b0;
    assign proc_42_input_sync_blk[0] = 1'b0;
    assign proc_42_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_42[0] = dl_detect_out ? proc_dep_vld_vec_42_reg[0] : (proc_42_data_FIFO_blk[0] | proc_42_data_PIPO_blk[0] | proc_42_start_FIFO_blk[0] | proc_42_TLF_FIFO_blk[0] | proc_42_input_sync_blk[0] | proc_42_output_sync_blk[0]);
    assign proc_42_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_0_x0_U0.fifo_A_PE_12_1_x053_blk_n);
    assign proc_42_data_PIPO_blk[1] = 1'b0;
    assign proc_42_start_FIFO_blk[1] = 1'b0;
    assign proc_42_TLF_FIFO_blk[1] = 1'b0;
    assign proc_42_input_sync_blk[1] = 1'b0;
    assign proc_42_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_42[1] = dl_detect_out ? proc_dep_vld_vec_42_reg[1] : (proc_42_data_FIFO_blk[1] | proc_42_data_PIPO_blk[1] | proc_42_start_FIFO_blk[1] | proc_42_TLF_FIFO_blk[1] | proc_42_input_sync_blk[1] | proc_42_output_sync_blk[1]);
    assign proc_42_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_0_x0_U0.fifo_B_PE_12_0_x067_blk_n);
    assign proc_42_data_PIPO_blk[2] = 1'b0;
    assign proc_42_start_FIFO_blk[2] = 1'b0;
    assign proc_42_TLF_FIFO_blk[2] = 1'b0;
    assign proc_42_input_sync_blk[2] = 1'b0;
    assign proc_42_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_42[2] = dl_detect_out ? proc_dep_vld_vec_42_reg[2] : (proc_42_data_FIFO_blk[2] | proc_42_data_PIPO_blk[2] | proc_42_start_FIFO_blk[2] | proc_42_TLF_FIFO_blk[2] | proc_42_input_sync_blk[2] | proc_42_output_sync_blk[2]);
    assign proc_42_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_0_x0_U0.fifo_B_PE_13_0_x068_blk_n);
    assign proc_42_data_PIPO_blk[3] = 1'b0;
    assign proc_42_start_FIFO_blk[3] = 1'b0;
    assign proc_42_TLF_FIFO_blk[3] = 1'b0;
    assign proc_42_input_sync_blk[3] = 1'b0;
    assign proc_42_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_42[3] = dl_detect_out ? proc_dep_vld_vec_42_reg[3] : (proc_42_data_FIFO_blk[3] | proc_42_data_PIPO_blk[3] | proc_42_start_FIFO_blk[3] | proc_42_TLF_FIFO_blk[3] | proc_42_input_sync_blk[3] | proc_42_output_sync_blk[3]);
    assign proc_42_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_0_x0_U0.fifo_C_drain_PE_12_0_x095_blk_n);
    assign proc_42_data_PIPO_blk[4] = 1'b0;
    assign proc_42_start_FIFO_blk[4] = 1'b0;
    assign proc_42_TLF_FIFO_blk[4] = 1'b0;
    assign proc_42_input_sync_blk[4] = 1'b0;
    assign proc_42_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_42[4] = dl_detect_out ? proc_dep_vld_vec_42_reg[4] : (proc_42_data_FIFO_blk[4] | proc_42_data_PIPO_blk[4] | proc_42_start_FIFO_blk[4] | proc_42_TLF_FIFO_blk[4] | proc_42_input_sync_blk[4] | proc_42_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_42_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_42_reg <= proc_dep_vld_vec_42;
        end
    end
    assign in_chan_dep_vld_vec_42[0] = dep_chan_vld_14_42;
    assign in_chan_dep_data_vec_42[176 : 0] = dep_chan_data_14_42;
    assign token_in_vec_42[0] = token_14_42;
    assign in_chan_dep_vld_vec_42[1] = dep_chan_vld_40_42;
    assign in_chan_dep_data_vec_42[353 : 177] = dep_chan_data_40_42;
    assign token_in_vec_42[1] = token_40_42;
    assign in_chan_dep_vld_vec_42[2] = dep_chan_vld_43_42;
    assign in_chan_dep_data_vec_42[530 : 354] = dep_chan_data_43_42;
    assign token_in_vec_42[2] = token_43_42;
    assign in_chan_dep_vld_vec_42[3] = dep_chan_vld_57_42;
    assign in_chan_dep_data_vec_42[707 : 531] = dep_chan_data_57_42;
    assign token_in_vec_42[3] = token_57_42;
    assign in_chan_dep_vld_vec_42[4] = dep_chan_vld_59_42;
    assign in_chan_dep_data_vec_42[884 : 708] = dep_chan_data_59_42;
    assign token_in_vec_42[4] = token_59_42;
    assign dep_chan_vld_42_14 = out_chan_dep_vld_vec_42[0];
    assign dep_chan_data_42_14 = out_chan_dep_data_42;
    assign token_42_14 = token_out_vec_42[0];
    assign dep_chan_vld_42_43 = out_chan_dep_vld_vec_42[1];
    assign dep_chan_data_42_43 = out_chan_dep_data_42;
    assign token_42_43 = token_out_vec_42[1];
    assign dep_chan_vld_42_40 = out_chan_dep_vld_vec_42[2];
    assign dep_chan_data_42_40 = out_chan_dep_data_42;
    assign token_42_40 = token_out_vec_42[2];
    assign dep_chan_vld_42_57 = out_chan_dep_vld_vec_42[3];
    assign dep_chan_data_42_57 = out_chan_dep_data_42;
    assign token_42_57 = token_out_vec_42[3];
    assign dep_chan_vld_42_59 = out_chan_dep_vld_vec_42[4];
    assign dep_chan_data_42_59 = out_chan_dep_data_42;
    assign token_42_59 = token_out_vec_42[4];

    // Process: grp_kernel3_x0_fu_98.PE_wrapper_12_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 43, 5, 5) top_hls_deadlock_detect_unit_43 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_43),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_43),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_43),
        .token_in_vec(token_in_vec_43),
        .dl_detect_in(dl_detect_out),
        .origin(origin[43]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_43),
        .out_chan_dep_data(out_chan_dep_data_43),
        .token_out_vec(token_out_vec_43),
        .dl_detect_out(dl_in_vec[43]));

    assign proc_43_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_1_x0_U0.fifo_A_PE_12_1_x053_blk_n);
    assign proc_43_data_PIPO_blk[0] = 1'b0;
    assign proc_43_start_FIFO_blk[0] = 1'b0;
    assign proc_43_TLF_FIFO_blk[0] = 1'b0;
    assign proc_43_input_sync_blk[0] = 1'b0;
    assign proc_43_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_43[0] = dl_detect_out ? proc_dep_vld_vec_43_reg[0] : (proc_43_data_FIFO_blk[0] | proc_43_data_PIPO_blk[0] | proc_43_start_FIFO_blk[0] | proc_43_TLF_FIFO_blk[0] | proc_43_input_sync_blk[0] | proc_43_output_sync_blk[0]);
    assign proc_43_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_1_x0_U0.fifo_A_PE_12_2_x054_blk_n);
    assign proc_43_data_PIPO_blk[1] = 1'b0;
    assign proc_43_start_FIFO_blk[1] = 1'b0;
    assign proc_43_TLF_FIFO_blk[1] = 1'b0;
    assign proc_43_input_sync_blk[1] = 1'b0;
    assign proc_43_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_43[1] = dl_detect_out ? proc_dep_vld_vec_43_reg[1] : (proc_43_data_FIFO_blk[1] | proc_43_data_PIPO_blk[1] | proc_43_start_FIFO_blk[1] | proc_43_TLF_FIFO_blk[1] | proc_43_input_sync_blk[1] | proc_43_output_sync_blk[1]);
    assign proc_43_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_1_x0_U0.fifo_B_PE_12_1_x081_blk_n);
    assign proc_43_data_PIPO_blk[2] = 1'b0;
    assign proc_43_start_FIFO_blk[2] = 1'b0;
    assign proc_43_TLF_FIFO_blk[2] = 1'b0;
    assign proc_43_input_sync_blk[2] = 1'b0;
    assign proc_43_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_43[2] = dl_detect_out ? proc_dep_vld_vec_43_reg[2] : (proc_43_data_FIFO_blk[2] | proc_43_data_PIPO_blk[2] | proc_43_start_FIFO_blk[2] | proc_43_TLF_FIFO_blk[2] | proc_43_input_sync_blk[2] | proc_43_output_sync_blk[2]);
    assign proc_43_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_1_x0_U0.fifo_B_PE_13_1_x082_blk_n);
    assign proc_43_data_PIPO_blk[3] = 1'b0;
    assign proc_43_start_FIFO_blk[3] = 1'b0;
    assign proc_43_TLF_FIFO_blk[3] = 1'b0;
    assign proc_43_input_sync_blk[3] = 1'b0;
    assign proc_43_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_43[3] = dl_detect_out ? proc_dep_vld_vec_43_reg[3] : (proc_43_data_FIFO_blk[3] | proc_43_data_PIPO_blk[3] | proc_43_start_FIFO_blk[3] | proc_43_TLF_FIFO_blk[3] | proc_43_input_sync_blk[3] | proc_43_output_sync_blk[3]);
    assign proc_43_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_98.PE_wrapper_12_1_x0_U0.fifo_C_drain_PE_12_1_x0108_blk_n);
    assign proc_43_data_PIPO_blk[4] = 1'b0;
    assign proc_43_start_FIFO_blk[4] = 1'b0;
    assign proc_43_TLF_FIFO_blk[4] = 1'b0;
    assign proc_43_input_sync_blk[4] = 1'b0;
    assign proc_43_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_43[4] = dl_detect_out ? proc_dep_vld_vec_43_reg[4] : (proc_43_data_FIFO_blk[4] | proc_43_data_PIPO_blk[4] | proc_43_start_FIFO_blk[4] | proc_43_TLF_FIFO_blk[4] | proc_43_input_sync_blk[4] | proc_43_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_43_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_43_reg <= proc_dep_vld_vec_43;
        end
    end
    assign in_chan_dep_vld_vec_43[0] = dep_chan_vld_41_43;
    assign in_chan_dep_data_vec_43[176 : 0] = dep_chan_data_41_43;
    assign token_in_vec_43[0] = token_41_43;
    assign in_chan_dep_vld_vec_43[1] = dep_chan_vld_42_43;
    assign in_chan_dep_data_vec_43[353 : 177] = dep_chan_data_42_43;
    assign token_in_vec_43[1] = token_42_43;
    assign in_chan_dep_vld_vec_43[2] = dep_chan_vld_56_43;
    assign in_chan_dep_data_vec_43[530 : 354] = dep_chan_data_56_43;
    assign token_in_vec_43[2] = token_56_43;
    assign in_chan_dep_vld_vec_43[3] = dep_chan_vld_58_43;
    assign in_chan_dep_data_vec_43[707 : 531] = dep_chan_data_58_43;
    assign token_in_vec_43[3] = token_58_43;
    assign in_chan_dep_vld_vec_43[4] = dep_chan_vld_72_43;
    assign in_chan_dep_data_vec_43[884 : 708] = dep_chan_data_72_43;
    assign token_in_vec_43[4] = token_72_43;
    assign dep_chan_vld_43_42 = out_chan_dep_vld_vec_43[0];
    assign dep_chan_data_43_42 = out_chan_dep_data_43;
    assign token_43_42 = token_out_vec_43[0];
    assign dep_chan_vld_43_56 = out_chan_dep_vld_vec_43[1];
    assign dep_chan_data_43_56 = out_chan_dep_data_43;
    assign token_43_56 = token_out_vec_43[1];
    assign dep_chan_vld_43_41 = out_chan_dep_vld_vec_43[2];
    assign dep_chan_data_43_41 = out_chan_dep_data_43;
    assign token_43_41 = token_out_vec_43[2];
    assign dep_chan_vld_43_58 = out_chan_dep_vld_vec_43[3];
    assign dep_chan_data_43_58 = out_chan_dep_data_43;
    assign token_43_58 = token_out_vec_43[3];
    assign dep_chan_vld_43_72 = out_chan_dep_vld_vec_43[4];
    assign dep_chan_data_43_72 = out_chan_dep_data_43;
    assign token_43_72 = token_out_vec_43[4];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 44, 16, 16) top_hls_deadlock_detect_unit_44 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_44),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_44),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_44),
        .token_in_vec(token_in_vec_44),
        .dl_detect_in(dl_detect_out),
        .origin(origin[44]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_44),
        .out_chan_dep_data(out_chan_dep_data_44),
        .token_out_vec(token_out_vec_44),
        .dl_detect_out(dl_in_vec[44]));

    assign proc_44_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.fifo_A_PE_0_2_x018_blk_n);
    assign proc_44_data_PIPO_blk[0] = 1'b0;
    assign proc_44_start_FIFO_blk[0] = 1'b0;
    assign proc_44_TLF_FIFO_blk[0] = 1'b0;
    assign proc_44_input_sync_blk[0] = 1'b0;
    assign proc_44_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_44[0] = dl_detect_out ? proc_dep_vld_vec_44_reg[0] : (proc_44_data_FIFO_blk[0] | proc_44_data_PIPO_blk[0] | proc_44_start_FIFO_blk[0] | proc_44_TLF_FIFO_blk[0] | proc_44_input_sync_blk[0] | proc_44_output_sync_blk[0]);
    assign proc_44_data_FIFO_blk[1] = 1'b0;
    assign proc_44_data_PIPO_blk[1] = 1'b0;
    assign proc_44_start_FIFO_blk[1] = 1'b0;
    assign proc_44_TLF_FIFO_blk[1] = 1'b0;
    assign proc_44_input_sync_blk[1] = 1'b0;
    assign proc_44_output_sync_blk[1] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[1] = dl_detect_out ? proc_dep_vld_vec_44_reg[1] : (proc_44_data_FIFO_blk[1] | proc_44_data_PIPO_blk[1] | proc_44_start_FIFO_blk[1] | proc_44_TLF_FIFO_blk[1] | proc_44_input_sync_blk[1] | proc_44_output_sync_blk[1]);
    assign proc_44_data_FIFO_blk[2] = 1'b0;
    assign proc_44_data_PIPO_blk[2] = 1'b0;
    assign proc_44_start_FIFO_blk[2] = 1'b0;
    assign proc_44_TLF_FIFO_blk[2] = 1'b0;
    assign proc_44_input_sync_blk[2] = 1'b0;
    assign proc_44_output_sync_blk[2] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[2] = dl_detect_out ? proc_dep_vld_vec_44_reg[2] : (proc_44_data_FIFO_blk[2] | proc_44_data_PIPO_blk[2] | proc_44_start_FIFO_blk[2] | proc_44_TLF_FIFO_blk[2] | proc_44_input_sync_blk[2] | proc_44_output_sync_blk[2]);
    assign proc_44_data_FIFO_blk[3] = 1'b0;
    assign proc_44_data_PIPO_blk[3] = 1'b0;
    assign proc_44_start_FIFO_blk[3] = 1'b0;
    assign proc_44_TLF_FIFO_blk[3] = 1'b0;
    assign proc_44_input_sync_blk[3] = 1'b0;
    assign proc_44_output_sync_blk[3] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[3] = dl_detect_out ? proc_dep_vld_vec_44_reg[3] : (proc_44_data_FIFO_blk[3] | proc_44_data_PIPO_blk[3] | proc_44_start_FIFO_blk[3] | proc_44_TLF_FIFO_blk[3] | proc_44_input_sync_blk[3] | proc_44_output_sync_blk[3]);
    assign proc_44_data_FIFO_blk[4] = 1'b0;
    assign proc_44_data_PIPO_blk[4] = 1'b0;
    assign proc_44_start_FIFO_blk[4] = 1'b0;
    assign proc_44_TLF_FIFO_blk[4] = 1'b0;
    assign proc_44_input_sync_blk[4] = 1'b0;
    assign proc_44_output_sync_blk[4] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[4] = dl_detect_out ? proc_dep_vld_vec_44_reg[4] : (proc_44_data_FIFO_blk[4] | proc_44_data_PIPO_blk[4] | proc_44_start_FIFO_blk[4] | proc_44_TLF_FIFO_blk[4] | proc_44_input_sync_blk[4] | proc_44_output_sync_blk[4]);
    assign proc_44_data_FIFO_blk[5] = 1'b0;
    assign proc_44_data_PIPO_blk[5] = 1'b0;
    assign proc_44_start_FIFO_blk[5] = 1'b0;
    assign proc_44_TLF_FIFO_blk[5] = 1'b0;
    assign proc_44_input_sync_blk[5] = 1'b0;
    assign proc_44_output_sync_blk[5] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[5] = dl_detect_out ? proc_dep_vld_vec_44_reg[5] : (proc_44_data_FIFO_blk[5] | proc_44_data_PIPO_blk[5] | proc_44_start_FIFO_blk[5] | proc_44_TLF_FIFO_blk[5] | proc_44_input_sync_blk[5] | proc_44_output_sync_blk[5]);
    assign proc_44_data_FIFO_blk[6] = 1'b0;
    assign proc_44_data_PIPO_blk[6] = 1'b0;
    assign proc_44_start_FIFO_blk[6] = 1'b0;
    assign proc_44_TLF_FIFO_blk[6] = 1'b0;
    assign proc_44_input_sync_blk[6] = 1'b0;
    assign proc_44_output_sync_blk[6] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[6] = dl_detect_out ? proc_dep_vld_vec_44_reg[6] : (proc_44_data_FIFO_blk[6] | proc_44_data_PIPO_blk[6] | proc_44_start_FIFO_blk[6] | proc_44_TLF_FIFO_blk[6] | proc_44_input_sync_blk[6] | proc_44_output_sync_blk[6]);
    assign proc_44_data_FIFO_blk[7] = 1'b0;
    assign proc_44_data_PIPO_blk[7] = 1'b0;
    assign proc_44_start_FIFO_blk[7] = 1'b0;
    assign proc_44_TLF_FIFO_blk[7] = 1'b0;
    assign proc_44_input_sync_blk[7] = 1'b0;
    assign proc_44_output_sync_blk[7] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[7] = dl_detect_out ? proc_dep_vld_vec_44_reg[7] : (proc_44_data_FIFO_blk[7] | proc_44_data_PIPO_blk[7] | proc_44_start_FIFO_blk[7] | proc_44_TLF_FIFO_blk[7] | proc_44_input_sync_blk[7] | proc_44_output_sync_blk[7]);
    assign proc_44_data_FIFO_blk[8] = 1'b0;
    assign proc_44_data_PIPO_blk[8] = 1'b0;
    assign proc_44_start_FIFO_blk[8] = 1'b0;
    assign proc_44_TLF_FIFO_blk[8] = 1'b0;
    assign proc_44_input_sync_blk[8] = 1'b0;
    assign proc_44_output_sync_blk[8] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[8] = dl_detect_out ? proc_dep_vld_vec_44_reg[8] : (proc_44_data_FIFO_blk[8] | proc_44_data_PIPO_blk[8] | proc_44_start_FIFO_blk[8] | proc_44_TLF_FIFO_blk[8] | proc_44_input_sync_blk[8] | proc_44_output_sync_blk[8]);
    assign proc_44_data_FIFO_blk[9] = 1'b0;
    assign proc_44_data_PIPO_blk[9] = 1'b0;
    assign proc_44_start_FIFO_blk[9] = 1'b0;
    assign proc_44_TLF_FIFO_blk[9] = 1'b0;
    assign proc_44_input_sync_blk[9] = 1'b0;
    assign proc_44_output_sync_blk[9] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[9] = dl_detect_out ? proc_dep_vld_vec_44_reg[9] : (proc_44_data_FIFO_blk[9] | proc_44_data_PIPO_blk[9] | proc_44_start_FIFO_blk[9] | proc_44_TLF_FIFO_blk[9] | proc_44_input_sync_blk[9] | proc_44_output_sync_blk[9]);
    assign proc_44_data_FIFO_blk[10] = 1'b0;
    assign proc_44_data_PIPO_blk[10] = 1'b0;
    assign proc_44_start_FIFO_blk[10] = 1'b0;
    assign proc_44_TLF_FIFO_blk[10] = 1'b0;
    assign proc_44_input_sync_blk[10] = 1'b0;
    assign proc_44_output_sync_blk[10] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[10] = dl_detect_out ? proc_dep_vld_vec_44_reg[10] : (proc_44_data_FIFO_blk[10] | proc_44_data_PIPO_blk[10] | proc_44_start_FIFO_blk[10] | proc_44_TLF_FIFO_blk[10] | proc_44_input_sync_blk[10] | proc_44_output_sync_blk[10]);
    assign proc_44_data_FIFO_blk[11] = 1'b0;
    assign proc_44_data_PIPO_blk[11] = 1'b0;
    assign proc_44_start_FIFO_blk[11] = 1'b0;
    assign proc_44_TLF_FIFO_blk[11] = 1'b0;
    assign proc_44_input_sync_blk[11] = 1'b0;
    assign proc_44_output_sync_blk[11] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[11] = dl_detect_out ? proc_dep_vld_vec_44_reg[11] : (proc_44_data_FIFO_blk[11] | proc_44_data_PIPO_blk[11] | proc_44_start_FIFO_blk[11] | proc_44_TLF_FIFO_blk[11] | proc_44_input_sync_blk[11] | proc_44_output_sync_blk[11]);
    assign proc_44_data_FIFO_blk[12] = 1'b0;
    assign proc_44_data_PIPO_blk[12] = 1'b0;
    assign proc_44_start_FIFO_blk[12] = 1'b0;
    assign proc_44_TLF_FIFO_blk[12] = 1'b0;
    assign proc_44_input_sync_blk[12] = 1'b0;
    assign proc_44_output_sync_blk[12] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[12] = dl_detect_out ? proc_dep_vld_vec_44_reg[12] : (proc_44_data_FIFO_blk[12] | proc_44_data_PIPO_blk[12] | proc_44_start_FIFO_blk[12] | proc_44_TLF_FIFO_blk[12] | proc_44_input_sync_blk[12] | proc_44_output_sync_blk[12]);
    assign proc_44_data_FIFO_blk[13] = 1'b0;
    assign proc_44_data_PIPO_blk[13] = 1'b0;
    assign proc_44_start_FIFO_blk[13] = 1'b0;
    assign proc_44_TLF_FIFO_blk[13] = 1'b0;
    assign proc_44_input_sync_blk[13] = 1'b0;
    assign proc_44_output_sync_blk[13] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[13] = dl_detect_out ? proc_dep_vld_vec_44_reg[13] : (proc_44_data_FIFO_blk[13] | proc_44_data_PIPO_blk[13] | proc_44_start_FIFO_blk[13] | proc_44_TLF_FIFO_blk[13] | proc_44_input_sync_blk[13] | proc_44_output_sync_blk[13]);
    assign proc_44_data_FIFO_blk[14] = 1'b0;
    assign proc_44_data_PIPO_blk[14] = 1'b0;
    assign proc_44_start_FIFO_blk[14] = 1'b0;
    assign proc_44_TLF_FIFO_blk[14] = 1'b0;
    assign proc_44_input_sync_blk[14] = 1'b0;
    assign proc_44_output_sync_blk[14] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[14] = dl_detect_out ? proc_dep_vld_vec_44_reg[14] : (proc_44_data_FIFO_blk[14] | proc_44_data_PIPO_blk[14] | proc_44_start_FIFO_blk[14] | proc_44_TLF_FIFO_blk[14] | proc_44_input_sync_blk[14] | proc_44_output_sync_blk[14]);
    assign proc_44_data_FIFO_blk[15] = 1'b0;
    assign proc_44_data_PIPO_blk[15] = 1'b0;
    assign proc_44_start_FIFO_blk[15] = 1'b0;
    assign proc_44_TLF_FIFO_blk[15] = 1'b0;
    assign proc_44_input_sync_blk[15] = 1'b0;
    assign proc_44_output_sync_blk[15] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[15] = dl_detect_out ? proc_dep_vld_vec_44_reg[15] : (proc_44_data_FIFO_blk[15] | proc_44_data_PIPO_blk[15] | proc_44_start_FIFO_blk[15] | proc_44_TLF_FIFO_blk[15] | proc_44_input_sync_blk[15] | proc_44_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_44_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_44_reg <= proc_dep_vld_vec_44;
        end
    end
    assign in_chan_dep_vld_vec_44[0] = dep_chan_vld_19_44;
    assign in_chan_dep_data_vec_44[176 : 0] = dep_chan_data_19_44;
    assign token_in_vec_44[0] = token_19_44;
    assign in_chan_dep_vld_vec_44[1] = dep_chan_vld_45_44;
    assign in_chan_dep_data_vec_44[353 : 177] = dep_chan_data_45_44;
    assign token_in_vec_44[1] = token_45_44;
    assign in_chan_dep_vld_vec_44[2] = dep_chan_vld_46_44;
    assign in_chan_dep_data_vec_44[530 : 354] = dep_chan_data_46_44;
    assign token_in_vec_44[2] = token_46_44;
    assign in_chan_dep_vld_vec_44[3] = dep_chan_vld_47_44;
    assign in_chan_dep_data_vec_44[707 : 531] = dep_chan_data_47_44;
    assign token_in_vec_44[3] = token_47_44;
    assign in_chan_dep_vld_vec_44[4] = dep_chan_vld_48_44;
    assign in_chan_dep_data_vec_44[884 : 708] = dep_chan_data_48_44;
    assign token_in_vec_44[4] = token_48_44;
    assign in_chan_dep_vld_vec_44[5] = dep_chan_vld_49_44;
    assign in_chan_dep_data_vec_44[1061 : 885] = dep_chan_data_49_44;
    assign token_in_vec_44[5] = token_49_44;
    assign in_chan_dep_vld_vec_44[6] = dep_chan_vld_50_44;
    assign in_chan_dep_data_vec_44[1238 : 1062] = dep_chan_data_50_44;
    assign token_in_vec_44[6] = token_50_44;
    assign in_chan_dep_vld_vec_44[7] = dep_chan_vld_51_44;
    assign in_chan_dep_data_vec_44[1415 : 1239] = dep_chan_data_51_44;
    assign token_in_vec_44[7] = token_51_44;
    assign in_chan_dep_vld_vec_44[8] = dep_chan_vld_52_44;
    assign in_chan_dep_data_vec_44[1592 : 1416] = dep_chan_data_52_44;
    assign token_in_vec_44[8] = token_52_44;
    assign in_chan_dep_vld_vec_44[9] = dep_chan_vld_53_44;
    assign in_chan_dep_data_vec_44[1769 : 1593] = dep_chan_data_53_44;
    assign token_in_vec_44[9] = token_53_44;
    assign in_chan_dep_vld_vec_44[10] = dep_chan_vld_54_44;
    assign in_chan_dep_data_vec_44[1946 : 1770] = dep_chan_data_54_44;
    assign token_in_vec_44[10] = token_54_44;
    assign in_chan_dep_vld_vec_44[11] = dep_chan_vld_55_44;
    assign in_chan_dep_data_vec_44[2123 : 1947] = dep_chan_data_55_44;
    assign token_in_vec_44[11] = token_55_44;
    assign in_chan_dep_vld_vec_44[12] = dep_chan_vld_56_44;
    assign in_chan_dep_data_vec_44[2300 : 2124] = dep_chan_data_56_44;
    assign token_in_vec_44[12] = token_56_44;
    assign in_chan_dep_vld_vec_44[13] = dep_chan_vld_57_44;
    assign in_chan_dep_data_vec_44[2477 : 2301] = dep_chan_data_57_44;
    assign token_in_vec_44[13] = token_57_44;
    assign in_chan_dep_vld_vec_44[14] = dep_chan_vld_58_44;
    assign in_chan_dep_data_vec_44[2654 : 2478] = dep_chan_data_58_44;
    assign token_in_vec_44[14] = token_58_44;
    assign in_chan_dep_vld_vec_44[15] = dep_chan_vld_87_44;
    assign in_chan_dep_data_vec_44[2831 : 2655] = dep_chan_data_87_44;
    assign token_in_vec_44[15] = token_87_44;
    assign dep_chan_vld_44_19 = out_chan_dep_vld_vec_44[0];
    assign dep_chan_data_44_19 = out_chan_dep_data_44;
    assign token_44_19 = token_out_vec_44[0];
    assign dep_chan_vld_44_45 = out_chan_dep_vld_vec_44[1];
    assign dep_chan_data_44_45 = out_chan_dep_data_44;
    assign token_44_45 = token_out_vec_44[1];
    assign dep_chan_vld_44_46 = out_chan_dep_vld_vec_44[2];
    assign dep_chan_data_44_46 = out_chan_dep_data_44;
    assign token_44_46 = token_out_vec_44[2];
    assign dep_chan_vld_44_47 = out_chan_dep_vld_vec_44[3];
    assign dep_chan_data_44_47 = out_chan_dep_data_44;
    assign token_44_47 = token_out_vec_44[3];
    assign dep_chan_vld_44_48 = out_chan_dep_vld_vec_44[4];
    assign dep_chan_data_44_48 = out_chan_dep_data_44;
    assign token_44_48 = token_out_vec_44[4];
    assign dep_chan_vld_44_49 = out_chan_dep_vld_vec_44[5];
    assign dep_chan_data_44_49 = out_chan_dep_data_44;
    assign token_44_49 = token_out_vec_44[5];
    assign dep_chan_vld_44_50 = out_chan_dep_vld_vec_44[6];
    assign dep_chan_data_44_50 = out_chan_dep_data_44;
    assign token_44_50 = token_out_vec_44[6];
    assign dep_chan_vld_44_51 = out_chan_dep_vld_vec_44[7];
    assign dep_chan_data_44_51 = out_chan_dep_data_44;
    assign token_44_51 = token_out_vec_44[7];
    assign dep_chan_vld_44_52 = out_chan_dep_vld_vec_44[8];
    assign dep_chan_data_44_52 = out_chan_dep_data_44;
    assign token_44_52 = token_out_vec_44[8];
    assign dep_chan_vld_44_53 = out_chan_dep_vld_vec_44[9];
    assign dep_chan_data_44_53 = out_chan_dep_data_44;
    assign token_44_53 = token_out_vec_44[9];
    assign dep_chan_vld_44_54 = out_chan_dep_vld_vec_44[10];
    assign dep_chan_data_44_54 = out_chan_dep_data_44;
    assign token_44_54 = token_out_vec_44[10];
    assign dep_chan_vld_44_55 = out_chan_dep_vld_vec_44[11];
    assign dep_chan_data_44_55 = out_chan_dep_data_44;
    assign token_44_55 = token_out_vec_44[11];
    assign dep_chan_vld_44_56 = out_chan_dep_vld_vec_44[12];
    assign dep_chan_data_44_56 = out_chan_dep_data_44;
    assign token_44_56 = token_out_vec_44[12];
    assign dep_chan_vld_44_57 = out_chan_dep_vld_vec_44[13];
    assign dep_chan_data_44_57 = out_chan_dep_data_44;
    assign token_44_57 = token_out_vec_44[13];
    assign dep_chan_vld_44_58 = out_chan_dep_vld_vec_44[14];
    assign dep_chan_data_44_58 = out_chan_dep_data_44;
    assign token_44_58 = token_out_vec_44[14];
    assign dep_chan_vld_44_87 = out_chan_dep_vld_vec_44[15];
    assign dep_chan_data_44_87 = out_chan_dep_data_44;
    assign token_44_87 = token_out_vec_44[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 45, 16, 16) top_hls_deadlock_detect_unit_45 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_45),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_45),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_45),
        .token_in_vec(token_in_vec_45),
        .dl_detect_in(dl_detect_out),
        .origin(origin[45]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_45),
        .out_chan_dep_data(out_chan_dep_data_45),
        .token_out_vec(token_out_vec_45),
        .dl_detect_out(dl_in_vec[45]));

    assign proc_45_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.fifo_A_PE_1_2_x021_blk_n);
    assign proc_45_data_PIPO_blk[0] = 1'b0;
    assign proc_45_start_FIFO_blk[0] = 1'b0;
    assign proc_45_TLF_FIFO_blk[0] = 1'b0;
    assign proc_45_input_sync_blk[0] = 1'b0;
    assign proc_45_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_45[0] = dl_detect_out ? proc_dep_vld_vec_45_reg[0] : (proc_45_data_FIFO_blk[0] | proc_45_data_PIPO_blk[0] | proc_45_start_FIFO_blk[0] | proc_45_TLF_FIFO_blk[0] | proc_45_input_sync_blk[0] | proc_45_output_sync_blk[0]);
    assign proc_45_data_FIFO_blk[1] = 1'b0;
    assign proc_45_data_PIPO_blk[1] = 1'b0;
    assign proc_45_start_FIFO_blk[1] = 1'b0;
    assign proc_45_TLF_FIFO_blk[1] = 1'b0;
    assign proc_45_input_sync_blk[1] = 1'b0;
    assign proc_45_output_sync_blk[1] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[1] = dl_detect_out ? proc_dep_vld_vec_45_reg[1] : (proc_45_data_FIFO_blk[1] | proc_45_data_PIPO_blk[1] | proc_45_start_FIFO_blk[1] | proc_45_TLF_FIFO_blk[1] | proc_45_input_sync_blk[1] | proc_45_output_sync_blk[1]);
    assign proc_45_data_FIFO_blk[2] = 1'b0;
    assign proc_45_data_PIPO_blk[2] = 1'b0;
    assign proc_45_start_FIFO_blk[2] = 1'b0;
    assign proc_45_TLF_FIFO_blk[2] = 1'b0;
    assign proc_45_input_sync_blk[2] = 1'b0;
    assign proc_45_output_sync_blk[2] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[2] = dl_detect_out ? proc_dep_vld_vec_45_reg[2] : (proc_45_data_FIFO_blk[2] | proc_45_data_PIPO_blk[2] | proc_45_start_FIFO_blk[2] | proc_45_TLF_FIFO_blk[2] | proc_45_input_sync_blk[2] | proc_45_output_sync_blk[2]);
    assign proc_45_data_FIFO_blk[3] = 1'b0;
    assign proc_45_data_PIPO_blk[3] = 1'b0;
    assign proc_45_start_FIFO_blk[3] = 1'b0;
    assign proc_45_TLF_FIFO_blk[3] = 1'b0;
    assign proc_45_input_sync_blk[3] = 1'b0;
    assign proc_45_output_sync_blk[3] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[3] = dl_detect_out ? proc_dep_vld_vec_45_reg[3] : (proc_45_data_FIFO_blk[3] | proc_45_data_PIPO_blk[3] | proc_45_start_FIFO_blk[3] | proc_45_TLF_FIFO_blk[3] | proc_45_input_sync_blk[3] | proc_45_output_sync_blk[3]);
    assign proc_45_data_FIFO_blk[4] = 1'b0;
    assign proc_45_data_PIPO_blk[4] = 1'b0;
    assign proc_45_start_FIFO_blk[4] = 1'b0;
    assign proc_45_TLF_FIFO_blk[4] = 1'b0;
    assign proc_45_input_sync_blk[4] = 1'b0;
    assign proc_45_output_sync_blk[4] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[4] = dl_detect_out ? proc_dep_vld_vec_45_reg[4] : (proc_45_data_FIFO_blk[4] | proc_45_data_PIPO_blk[4] | proc_45_start_FIFO_blk[4] | proc_45_TLF_FIFO_blk[4] | proc_45_input_sync_blk[4] | proc_45_output_sync_blk[4]);
    assign proc_45_data_FIFO_blk[5] = 1'b0;
    assign proc_45_data_PIPO_blk[5] = 1'b0;
    assign proc_45_start_FIFO_blk[5] = 1'b0;
    assign proc_45_TLF_FIFO_blk[5] = 1'b0;
    assign proc_45_input_sync_blk[5] = 1'b0;
    assign proc_45_output_sync_blk[5] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[5] = dl_detect_out ? proc_dep_vld_vec_45_reg[5] : (proc_45_data_FIFO_blk[5] | proc_45_data_PIPO_blk[5] | proc_45_start_FIFO_blk[5] | proc_45_TLF_FIFO_blk[5] | proc_45_input_sync_blk[5] | proc_45_output_sync_blk[5]);
    assign proc_45_data_FIFO_blk[6] = 1'b0;
    assign proc_45_data_PIPO_blk[6] = 1'b0;
    assign proc_45_start_FIFO_blk[6] = 1'b0;
    assign proc_45_TLF_FIFO_blk[6] = 1'b0;
    assign proc_45_input_sync_blk[6] = 1'b0;
    assign proc_45_output_sync_blk[6] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[6] = dl_detect_out ? proc_dep_vld_vec_45_reg[6] : (proc_45_data_FIFO_blk[6] | proc_45_data_PIPO_blk[6] | proc_45_start_FIFO_blk[6] | proc_45_TLF_FIFO_blk[6] | proc_45_input_sync_blk[6] | proc_45_output_sync_blk[6]);
    assign proc_45_data_FIFO_blk[7] = 1'b0;
    assign proc_45_data_PIPO_blk[7] = 1'b0;
    assign proc_45_start_FIFO_blk[7] = 1'b0;
    assign proc_45_TLF_FIFO_blk[7] = 1'b0;
    assign proc_45_input_sync_blk[7] = 1'b0;
    assign proc_45_output_sync_blk[7] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[7] = dl_detect_out ? proc_dep_vld_vec_45_reg[7] : (proc_45_data_FIFO_blk[7] | proc_45_data_PIPO_blk[7] | proc_45_start_FIFO_blk[7] | proc_45_TLF_FIFO_blk[7] | proc_45_input_sync_blk[7] | proc_45_output_sync_blk[7]);
    assign proc_45_data_FIFO_blk[8] = 1'b0;
    assign proc_45_data_PIPO_blk[8] = 1'b0;
    assign proc_45_start_FIFO_blk[8] = 1'b0;
    assign proc_45_TLF_FIFO_blk[8] = 1'b0;
    assign proc_45_input_sync_blk[8] = 1'b0;
    assign proc_45_output_sync_blk[8] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[8] = dl_detect_out ? proc_dep_vld_vec_45_reg[8] : (proc_45_data_FIFO_blk[8] | proc_45_data_PIPO_blk[8] | proc_45_start_FIFO_blk[8] | proc_45_TLF_FIFO_blk[8] | proc_45_input_sync_blk[8] | proc_45_output_sync_blk[8]);
    assign proc_45_data_FIFO_blk[9] = 1'b0;
    assign proc_45_data_PIPO_blk[9] = 1'b0;
    assign proc_45_start_FIFO_blk[9] = 1'b0;
    assign proc_45_TLF_FIFO_blk[9] = 1'b0;
    assign proc_45_input_sync_blk[9] = 1'b0;
    assign proc_45_output_sync_blk[9] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[9] = dl_detect_out ? proc_dep_vld_vec_45_reg[9] : (proc_45_data_FIFO_blk[9] | proc_45_data_PIPO_blk[9] | proc_45_start_FIFO_blk[9] | proc_45_TLF_FIFO_blk[9] | proc_45_input_sync_blk[9] | proc_45_output_sync_blk[9]);
    assign proc_45_data_FIFO_blk[10] = 1'b0;
    assign proc_45_data_PIPO_blk[10] = 1'b0;
    assign proc_45_start_FIFO_blk[10] = 1'b0;
    assign proc_45_TLF_FIFO_blk[10] = 1'b0;
    assign proc_45_input_sync_blk[10] = 1'b0;
    assign proc_45_output_sync_blk[10] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[10] = dl_detect_out ? proc_dep_vld_vec_45_reg[10] : (proc_45_data_FIFO_blk[10] | proc_45_data_PIPO_blk[10] | proc_45_start_FIFO_blk[10] | proc_45_TLF_FIFO_blk[10] | proc_45_input_sync_blk[10] | proc_45_output_sync_blk[10]);
    assign proc_45_data_FIFO_blk[11] = 1'b0;
    assign proc_45_data_PIPO_blk[11] = 1'b0;
    assign proc_45_start_FIFO_blk[11] = 1'b0;
    assign proc_45_TLF_FIFO_blk[11] = 1'b0;
    assign proc_45_input_sync_blk[11] = 1'b0;
    assign proc_45_output_sync_blk[11] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[11] = dl_detect_out ? proc_dep_vld_vec_45_reg[11] : (proc_45_data_FIFO_blk[11] | proc_45_data_PIPO_blk[11] | proc_45_start_FIFO_blk[11] | proc_45_TLF_FIFO_blk[11] | proc_45_input_sync_blk[11] | proc_45_output_sync_blk[11]);
    assign proc_45_data_FIFO_blk[12] = 1'b0;
    assign proc_45_data_PIPO_blk[12] = 1'b0;
    assign proc_45_start_FIFO_blk[12] = 1'b0;
    assign proc_45_TLF_FIFO_blk[12] = 1'b0;
    assign proc_45_input_sync_blk[12] = 1'b0;
    assign proc_45_output_sync_blk[12] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[12] = dl_detect_out ? proc_dep_vld_vec_45_reg[12] : (proc_45_data_FIFO_blk[12] | proc_45_data_PIPO_blk[12] | proc_45_start_FIFO_blk[12] | proc_45_TLF_FIFO_blk[12] | proc_45_input_sync_blk[12] | proc_45_output_sync_blk[12]);
    assign proc_45_data_FIFO_blk[13] = 1'b0;
    assign proc_45_data_PIPO_blk[13] = 1'b0;
    assign proc_45_start_FIFO_blk[13] = 1'b0;
    assign proc_45_TLF_FIFO_blk[13] = 1'b0;
    assign proc_45_input_sync_blk[13] = 1'b0;
    assign proc_45_output_sync_blk[13] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[13] = dl_detect_out ? proc_dep_vld_vec_45_reg[13] : (proc_45_data_FIFO_blk[13] | proc_45_data_PIPO_blk[13] | proc_45_start_FIFO_blk[13] | proc_45_TLF_FIFO_blk[13] | proc_45_input_sync_blk[13] | proc_45_output_sync_blk[13]);
    assign proc_45_data_FIFO_blk[14] = 1'b0;
    assign proc_45_data_PIPO_blk[14] = 1'b0;
    assign proc_45_start_FIFO_blk[14] = 1'b0;
    assign proc_45_TLF_FIFO_blk[14] = 1'b0;
    assign proc_45_input_sync_blk[14] = 1'b0;
    assign proc_45_output_sync_blk[14] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[14] = dl_detect_out ? proc_dep_vld_vec_45_reg[14] : (proc_45_data_FIFO_blk[14] | proc_45_data_PIPO_blk[14] | proc_45_start_FIFO_blk[14] | proc_45_TLF_FIFO_blk[14] | proc_45_input_sync_blk[14] | proc_45_output_sync_blk[14]);
    assign proc_45_data_FIFO_blk[15] = 1'b0;
    assign proc_45_data_PIPO_blk[15] = 1'b0;
    assign proc_45_start_FIFO_blk[15] = 1'b0;
    assign proc_45_TLF_FIFO_blk[15] = 1'b0;
    assign proc_45_input_sync_blk[15] = 1'b0;
    assign proc_45_output_sync_blk[15] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[15] = dl_detect_out ? proc_dep_vld_vec_45_reg[15] : (proc_45_data_FIFO_blk[15] | proc_45_data_PIPO_blk[15] | proc_45_start_FIFO_blk[15] | proc_45_TLF_FIFO_blk[15] | proc_45_input_sync_blk[15] | proc_45_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_45_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_45_reg <= proc_dep_vld_vec_45;
        end
    end
    assign in_chan_dep_vld_vec_45[0] = dep_chan_vld_21_45;
    assign in_chan_dep_data_vec_45[176 : 0] = dep_chan_data_21_45;
    assign token_in_vec_45[0] = token_21_45;
    assign in_chan_dep_vld_vec_45[1] = dep_chan_vld_44_45;
    assign in_chan_dep_data_vec_45[353 : 177] = dep_chan_data_44_45;
    assign token_in_vec_45[1] = token_44_45;
    assign in_chan_dep_vld_vec_45[2] = dep_chan_vld_46_45;
    assign in_chan_dep_data_vec_45[530 : 354] = dep_chan_data_46_45;
    assign token_in_vec_45[2] = token_46_45;
    assign in_chan_dep_vld_vec_45[3] = dep_chan_vld_47_45;
    assign in_chan_dep_data_vec_45[707 : 531] = dep_chan_data_47_45;
    assign token_in_vec_45[3] = token_47_45;
    assign in_chan_dep_vld_vec_45[4] = dep_chan_vld_48_45;
    assign in_chan_dep_data_vec_45[884 : 708] = dep_chan_data_48_45;
    assign token_in_vec_45[4] = token_48_45;
    assign in_chan_dep_vld_vec_45[5] = dep_chan_vld_49_45;
    assign in_chan_dep_data_vec_45[1061 : 885] = dep_chan_data_49_45;
    assign token_in_vec_45[5] = token_49_45;
    assign in_chan_dep_vld_vec_45[6] = dep_chan_vld_50_45;
    assign in_chan_dep_data_vec_45[1238 : 1062] = dep_chan_data_50_45;
    assign token_in_vec_45[6] = token_50_45;
    assign in_chan_dep_vld_vec_45[7] = dep_chan_vld_51_45;
    assign in_chan_dep_data_vec_45[1415 : 1239] = dep_chan_data_51_45;
    assign token_in_vec_45[7] = token_51_45;
    assign in_chan_dep_vld_vec_45[8] = dep_chan_vld_52_45;
    assign in_chan_dep_data_vec_45[1592 : 1416] = dep_chan_data_52_45;
    assign token_in_vec_45[8] = token_52_45;
    assign in_chan_dep_vld_vec_45[9] = dep_chan_vld_53_45;
    assign in_chan_dep_data_vec_45[1769 : 1593] = dep_chan_data_53_45;
    assign token_in_vec_45[9] = token_53_45;
    assign in_chan_dep_vld_vec_45[10] = dep_chan_vld_54_45;
    assign in_chan_dep_data_vec_45[1946 : 1770] = dep_chan_data_54_45;
    assign token_in_vec_45[10] = token_54_45;
    assign in_chan_dep_vld_vec_45[11] = dep_chan_vld_55_45;
    assign in_chan_dep_data_vec_45[2123 : 1947] = dep_chan_data_55_45;
    assign token_in_vec_45[11] = token_55_45;
    assign in_chan_dep_vld_vec_45[12] = dep_chan_vld_56_45;
    assign in_chan_dep_data_vec_45[2300 : 2124] = dep_chan_data_56_45;
    assign token_in_vec_45[12] = token_56_45;
    assign in_chan_dep_vld_vec_45[13] = dep_chan_vld_57_45;
    assign in_chan_dep_data_vec_45[2477 : 2301] = dep_chan_data_57_45;
    assign token_in_vec_45[13] = token_57_45;
    assign in_chan_dep_vld_vec_45[14] = dep_chan_vld_58_45;
    assign in_chan_dep_data_vec_45[2654 : 2478] = dep_chan_data_58_45;
    assign token_in_vec_45[14] = token_58_45;
    assign in_chan_dep_vld_vec_45[15] = dep_chan_vld_87_45;
    assign in_chan_dep_data_vec_45[2831 : 2655] = dep_chan_data_87_45;
    assign token_in_vec_45[15] = token_87_45;
    assign dep_chan_vld_45_21 = out_chan_dep_vld_vec_45[0];
    assign dep_chan_data_45_21 = out_chan_dep_data_45;
    assign token_45_21 = token_out_vec_45[0];
    assign dep_chan_vld_45_44 = out_chan_dep_vld_vec_45[1];
    assign dep_chan_data_45_44 = out_chan_dep_data_45;
    assign token_45_44 = token_out_vec_45[1];
    assign dep_chan_vld_45_46 = out_chan_dep_vld_vec_45[2];
    assign dep_chan_data_45_46 = out_chan_dep_data_45;
    assign token_45_46 = token_out_vec_45[2];
    assign dep_chan_vld_45_47 = out_chan_dep_vld_vec_45[3];
    assign dep_chan_data_45_47 = out_chan_dep_data_45;
    assign token_45_47 = token_out_vec_45[3];
    assign dep_chan_vld_45_48 = out_chan_dep_vld_vec_45[4];
    assign dep_chan_data_45_48 = out_chan_dep_data_45;
    assign token_45_48 = token_out_vec_45[4];
    assign dep_chan_vld_45_49 = out_chan_dep_vld_vec_45[5];
    assign dep_chan_data_45_49 = out_chan_dep_data_45;
    assign token_45_49 = token_out_vec_45[5];
    assign dep_chan_vld_45_50 = out_chan_dep_vld_vec_45[6];
    assign dep_chan_data_45_50 = out_chan_dep_data_45;
    assign token_45_50 = token_out_vec_45[6];
    assign dep_chan_vld_45_51 = out_chan_dep_vld_vec_45[7];
    assign dep_chan_data_45_51 = out_chan_dep_data_45;
    assign token_45_51 = token_out_vec_45[7];
    assign dep_chan_vld_45_52 = out_chan_dep_vld_vec_45[8];
    assign dep_chan_data_45_52 = out_chan_dep_data_45;
    assign token_45_52 = token_out_vec_45[8];
    assign dep_chan_vld_45_53 = out_chan_dep_vld_vec_45[9];
    assign dep_chan_data_45_53 = out_chan_dep_data_45;
    assign token_45_53 = token_out_vec_45[9];
    assign dep_chan_vld_45_54 = out_chan_dep_vld_vec_45[10];
    assign dep_chan_data_45_54 = out_chan_dep_data_45;
    assign token_45_54 = token_out_vec_45[10];
    assign dep_chan_vld_45_55 = out_chan_dep_vld_vec_45[11];
    assign dep_chan_data_45_55 = out_chan_dep_data_45;
    assign token_45_55 = token_out_vec_45[11];
    assign dep_chan_vld_45_56 = out_chan_dep_vld_vec_45[12];
    assign dep_chan_data_45_56 = out_chan_dep_data_45;
    assign token_45_56 = token_out_vec_45[12];
    assign dep_chan_vld_45_57 = out_chan_dep_vld_vec_45[13];
    assign dep_chan_data_45_57 = out_chan_dep_data_45;
    assign token_45_57 = token_out_vec_45[13];
    assign dep_chan_vld_45_58 = out_chan_dep_vld_vec_45[14];
    assign dep_chan_data_45_58 = out_chan_dep_data_45;
    assign token_45_58 = token_out_vec_45[14];
    assign dep_chan_vld_45_87 = out_chan_dep_vld_vec_45[15];
    assign dep_chan_data_45_87 = out_chan_dep_data_45;
    assign token_45_87 = token_out_vec_45[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0
    top_hls_deadlock_detect_unit #(177, 46, 16, 16) top_hls_deadlock_detect_unit_46 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_46),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_46),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_46),
        .token_in_vec(token_in_vec_46),
        .dl_detect_in(dl_detect_out),
        .origin(origin[46]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_46),
        .out_chan_dep_data(out_chan_dep_data_46),
        .token_out_vec(token_out_vec_46),
        .dl_detect_out(dl_in_vec[46]));

    assign proc_46_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.fifo_A_PE_2_2_x024_blk_n);
    assign proc_46_data_PIPO_blk[0] = 1'b0;
    assign proc_46_start_FIFO_blk[0] = 1'b0;
    assign proc_46_TLF_FIFO_blk[0] = 1'b0;
    assign proc_46_input_sync_blk[0] = 1'b0;
    assign proc_46_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_46[0] = dl_detect_out ? proc_dep_vld_vec_46_reg[0] : (proc_46_data_FIFO_blk[0] | proc_46_data_PIPO_blk[0] | proc_46_start_FIFO_blk[0] | proc_46_TLF_FIFO_blk[0] | proc_46_input_sync_blk[0] | proc_46_output_sync_blk[0]);
    assign proc_46_data_FIFO_blk[1] = 1'b0;
    assign proc_46_data_PIPO_blk[1] = 1'b0;
    assign proc_46_start_FIFO_blk[1] = 1'b0;
    assign proc_46_TLF_FIFO_blk[1] = 1'b0;
    assign proc_46_input_sync_blk[1] = 1'b0;
    assign proc_46_output_sync_blk[1] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[1] = dl_detect_out ? proc_dep_vld_vec_46_reg[1] : (proc_46_data_FIFO_blk[1] | proc_46_data_PIPO_blk[1] | proc_46_start_FIFO_blk[1] | proc_46_TLF_FIFO_blk[1] | proc_46_input_sync_blk[1] | proc_46_output_sync_blk[1]);
    assign proc_46_data_FIFO_blk[2] = 1'b0;
    assign proc_46_data_PIPO_blk[2] = 1'b0;
    assign proc_46_start_FIFO_blk[2] = 1'b0;
    assign proc_46_TLF_FIFO_blk[2] = 1'b0;
    assign proc_46_input_sync_blk[2] = 1'b0;
    assign proc_46_output_sync_blk[2] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[2] = dl_detect_out ? proc_dep_vld_vec_46_reg[2] : (proc_46_data_FIFO_blk[2] | proc_46_data_PIPO_blk[2] | proc_46_start_FIFO_blk[2] | proc_46_TLF_FIFO_blk[2] | proc_46_input_sync_blk[2] | proc_46_output_sync_blk[2]);
    assign proc_46_data_FIFO_blk[3] = 1'b0;
    assign proc_46_data_PIPO_blk[3] = 1'b0;
    assign proc_46_start_FIFO_blk[3] = 1'b0;
    assign proc_46_TLF_FIFO_blk[3] = 1'b0;
    assign proc_46_input_sync_blk[3] = 1'b0;
    assign proc_46_output_sync_blk[3] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[3] = dl_detect_out ? proc_dep_vld_vec_46_reg[3] : (proc_46_data_FIFO_blk[3] | proc_46_data_PIPO_blk[3] | proc_46_start_FIFO_blk[3] | proc_46_TLF_FIFO_blk[3] | proc_46_input_sync_blk[3] | proc_46_output_sync_blk[3]);
    assign proc_46_data_FIFO_blk[4] = 1'b0;
    assign proc_46_data_PIPO_blk[4] = 1'b0;
    assign proc_46_start_FIFO_blk[4] = 1'b0;
    assign proc_46_TLF_FIFO_blk[4] = 1'b0;
    assign proc_46_input_sync_blk[4] = 1'b0;
    assign proc_46_output_sync_blk[4] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[4] = dl_detect_out ? proc_dep_vld_vec_46_reg[4] : (proc_46_data_FIFO_blk[4] | proc_46_data_PIPO_blk[4] | proc_46_start_FIFO_blk[4] | proc_46_TLF_FIFO_blk[4] | proc_46_input_sync_blk[4] | proc_46_output_sync_blk[4]);
    assign proc_46_data_FIFO_blk[5] = 1'b0;
    assign proc_46_data_PIPO_blk[5] = 1'b0;
    assign proc_46_start_FIFO_blk[5] = 1'b0;
    assign proc_46_TLF_FIFO_blk[5] = 1'b0;
    assign proc_46_input_sync_blk[5] = 1'b0;
    assign proc_46_output_sync_blk[5] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[5] = dl_detect_out ? proc_dep_vld_vec_46_reg[5] : (proc_46_data_FIFO_blk[5] | proc_46_data_PIPO_blk[5] | proc_46_start_FIFO_blk[5] | proc_46_TLF_FIFO_blk[5] | proc_46_input_sync_blk[5] | proc_46_output_sync_blk[5]);
    assign proc_46_data_FIFO_blk[6] = 1'b0;
    assign proc_46_data_PIPO_blk[6] = 1'b0;
    assign proc_46_start_FIFO_blk[6] = 1'b0;
    assign proc_46_TLF_FIFO_blk[6] = 1'b0;
    assign proc_46_input_sync_blk[6] = 1'b0;
    assign proc_46_output_sync_blk[6] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[6] = dl_detect_out ? proc_dep_vld_vec_46_reg[6] : (proc_46_data_FIFO_blk[6] | proc_46_data_PIPO_blk[6] | proc_46_start_FIFO_blk[6] | proc_46_TLF_FIFO_blk[6] | proc_46_input_sync_blk[6] | proc_46_output_sync_blk[6]);
    assign proc_46_data_FIFO_blk[7] = 1'b0;
    assign proc_46_data_PIPO_blk[7] = 1'b0;
    assign proc_46_start_FIFO_blk[7] = 1'b0;
    assign proc_46_TLF_FIFO_blk[7] = 1'b0;
    assign proc_46_input_sync_blk[7] = 1'b0;
    assign proc_46_output_sync_blk[7] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[7] = dl_detect_out ? proc_dep_vld_vec_46_reg[7] : (proc_46_data_FIFO_blk[7] | proc_46_data_PIPO_blk[7] | proc_46_start_FIFO_blk[7] | proc_46_TLF_FIFO_blk[7] | proc_46_input_sync_blk[7] | proc_46_output_sync_blk[7]);
    assign proc_46_data_FIFO_blk[8] = 1'b0;
    assign proc_46_data_PIPO_blk[8] = 1'b0;
    assign proc_46_start_FIFO_blk[8] = 1'b0;
    assign proc_46_TLF_FIFO_blk[8] = 1'b0;
    assign proc_46_input_sync_blk[8] = 1'b0;
    assign proc_46_output_sync_blk[8] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[8] = dl_detect_out ? proc_dep_vld_vec_46_reg[8] : (proc_46_data_FIFO_blk[8] | proc_46_data_PIPO_blk[8] | proc_46_start_FIFO_blk[8] | proc_46_TLF_FIFO_blk[8] | proc_46_input_sync_blk[8] | proc_46_output_sync_blk[8]);
    assign proc_46_data_FIFO_blk[9] = 1'b0;
    assign proc_46_data_PIPO_blk[9] = 1'b0;
    assign proc_46_start_FIFO_blk[9] = 1'b0;
    assign proc_46_TLF_FIFO_blk[9] = 1'b0;
    assign proc_46_input_sync_blk[9] = 1'b0;
    assign proc_46_output_sync_blk[9] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[9] = dl_detect_out ? proc_dep_vld_vec_46_reg[9] : (proc_46_data_FIFO_blk[9] | proc_46_data_PIPO_blk[9] | proc_46_start_FIFO_blk[9] | proc_46_TLF_FIFO_blk[9] | proc_46_input_sync_blk[9] | proc_46_output_sync_blk[9]);
    assign proc_46_data_FIFO_blk[10] = 1'b0;
    assign proc_46_data_PIPO_blk[10] = 1'b0;
    assign proc_46_start_FIFO_blk[10] = 1'b0;
    assign proc_46_TLF_FIFO_blk[10] = 1'b0;
    assign proc_46_input_sync_blk[10] = 1'b0;
    assign proc_46_output_sync_blk[10] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[10] = dl_detect_out ? proc_dep_vld_vec_46_reg[10] : (proc_46_data_FIFO_blk[10] | proc_46_data_PIPO_blk[10] | proc_46_start_FIFO_blk[10] | proc_46_TLF_FIFO_blk[10] | proc_46_input_sync_blk[10] | proc_46_output_sync_blk[10]);
    assign proc_46_data_FIFO_blk[11] = 1'b0;
    assign proc_46_data_PIPO_blk[11] = 1'b0;
    assign proc_46_start_FIFO_blk[11] = 1'b0;
    assign proc_46_TLF_FIFO_blk[11] = 1'b0;
    assign proc_46_input_sync_blk[11] = 1'b0;
    assign proc_46_output_sync_blk[11] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[11] = dl_detect_out ? proc_dep_vld_vec_46_reg[11] : (proc_46_data_FIFO_blk[11] | proc_46_data_PIPO_blk[11] | proc_46_start_FIFO_blk[11] | proc_46_TLF_FIFO_blk[11] | proc_46_input_sync_blk[11] | proc_46_output_sync_blk[11]);
    assign proc_46_data_FIFO_blk[12] = 1'b0;
    assign proc_46_data_PIPO_blk[12] = 1'b0;
    assign proc_46_start_FIFO_blk[12] = 1'b0;
    assign proc_46_TLF_FIFO_blk[12] = 1'b0;
    assign proc_46_input_sync_blk[12] = 1'b0;
    assign proc_46_output_sync_blk[12] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[12] = dl_detect_out ? proc_dep_vld_vec_46_reg[12] : (proc_46_data_FIFO_blk[12] | proc_46_data_PIPO_blk[12] | proc_46_start_FIFO_blk[12] | proc_46_TLF_FIFO_blk[12] | proc_46_input_sync_blk[12] | proc_46_output_sync_blk[12]);
    assign proc_46_data_FIFO_blk[13] = 1'b0;
    assign proc_46_data_PIPO_blk[13] = 1'b0;
    assign proc_46_start_FIFO_blk[13] = 1'b0;
    assign proc_46_TLF_FIFO_blk[13] = 1'b0;
    assign proc_46_input_sync_blk[13] = 1'b0;
    assign proc_46_output_sync_blk[13] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[13] = dl_detect_out ? proc_dep_vld_vec_46_reg[13] : (proc_46_data_FIFO_blk[13] | proc_46_data_PIPO_blk[13] | proc_46_start_FIFO_blk[13] | proc_46_TLF_FIFO_blk[13] | proc_46_input_sync_blk[13] | proc_46_output_sync_blk[13]);
    assign proc_46_data_FIFO_blk[14] = 1'b0;
    assign proc_46_data_PIPO_blk[14] = 1'b0;
    assign proc_46_start_FIFO_blk[14] = 1'b0;
    assign proc_46_TLF_FIFO_blk[14] = 1'b0;
    assign proc_46_input_sync_blk[14] = 1'b0;
    assign proc_46_output_sync_blk[14] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[14] = dl_detect_out ? proc_dep_vld_vec_46_reg[14] : (proc_46_data_FIFO_blk[14] | proc_46_data_PIPO_blk[14] | proc_46_start_FIFO_blk[14] | proc_46_TLF_FIFO_blk[14] | proc_46_input_sync_blk[14] | proc_46_output_sync_blk[14]);
    assign proc_46_data_FIFO_blk[15] = 1'b0;
    assign proc_46_data_PIPO_blk[15] = 1'b0;
    assign proc_46_start_FIFO_blk[15] = 1'b0;
    assign proc_46_TLF_FIFO_blk[15] = 1'b0;
    assign proc_46_input_sync_blk[15] = 1'b0;
    assign proc_46_output_sync_blk[15] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[15] = dl_detect_out ? proc_dep_vld_vec_46_reg[15] : (proc_46_data_FIFO_blk[15] | proc_46_data_PIPO_blk[15] | proc_46_start_FIFO_blk[15] | proc_46_TLF_FIFO_blk[15] | proc_46_input_sync_blk[15] | proc_46_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_46_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_46_reg <= proc_dep_vld_vec_46;
        end
    end
    assign in_chan_dep_vld_vec_46[0] = dep_chan_vld_23_46;
    assign in_chan_dep_data_vec_46[176 : 0] = dep_chan_data_23_46;
    assign token_in_vec_46[0] = token_23_46;
    assign in_chan_dep_vld_vec_46[1] = dep_chan_vld_44_46;
    assign in_chan_dep_data_vec_46[353 : 177] = dep_chan_data_44_46;
    assign token_in_vec_46[1] = token_44_46;
    assign in_chan_dep_vld_vec_46[2] = dep_chan_vld_45_46;
    assign in_chan_dep_data_vec_46[530 : 354] = dep_chan_data_45_46;
    assign token_in_vec_46[2] = token_45_46;
    assign in_chan_dep_vld_vec_46[3] = dep_chan_vld_47_46;
    assign in_chan_dep_data_vec_46[707 : 531] = dep_chan_data_47_46;
    assign token_in_vec_46[3] = token_47_46;
    assign in_chan_dep_vld_vec_46[4] = dep_chan_vld_48_46;
    assign in_chan_dep_data_vec_46[884 : 708] = dep_chan_data_48_46;
    assign token_in_vec_46[4] = token_48_46;
    assign in_chan_dep_vld_vec_46[5] = dep_chan_vld_49_46;
    assign in_chan_dep_data_vec_46[1061 : 885] = dep_chan_data_49_46;
    assign token_in_vec_46[5] = token_49_46;
    assign in_chan_dep_vld_vec_46[6] = dep_chan_vld_50_46;
    assign in_chan_dep_data_vec_46[1238 : 1062] = dep_chan_data_50_46;
    assign token_in_vec_46[6] = token_50_46;
    assign in_chan_dep_vld_vec_46[7] = dep_chan_vld_51_46;
    assign in_chan_dep_data_vec_46[1415 : 1239] = dep_chan_data_51_46;
    assign token_in_vec_46[7] = token_51_46;
    assign in_chan_dep_vld_vec_46[8] = dep_chan_vld_52_46;
    assign in_chan_dep_data_vec_46[1592 : 1416] = dep_chan_data_52_46;
    assign token_in_vec_46[8] = token_52_46;
    assign in_chan_dep_vld_vec_46[9] = dep_chan_vld_53_46;
    assign in_chan_dep_data_vec_46[1769 : 1593] = dep_chan_data_53_46;
    assign token_in_vec_46[9] = token_53_46;
    assign in_chan_dep_vld_vec_46[10] = dep_chan_vld_54_46;
    assign in_chan_dep_data_vec_46[1946 : 1770] = dep_chan_data_54_46;
    assign token_in_vec_46[10] = token_54_46;
    assign in_chan_dep_vld_vec_46[11] = dep_chan_vld_55_46;
    assign in_chan_dep_data_vec_46[2123 : 1947] = dep_chan_data_55_46;
    assign token_in_vec_46[11] = token_55_46;
    assign in_chan_dep_vld_vec_46[12] = dep_chan_vld_56_46;
    assign in_chan_dep_data_vec_46[2300 : 2124] = dep_chan_data_56_46;
    assign token_in_vec_46[12] = token_56_46;
    assign in_chan_dep_vld_vec_46[13] = dep_chan_vld_57_46;
    assign in_chan_dep_data_vec_46[2477 : 2301] = dep_chan_data_57_46;
    assign token_in_vec_46[13] = token_57_46;
    assign in_chan_dep_vld_vec_46[14] = dep_chan_vld_58_46;
    assign in_chan_dep_data_vec_46[2654 : 2478] = dep_chan_data_58_46;
    assign token_in_vec_46[14] = token_58_46;
    assign in_chan_dep_vld_vec_46[15] = dep_chan_vld_87_46;
    assign in_chan_dep_data_vec_46[2831 : 2655] = dep_chan_data_87_46;
    assign token_in_vec_46[15] = token_87_46;
    assign dep_chan_vld_46_23 = out_chan_dep_vld_vec_46[0];
    assign dep_chan_data_46_23 = out_chan_dep_data_46;
    assign token_46_23 = token_out_vec_46[0];
    assign dep_chan_vld_46_44 = out_chan_dep_vld_vec_46[1];
    assign dep_chan_data_46_44 = out_chan_dep_data_46;
    assign token_46_44 = token_out_vec_46[1];
    assign dep_chan_vld_46_45 = out_chan_dep_vld_vec_46[2];
    assign dep_chan_data_46_45 = out_chan_dep_data_46;
    assign token_46_45 = token_out_vec_46[2];
    assign dep_chan_vld_46_47 = out_chan_dep_vld_vec_46[3];
    assign dep_chan_data_46_47 = out_chan_dep_data_46;
    assign token_46_47 = token_out_vec_46[3];
    assign dep_chan_vld_46_48 = out_chan_dep_vld_vec_46[4];
    assign dep_chan_data_46_48 = out_chan_dep_data_46;
    assign token_46_48 = token_out_vec_46[4];
    assign dep_chan_vld_46_49 = out_chan_dep_vld_vec_46[5];
    assign dep_chan_data_46_49 = out_chan_dep_data_46;
    assign token_46_49 = token_out_vec_46[5];
    assign dep_chan_vld_46_50 = out_chan_dep_vld_vec_46[6];
    assign dep_chan_data_46_50 = out_chan_dep_data_46;
    assign token_46_50 = token_out_vec_46[6];
    assign dep_chan_vld_46_51 = out_chan_dep_vld_vec_46[7];
    assign dep_chan_data_46_51 = out_chan_dep_data_46;
    assign token_46_51 = token_out_vec_46[7];
    assign dep_chan_vld_46_52 = out_chan_dep_vld_vec_46[8];
    assign dep_chan_data_46_52 = out_chan_dep_data_46;
    assign token_46_52 = token_out_vec_46[8];
    assign dep_chan_vld_46_53 = out_chan_dep_vld_vec_46[9];
    assign dep_chan_data_46_53 = out_chan_dep_data_46;
    assign token_46_53 = token_out_vec_46[9];
    assign dep_chan_vld_46_54 = out_chan_dep_vld_vec_46[10];
    assign dep_chan_data_46_54 = out_chan_dep_data_46;
    assign token_46_54 = token_out_vec_46[10];
    assign dep_chan_vld_46_55 = out_chan_dep_vld_vec_46[11];
    assign dep_chan_data_46_55 = out_chan_dep_data_46;
    assign token_46_55 = token_out_vec_46[11];
    assign dep_chan_vld_46_56 = out_chan_dep_vld_vec_46[12];
    assign dep_chan_data_46_56 = out_chan_dep_data_46;
    assign token_46_56 = token_out_vec_46[12];
    assign dep_chan_vld_46_57 = out_chan_dep_vld_vec_46[13];
    assign dep_chan_data_46_57 = out_chan_dep_data_46;
    assign token_46_57 = token_out_vec_46[13];
    assign dep_chan_vld_46_58 = out_chan_dep_vld_vec_46[14];
    assign dep_chan_data_46_58 = out_chan_dep_data_46;
    assign token_46_58 = token_out_vec_46[14];
    assign dep_chan_vld_46_87 = out_chan_dep_vld_vec_46[15];
    assign dep_chan_data_46_87 = out_chan_dep_data_46;
    assign token_46_87 = token_out_vec_46[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0
    top_hls_deadlock_detect_unit #(177, 47, 16, 16) top_hls_deadlock_detect_unit_47 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_47),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_47),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_47),
        .token_in_vec(token_in_vec_47),
        .dl_detect_in(dl_detect_out),
        .origin(origin[47]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_47),
        .out_chan_dep_data(out_chan_dep_data_47),
        .token_out_vec(token_out_vec_47),
        .dl_detect_out(dl_in_vec[47]));

    assign proc_47_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.fifo_A_PE_3_2_x027_blk_n);
    assign proc_47_data_PIPO_blk[0] = 1'b0;
    assign proc_47_start_FIFO_blk[0] = 1'b0;
    assign proc_47_TLF_FIFO_blk[0] = 1'b0;
    assign proc_47_input_sync_blk[0] = 1'b0;
    assign proc_47_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_47[0] = dl_detect_out ? proc_dep_vld_vec_47_reg[0] : (proc_47_data_FIFO_blk[0] | proc_47_data_PIPO_blk[0] | proc_47_start_FIFO_blk[0] | proc_47_TLF_FIFO_blk[0] | proc_47_input_sync_blk[0] | proc_47_output_sync_blk[0]);
    assign proc_47_data_FIFO_blk[1] = 1'b0;
    assign proc_47_data_PIPO_blk[1] = 1'b0;
    assign proc_47_start_FIFO_blk[1] = 1'b0;
    assign proc_47_TLF_FIFO_blk[1] = 1'b0;
    assign proc_47_input_sync_blk[1] = 1'b0;
    assign proc_47_output_sync_blk[1] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[1] = dl_detect_out ? proc_dep_vld_vec_47_reg[1] : (proc_47_data_FIFO_blk[1] | proc_47_data_PIPO_blk[1] | proc_47_start_FIFO_blk[1] | proc_47_TLF_FIFO_blk[1] | proc_47_input_sync_blk[1] | proc_47_output_sync_blk[1]);
    assign proc_47_data_FIFO_blk[2] = 1'b0;
    assign proc_47_data_PIPO_blk[2] = 1'b0;
    assign proc_47_start_FIFO_blk[2] = 1'b0;
    assign proc_47_TLF_FIFO_blk[2] = 1'b0;
    assign proc_47_input_sync_blk[2] = 1'b0;
    assign proc_47_output_sync_blk[2] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[2] = dl_detect_out ? proc_dep_vld_vec_47_reg[2] : (proc_47_data_FIFO_blk[2] | proc_47_data_PIPO_blk[2] | proc_47_start_FIFO_blk[2] | proc_47_TLF_FIFO_blk[2] | proc_47_input_sync_blk[2] | proc_47_output_sync_blk[2]);
    assign proc_47_data_FIFO_blk[3] = 1'b0;
    assign proc_47_data_PIPO_blk[3] = 1'b0;
    assign proc_47_start_FIFO_blk[3] = 1'b0;
    assign proc_47_TLF_FIFO_blk[3] = 1'b0;
    assign proc_47_input_sync_blk[3] = 1'b0;
    assign proc_47_output_sync_blk[3] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[3] = dl_detect_out ? proc_dep_vld_vec_47_reg[3] : (proc_47_data_FIFO_blk[3] | proc_47_data_PIPO_blk[3] | proc_47_start_FIFO_blk[3] | proc_47_TLF_FIFO_blk[3] | proc_47_input_sync_blk[3] | proc_47_output_sync_blk[3]);
    assign proc_47_data_FIFO_blk[4] = 1'b0;
    assign proc_47_data_PIPO_blk[4] = 1'b0;
    assign proc_47_start_FIFO_blk[4] = 1'b0;
    assign proc_47_TLF_FIFO_blk[4] = 1'b0;
    assign proc_47_input_sync_blk[4] = 1'b0;
    assign proc_47_output_sync_blk[4] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[4] = dl_detect_out ? proc_dep_vld_vec_47_reg[4] : (proc_47_data_FIFO_blk[4] | proc_47_data_PIPO_blk[4] | proc_47_start_FIFO_blk[4] | proc_47_TLF_FIFO_blk[4] | proc_47_input_sync_blk[4] | proc_47_output_sync_blk[4]);
    assign proc_47_data_FIFO_blk[5] = 1'b0;
    assign proc_47_data_PIPO_blk[5] = 1'b0;
    assign proc_47_start_FIFO_blk[5] = 1'b0;
    assign proc_47_TLF_FIFO_blk[5] = 1'b0;
    assign proc_47_input_sync_blk[5] = 1'b0;
    assign proc_47_output_sync_blk[5] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[5] = dl_detect_out ? proc_dep_vld_vec_47_reg[5] : (proc_47_data_FIFO_blk[5] | proc_47_data_PIPO_blk[5] | proc_47_start_FIFO_blk[5] | proc_47_TLF_FIFO_blk[5] | proc_47_input_sync_blk[5] | proc_47_output_sync_blk[5]);
    assign proc_47_data_FIFO_blk[6] = 1'b0;
    assign proc_47_data_PIPO_blk[6] = 1'b0;
    assign proc_47_start_FIFO_blk[6] = 1'b0;
    assign proc_47_TLF_FIFO_blk[6] = 1'b0;
    assign proc_47_input_sync_blk[6] = 1'b0;
    assign proc_47_output_sync_blk[6] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[6] = dl_detect_out ? proc_dep_vld_vec_47_reg[6] : (proc_47_data_FIFO_blk[6] | proc_47_data_PIPO_blk[6] | proc_47_start_FIFO_blk[6] | proc_47_TLF_FIFO_blk[6] | proc_47_input_sync_blk[6] | proc_47_output_sync_blk[6]);
    assign proc_47_data_FIFO_blk[7] = 1'b0;
    assign proc_47_data_PIPO_blk[7] = 1'b0;
    assign proc_47_start_FIFO_blk[7] = 1'b0;
    assign proc_47_TLF_FIFO_blk[7] = 1'b0;
    assign proc_47_input_sync_blk[7] = 1'b0;
    assign proc_47_output_sync_blk[7] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[7] = dl_detect_out ? proc_dep_vld_vec_47_reg[7] : (proc_47_data_FIFO_blk[7] | proc_47_data_PIPO_blk[7] | proc_47_start_FIFO_blk[7] | proc_47_TLF_FIFO_blk[7] | proc_47_input_sync_blk[7] | proc_47_output_sync_blk[7]);
    assign proc_47_data_FIFO_blk[8] = 1'b0;
    assign proc_47_data_PIPO_blk[8] = 1'b0;
    assign proc_47_start_FIFO_blk[8] = 1'b0;
    assign proc_47_TLF_FIFO_blk[8] = 1'b0;
    assign proc_47_input_sync_blk[8] = 1'b0;
    assign proc_47_output_sync_blk[8] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[8] = dl_detect_out ? proc_dep_vld_vec_47_reg[8] : (proc_47_data_FIFO_blk[8] | proc_47_data_PIPO_blk[8] | proc_47_start_FIFO_blk[8] | proc_47_TLF_FIFO_blk[8] | proc_47_input_sync_blk[8] | proc_47_output_sync_blk[8]);
    assign proc_47_data_FIFO_blk[9] = 1'b0;
    assign proc_47_data_PIPO_blk[9] = 1'b0;
    assign proc_47_start_FIFO_blk[9] = 1'b0;
    assign proc_47_TLF_FIFO_blk[9] = 1'b0;
    assign proc_47_input_sync_blk[9] = 1'b0;
    assign proc_47_output_sync_blk[9] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[9] = dl_detect_out ? proc_dep_vld_vec_47_reg[9] : (proc_47_data_FIFO_blk[9] | proc_47_data_PIPO_blk[9] | proc_47_start_FIFO_blk[9] | proc_47_TLF_FIFO_blk[9] | proc_47_input_sync_blk[9] | proc_47_output_sync_blk[9]);
    assign proc_47_data_FIFO_blk[10] = 1'b0;
    assign proc_47_data_PIPO_blk[10] = 1'b0;
    assign proc_47_start_FIFO_blk[10] = 1'b0;
    assign proc_47_TLF_FIFO_blk[10] = 1'b0;
    assign proc_47_input_sync_blk[10] = 1'b0;
    assign proc_47_output_sync_blk[10] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[10] = dl_detect_out ? proc_dep_vld_vec_47_reg[10] : (proc_47_data_FIFO_blk[10] | proc_47_data_PIPO_blk[10] | proc_47_start_FIFO_blk[10] | proc_47_TLF_FIFO_blk[10] | proc_47_input_sync_blk[10] | proc_47_output_sync_blk[10]);
    assign proc_47_data_FIFO_blk[11] = 1'b0;
    assign proc_47_data_PIPO_blk[11] = 1'b0;
    assign proc_47_start_FIFO_blk[11] = 1'b0;
    assign proc_47_TLF_FIFO_blk[11] = 1'b0;
    assign proc_47_input_sync_blk[11] = 1'b0;
    assign proc_47_output_sync_blk[11] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[11] = dl_detect_out ? proc_dep_vld_vec_47_reg[11] : (proc_47_data_FIFO_blk[11] | proc_47_data_PIPO_blk[11] | proc_47_start_FIFO_blk[11] | proc_47_TLF_FIFO_blk[11] | proc_47_input_sync_blk[11] | proc_47_output_sync_blk[11]);
    assign proc_47_data_FIFO_blk[12] = 1'b0;
    assign proc_47_data_PIPO_blk[12] = 1'b0;
    assign proc_47_start_FIFO_blk[12] = 1'b0;
    assign proc_47_TLF_FIFO_blk[12] = 1'b0;
    assign proc_47_input_sync_blk[12] = 1'b0;
    assign proc_47_output_sync_blk[12] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[12] = dl_detect_out ? proc_dep_vld_vec_47_reg[12] : (proc_47_data_FIFO_blk[12] | proc_47_data_PIPO_blk[12] | proc_47_start_FIFO_blk[12] | proc_47_TLF_FIFO_blk[12] | proc_47_input_sync_blk[12] | proc_47_output_sync_blk[12]);
    assign proc_47_data_FIFO_blk[13] = 1'b0;
    assign proc_47_data_PIPO_blk[13] = 1'b0;
    assign proc_47_start_FIFO_blk[13] = 1'b0;
    assign proc_47_TLF_FIFO_blk[13] = 1'b0;
    assign proc_47_input_sync_blk[13] = 1'b0;
    assign proc_47_output_sync_blk[13] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[13] = dl_detect_out ? proc_dep_vld_vec_47_reg[13] : (proc_47_data_FIFO_blk[13] | proc_47_data_PIPO_blk[13] | proc_47_start_FIFO_blk[13] | proc_47_TLF_FIFO_blk[13] | proc_47_input_sync_blk[13] | proc_47_output_sync_blk[13]);
    assign proc_47_data_FIFO_blk[14] = 1'b0;
    assign proc_47_data_PIPO_blk[14] = 1'b0;
    assign proc_47_start_FIFO_blk[14] = 1'b0;
    assign proc_47_TLF_FIFO_blk[14] = 1'b0;
    assign proc_47_input_sync_blk[14] = 1'b0;
    assign proc_47_output_sync_blk[14] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[14] = dl_detect_out ? proc_dep_vld_vec_47_reg[14] : (proc_47_data_FIFO_blk[14] | proc_47_data_PIPO_blk[14] | proc_47_start_FIFO_blk[14] | proc_47_TLF_FIFO_blk[14] | proc_47_input_sync_blk[14] | proc_47_output_sync_blk[14]);
    assign proc_47_data_FIFO_blk[15] = 1'b0;
    assign proc_47_data_PIPO_blk[15] = 1'b0;
    assign proc_47_start_FIFO_blk[15] = 1'b0;
    assign proc_47_TLF_FIFO_blk[15] = 1'b0;
    assign proc_47_input_sync_blk[15] = 1'b0;
    assign proc_47_output_sync_blk[15] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[15] = dl_detect_out ? proc_dep_vld_vec_47_reg[15] : (proc_47_data_FIFO_blk[15] | proc_47_data_PIPO_blk[15] | proc_47_start_FIFO_blk[15] | proc_47_TLF_FIFO_blk[15] | proc_47_input_sync_blk[15] | proc_47_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_47_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_47_reg <= proc_dep_vld_vec_47;
        end
    end
    assign in_chan_dep_vld_vec_47[0] = dep_chan_vld_25_47;
    assign in_chan_dep_data_vec_47[176 : 0] = dep_chan_data_25_47;
    assign token_in_vec_47[0] = token_25_47;
    assign in_chan_dep_vld_vec_47[1] = dep_chan_vld_44_47;
    assign in_chan_dep_data_vec_47[353 : 177] = dep_chan_data_44_47;
    assign token_in_vec_47[1] = token_44_47;
    assign in_chan_dep_vld_vec_47[2] = dep_chan_vld_45_47;
    assign in_chan_dep_data_vec_47[530 : 354] = dep_chan_data_45_47;
    assign token_in_vec_47[2] = token_45_47;
    assign in_chan_dep_vld_vec_47[3] = dep_chan_vld_46_47;
    assign in_chan_dep_data_vec_47[707 : 531] = dep_chan_data_46_47;
    assign token_in_vec_47[3] = token_46_47;
    assign in_chan_dep_vld_vec_47[4] = dep_chan_vld_48_47;
    assign in_chan_dep_data_vec_47[884 : 708] = dep_chan_data_48_47;
    assign token_in_vec_47[4] = token_48_47;
    assign in_chan_dep_vld_vec_47[5] = dep_chan_vld_49_47;
    assign in_chan_dep_data_vec_47[1061 : 885] = dep_chan_data_49_47;
    assign token_in_vec_47[5] = token_49_47;
    assign in_chan_dep_vld_vec_47[6] = dep_chan_vld_50_47;
    assign in_chan_dep_data_vec_47[1238 : 1062] = dep_chan_data_50_47;
    assign token_in_vec_47[6] = token_50_47;
    assign in_chan_dep_vld_vec_47[7] = dep_chan_vld_51_47;
    assign in_chan_dep_data_vec_47[1415 : 1239] = dep_chan_data_51_47;
    assign token_in_vec_47[7] = token_51_47;
    assign in_chan_dep_vld_vec_47[8] = dep_chan_vld_52_47;
    assign in_chan_dep_data_vec_47[1592 : 1416] = dep_chan_data_52_47;
    assign token_in_vec_47[8] = token_52_47;
    assign in_chan_dep_vld_vec_47[9] = dep_chan_vld_53_47;
    assign in_chan_dep_data_vec_47[1769 : 1593] = dep_chan_data_53_47;
    assign token_in_vec_47[9] = token_53_47;
    assign in_chan_dep_vld_vec_47[10] = dep_chan_vld_54_47;
    assign in_chan_dep_data_vec_47[1946 : 1770] = dep_chan_data_54_47;
    assign token_in_vec_47[10] = token_54_47;
    assign in_chan_dep_vld_vec_47[11] = dep_chan_vld_55_47;
    assign in_chan_dep_data_vec_47[2123 : 1947] = dep_chan_data_55_47;
    assign token_in_vec_47[11] = token_55_47;
    assign in_chan_dep_vld_vec_47[12] = dep_chan_vld_56_47;
    assign in_chan_dep_data_vec_47[2300 : 2124] = dep_chan_data_56_47;
    assign token_in_vec_47[12] = token_56_47;
    assign in_chan_dep_vld_vec_47[13] = dep_chan_vld_57_47;
    assign in_chan_dep_data_vec_47[2477 : 2301] = dep_chan_data_57_47;
    assign token_in_vec_47[13] = token_57_47;
    assign in_chan_dep_vld_vec_47[14] = dep_chan_vld_58_47;
    assign in_chan_dep_data_vec_47[2654 : 2478] = dep_chan_data_58_47;
    assign token_in_vec_47[14] = token_58_47;
    assign in_chan_dep_vld_vec_47[15] = dep_chan_vld_87_47;
    assign in_chan_dep_data_vec_47[2831 : 2655] = dep_chan_data_87_47;
    assign token_in_vec_47[15] = token_87_47;
    assign dep_chan_vld_47_25 = out_chan_dep_vld_vec_47[0];
    assign dep_chan_data_47_25 = out_chan_dep_data_47;
    assign token_47_25 = token_out_vec_47[0];
    assign dep_chan_vld_47_44 = out_chan_dep_vld_vec_47[1];
    assign dep_chan_data_47_44 = out_chan_dep_data_47;
    assign token_47_44 = token_out_vec_47[1];
    assign dep_chan_vld_47_45 = out_chan_dep_vld_vec_47[2];
    assign dep_chan_data_47_45 = out_chan_dep_data_47;
    assign token_47_45 = token_out_vec_47[2];
    assign dep_chan_vld_47_46 = out_chan_dep_vld_vec_47[3];
    assign dep_chan_data_47_46 = out_chan_dep_data_47;
    assign token_47_46 = token_out_vec_47[3];
    assign dep_chan_vld_47_48 = out_chan_dep_vld_vec_47[4];
    assign dep_chan_data_47_48 = out_chan_dep_data_47;
    assign token_47_48 = token_out_vec_47[4];
    assign dep_chan_vld_47_49 = out_chan_dep_vld_vec_47[5];
    assign dep_chan_data_47_49 = out_chan_dep_data_47;
    assign token_47_49 = token_out_vec_47[5];
    assign dep_chan_vld_47_50 = out_chan_dep_vld_vec_47[6];
    assign dep_chan_data_47_50 = out_chan_dep_data_47;
    assign token_47_50 = token_out_vec_47[6];
    assign dep_chan_vld_47_51 = out_chan_dep_vld_vec_47[7];
    assign dep_chan_data_47_51 = out_chan_dep_data_47;
    assign token_47_51 = token_out_vec_47[7];
    assign dep_chan_vld_47_52 = out_chan_dep_vld_vec_47[8];
    assign dep_chan_data_47_52 = out_chan_dep_data_47;
    assign token_47_52 = token_out_vec_47[8];
    assign dep_chan_vld_47_53 = out_chan_dep_vld_vec_47[9];
    assign dep_chan_data_47_53 = out_chan_dep_data_47;
    assign token_47_53 = token_out_vec_47[9];
    assign dep_chan_vld_47_54 = out_chan_dep_vld_vec_47[10];
    assign dep_chan_data_47_54 = out_chan_dep_data_47;
    assign token_47_54 = token_out_vec_47[10];
    assign dep_chan_vld_47_55 = out_chan_dep_vld_vec_47[11];
    assign dep_chan_data_47_55 = out_chan_dep_data_47;
    assign token_47_55 = token_out_vec_47[11];
    assign dep_chan_vld_47_56 = out_chan_dep_vld_vec_47[12];
    assign dep_chan_data_47_56 = out_chan_dep_data_47;
    assign token_47_56 = token_out_vec_47[12];
    assign dep_chan_vld_47_57 = out_chan_dep_vld_vec_47[13];
    assign dep_chan_data_47_57 = out_chan_dep_data_47;
    assign token_47_57 = token_out_vec_47[13];
    assign dep_chan_vld_47_58 = out_chan_dep_vld_vec_47[14];
    assign dep_chan_data_47_58 = out_chan_dep_data_47;
    assign token_47_58 = token_out_vec_47[14];
    assign dep_chan_vld_47_87 = out_chan_dep_vld_vec_47[15];
    assign dep_chan_data_47_87 = out_chan_dep_data_47;
    assign token_47_87 = token_out_vec_47[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0
    top_hls_deadlock_detect_unit #(177, 48, 16, 16) top_hls_deadlock_detect_unit_48 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_48),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_48),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_48),
        .token_in_vec(token_in_vec_48),
        .dl_detect_in(dl_detect_out),
        .origin(origin[48]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_48),
        .out_chan_dep_data(out_chan_dep_data_48),
        .token_out_vec(token_out_vec_48),
        .dl_detect_out(dl_in_vec[48]));

    assign proc_48_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.fifo_A_PE_4_2_x030_blk_n);
    assign proc_48_data_PIPO_blk[0] = 1'b0;
    assign proc_48_start_FIFO_blk[0] = 1'b0;
    assign proc_48_TLF_FIFO_blk[0] = 1'b0;
    assign proc_48_input_sync_blk[0] = 1'b0;
    assign proc_48_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_48[0] = dl_detect_out ? proc_dep_vld_vec_48_reg[0] : (proc_48_data_FIFO_blk[0] | proc_48_data_PIPO_blk[0] | proc_48_start_FIFO_blk[0] | proc_48_TLF_FIFO_blk[0] | proc_48_input_sync_blk[0] | proc_48_output_sync_blk[0]);
    assign proc_48_data_FIFO_blk[1] = 1'b0;
    assign proc_48_data_PIPO_blk[1] = 1'b0;
    assign proc_48_start_FIFO_blk[1] = 1'b0;
    assign proc_48_TLF_FIFO_blk[1] = 1'b0;
    assign proc_48_input_sync_blk[1] = 1'b0;
    assign proc_48_output_sync_blk[1] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[1] = dl_detect_out ? proc_dep_vld_vec_48_reg[1] : (proc_48_data_FIFO_blk[1] | proc_48_data_PIPO_blk[1] | proc_48_start_FIFO_blk[1] | proc_48_TLF_FIFO_blk[1] | proc_48_input_sync_blk[1] | proc_48_output_sync_blk[1]);
    assign proc_48_data_FIFO_blk[2] = 1'b0;
    assign proc_48_data_PIPO_blk[2] = 1'b0;
    assign proc_48_start_FIFO_blk[2] = 1'b0;
    assign proc_48_TLF_FIFO_blk[2] = 1'b0;
    assign proc_48_input_sync_blk[2] = 1'b0;
    assign proc_48_output_sync_blk[2] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[2] = dl_detect_out ? proc_dep_vld_vec_48_reg[2] : (proc_48_data_FIFO_blk[2] | proc_48_data_PIPO_blk[2] | proc_48_start_FIFO_blk[2] | proc_48_TLF_FIFO_blk[2] | proc_48_input_sync_blk[2] | proc_48_output_sync_blk[2]);
    assign proc_48_data_FIFO_blk[3] = 1'b0;
    assign proc_48_data_PIPO_blk[3] = 1'b0;
    assign proc_48_start_FIFO_blk[3] = 1'b0;
    assign proc_48_TLF_FIFO_blk[3] = 1'b0;
    assign proc_48_input_sync_blk[3] = 1'b0;
    assign proc_48_output_sync_blk[3] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[3] = dl_detect_out ? proc_dep_vld_vec_48_reg[3] : (proc_48_data_FIFO_blk[3] | proc_48_data_PIPO_blk[3] | proc_48_start_FIFO_blk[3] | proc_48_TLF_FIFO_blk[3] | proc_48_input_sync_blk[3] | proc_48_output_sync_blk[3]);
    assign proc_48_data_FIFO_blk[4] = 1'b0;
    assign proc_48_data_PIPO_blk[4] = 1'b0;
    assign proc_48_start_FIFO_blk[4] = 1'b0;
    assign proc_48_TLF_FIFO_blk[4] = 1'b0;
    assign proc_48_input_sync_blk[4] = 1'b0;
    assign proc_48_output_sync_blk[4] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[4] = dl_detect_out ? proc_dep_vld_vec_48_reg[4] : (proc_48_data_FIFO_blk[4] | proc_48_data_PIPO_blk[4] | proc_48_start_FIFO_blk[4] | proc_48_TLF_FIFO_blk[4] | proc_48_input_sync_blk[4] | proc_48_output_sync_blk[4]);
    assign proc_48_data_FIFO_blk[5] = 1'b0;
    assign proc_48_data_PIPO_blk[5] = 1'b0;
    assign proc_48_start_FIFO_blk[5] = 1'b0;
    assign proc_48_TLF_FIFO_blk[5] = 1'b0;
    assign proc_48_input_sync_blk[5] = 1'b0;
    assign proc_48_output_sync_blk[5] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[5] = dl_detect_out ? proc_dep_vld_vec_48_reg[5] : (proc_48_data_FIFO_blk[5] | proc_48_data_PIPO_blk[5] | proc_48_start_FIFO_blk[5] | proc_48_TLF_FIFO_blk[5] | proc_48_input_sync_blk[5] | proc_48_output_sync_blk[5]);
    assign proc_48_data_FIFO_blk[6] = 1'b0;
    assign proc_48_data_PIPO_blk[6] = 1'b0;
    assign proc_48_start_FIFO_blk[6] = 1'b0;
    assign proc_48_TLF_FIFO_blk[6] = 1'b0;
    assign proc_48_input_sync_blk[6] = 1'b0;
    assign proc_48_output_sync_blk[6] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[6] = dl_detect_out ? proc_dep_vld_vec_48_reg[6] : (proc_48_data_FIFO_blk[6] | proc_48_data_PIPO_blk[6] | proc_48_start_FIFO_blk[6] | proc_48_TLF_FIFO_blk[6] | proc_48_input_sync_blk[6] | proc_48_output_sync_blk[6]);
    assign proc_48_data_FIFO_blk[7] = 1'b0;
    assign proc_48_data_PIPO_blk[7] = 1'b0;
    assign proc_48_start_FIFO_blk[7] = 1'b0;
    assign proc_48_TLF_FIFO_blk[7] = 1'b0;
    assign proc_48_input_sync_blk[7] = 1'b0;
    assign proc_48_output_sync_blk[7] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[7] = dl_detect_out ? proc_dep_vld_vec_48_reg[7] : (proc_48_data_FIFO_blk[7] | proc_48_data_PIPO_blk[7] | proc_48_start_FIFO_blk[7] | proc_48_TLF_FIFO_blk[7] | proc_48_input_sync_blk[7] | proc_48_output_sync_blk[7]);
    assign proc_48_data_FIFO_blk[8] = 1'b0;
    assign proc_48_data_PIPO_blk[8] = 1'b0;
    assign proc_48_start_FIFO_blk[8] = 1'b0;
    assign proc_48_TLF_FIFO_blk[8] = 1'b0;
    assign proc_48_input_sync_blk[8] = 1'b0;
    assign proc_48_output_sync_blk[8] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[8] = dl_detect_out ? proc_dep_vld_vec_48_reg[8] : (proc_48_data_FIFO_blk[8] | proc_48_data_PIPO_blk[8] | proc_48_start_FIFO_blk[8] | proc_48_TLF_FIFO_blk[8] | proc_48_input_sync_blk[8] | proc_48_output_sync_blk[8]);
    assign proc_48_data_FIFO_blk[9] = 1'b0;
    assign proc_48_data_PIPO_blk[9] = 1'b0;
    assign proc_48_start_FIFO_blk[9] = 1'b0;
    assign proc_48_TLF_FIFO_blk[9] = 1'b0;
    assign proc_48_input_sync_blk[9] = 1'b0;
    assign proc_48_output_sync_blk[9] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[9] = dl_detect_out ? proc_dep_vld_vec_48_reg[9] : (proc_48_data_FIFO_blk[9] | proc_48_data_PIPO_blk[9] | proc_48_start_FIFO_blk[9] | proc_48_TLF_FIFO_blk[9] | proc_48_input_sync_blk[9] | proc_48_output_sync_blk[9]);
    assign proc_48_data_FIFO_blk[10] = 1'b0;
    assign proc_48_data_PIPO_blk[10] = 1'b0;
    assign proc_48_start_FIFO_blk[10] = 1'b0;
    assign proc_48_TLF_FIFO_blk[10] = 1'b0;
    assign proc_48_input_sync_blk[10] = 1'b0;
    assign proc_48_output_sync_blk[10] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[10] = dl_detect_out ? proc_dep_vld_vec_48_reg[10] : (proc_48_data_FIFO_blk[10] | proc_48_data_PIPO_blk[10] | proc_48_start_FIFO_blk[10] | proc_48_TLF_FIFO_blk[10] | proc_48_input_sync_blk[10] | proc_48_output_sync_blk[10]);
    assign proc_48_data_FIFO_blk[11] = 1'b0;
    assign proc_48_data_PIPO_blk[11] = 1'b0;
    assign proc_48_start_FIFO_blk[11] = 1'b0;
    assign proc_48_TLF_FIFO_blk[11] = 1'b0;
    assign proc_48_input_sync_blk[11] = 1'b0;
    assign proc_48_output_sync_blk[11] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[11] = dl_detect_out ? proc_dep_vld_vec_48_reg[11] : (proc_48_data_FIFO_blk[11] | proc_48_data_PIPO_blk[11] | proc_48_start_FIFO_blk[11] | proc_48_TLF_FIFO_blk[11] | proc_48_input_sync_blk[11] | proc_48_output_sync_blk[11]);
    assign proc_48_data_FIFO_blk[12] = 1'b0;
    assign proc_48_data_PIPO_blk[12] = 1'b0;
    assign proc_48_start_FIFO_blk[12] = 1'b0;
    assign proc_48_TLF_FIFO_blk[12] = 1'b0;
    assign proc_48_input_sync_blk[12] = 1'b0;
    assign proc_48_output_sync_blk[12] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[12] = dl_detect_out ? proc_dep_vld_vec_48_reg[12] : (proc_48_data_FIFO_blk[12] | proc_48_data_PIPO_blk[12] | proc_48_start_FIFO_blk[12] | proc_48_TLF_FIFO_blk[12] | proc_48_input_sync_blk[12] | proc_48_output_sync_blk[12]);
    assign proc_48_data_FIFO_blk[13] = 1'b0;
    assign proc_48_data_PIPO_blk[13] = 1'b0;
    assign proc_48_start_FIFO_blk[13] = 1'b0;
    assign proc_48_TLF_FIFO_blk[13] = 1'b0;
    assign proc_48_input_sync_blk[13] = 1'b0;
    assign proc_48_output_sync_blk[13] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[13] = dl_detect_out ? proc_dep_vld_vec_48_reg[13] : (proc_48_data_FIFO_blk[13] | proc_48_data_PIPO_blk[13] | proc_48_start_FIFO_blk[13] | proc_48_TLF_FIFO_blk[13] | proc_48_input_sync_blk[13] | proc_48_output_sync_blk[13]);
    assign proc_48_data_FIFO_blk[14] = 1'b0;
    assign proc_48_data_PIPO_blk[14] = 1'b0;
    assign proc_48_start_FIFO_blk[14] = 1'b0;
    assign proc_48_TLF_FIFO_blk[14] = 1'b0;
    assign proc_48_input_sync_blk[14] = 1'b0;
    assign proc_48_output_sync_blk[14] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[14] = dl_detect_out ? proc_dep_vld_vec_48_reg[14] : (proc_48_data_FIFO_blk[14] | proc_48_data_PIPO_blk[14] | proc_48_start_FIFO_blk[14] | proc_48_TLF_FIFO_blk[14] | proc_48_input_sync_blk[14] | proc_48_output_sync_blk[14]);
    assign proc_48_data_FIFO_blk[15] = 1'b0;
    assign proc_48_data_PIPO_blk[15] = 1'b0;
    assign proc_48_start_FIFO_blk[15] = 1'b0;
    assign proc_48_TLF_FIFO_blk[15] = 1'b0;
    assign proc_48_input_sync_blk[15] = 1'b0;
    assign proc_48_output_sync_blk[15] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[15] = dl_detect_out ? proc_dep_vld_vec_48_reg[15] : (proc_48_data_FIFO_blk[15] | proc_48_data_PIPO_blk[15] | proc_48_start_FIFO_blk[15] | proc_48_TLF_FIFO_blk[15] | proc_48_input_sync_blk[15] | proc_48_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_48_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_48_reg <= proc_dep_vld_vec_48;
        end
    end
    assign in_chan_dep_vld_vec_48[0] = dep_chan_vld_27_48;
    assign in_chan_dep_data_vec_48[176 : 0] = dep_chan_data_27_48;
    assign token_in_vec_48[0] = token_27_48;
    assign in_chan_dep_vld_vec_48[1] = dep_chan_vld_44_48;
    assign in_chan_dep_data_vec_48[353 : 177] = dep_chan_data_44_48;
    assign token_in_vec_48[1] = token_44_48;
    assign in_chan_dep_vld_vec_48[2] = dep_chan_vld_45_48;
    assign in_chan_dep_data_vec_48[530 : 354] = dep_chan_data_45_48;
    assign token_in_vec_48[2] = token_45_48;
    assign in_chan_dep_vld_vec_48[3] = dep_chan_vld_46_48;
    assign in_chan_dep_data_vec_48[707 : 531] = dep_chan_data_46_48;
    assign token_in_vec_48[3] = token_46_48;
    assign in_chan_dep_vld_vec_48[4] = dep_chan_vld_47_48;
    assign in_chan_dep_data_vec_48[884 : 708] = dep_chan_data_47_48;
    assign token_in_vec_48[4] = token_47_48;
    assign in_chan_dep_vld_vec_48[5] = dep_chan_vld_49_48;
    assign in_chan_dep_data_vec_48[1061 : 885] = dep_chan_data_49_48;
    assign token_in_vec_48[5] = token_49_48;
    assign in_chan_dep_vld_vec_48[6] = dep_chan_vld_50_48;
    assign in_chan_dep_data_vec_48[1238 : 1062] = dep_chan_data_50_48;
    assign token_in_vec_48[6] = token_50_48;
    assign in_chan_dep_vld_vec_48[7] = dep_chan_vld_51_48;
    assign in_chan_dep_data_vec_48[1415 : 1239] = dep_chan_data_51_48;
    assign token_in_vec_48[7] = token_51_48;
    assign in_chan_dep_vld_vec_48[8] = dep_chan_vld_52_48;
    assign in_chan_dep_data_vec_48[1592 : 1416] = dep_chan_data_52_48;
    assign token_in_vec_48[8] = token_52_48;
    assign in_chan_dep_vld_vec_48[9] = dep_chan_vld_53_48;
    assign in_chan_dep_data_vec_48[1769 : 1593] = dep_chan_data_53_48;
    assign token_in_vec_48[9] = token_53_48;
    assign in_chan_dep_vld_vec_48[10] = dep_chan_vld_54_48;
    assign in_chan_dep_data_vec_48[1946 : 1770] = dep_chan_data_54_48;
    assign token_in_vec_48[10] = token_54_48;
    assign in_chan_dep_vld_vec_48[11] = dep_chan_vld_55_48;
    assign in_chan_dep_data_vec_48[2123 : 1947] = dep_chan_data_55_48;
    assign token_in_vec_48[11] = token_55_48;
    assign in_chan_dep_vld_vec_48[12] = dep_chan_vld_56_48;
    assign in_chan_dep_data_vec_48[2300 : 2124] = dep_chan_data_56_48;
    assign token_in_vec_48[12] = token_56_48;
    assign in_chan_dep_vld_vec_48[13] = dep_chan_vld_57_48;
    assign in_chan_dep_data_vec_48[2477 : 2301] = dep_chan_data_57_48;
    assign token_in_vec_48[13] = token_57_48;
    assign in_chan_dep_vld_vec_48[14] = dep_chan_vld_58_48;
    assign in_chan_dep_data_vec_48[2654 : 2478] = dep_chan_data_58_48;
    assign token_in_vec_48[14] = token_58_48;
    assign in_chan_dep_vld_vec_48[15] = dep_chan_vld_87_48;
    assign in_chan_dep_data_vec_48[2831 : 2655] = dep_chan_data_87_48;
    assign token_in_vec_48[15] = token_87_48;
    assign dep_chan_vld_48_27 = out_chan_dep_vld_vec_48[0];
    assign dep_chan_data_48_27 = out_chan_dep_data_48;
    assign token_48_27 = token_out_vec_48[0];
    assign dep_chan_vld_48_44 = out_chan_dep_vld_vec_48[1];
    assign dep_chan_data_48_44 = out_chan_dep_data_48;
    assign token_48_44 = token_out_vec_48[1];
    assign dep_chan_vld_48_45 = out_chan_dep_vld_vec_48[2];
    assign dep_chan_data_48_45 = out_chan_dep_data_48;
    assign token_48_45 = token_out_vec_48[2];
    assign dep_chan_vld_48_46 = out_chan_dep_vld_vec_48[3];
    assign dep_chan_data_48_46 = out_chan_dep_data_48;
    assign token_48_46 = token_out_vec_48[3];
    assign dep_chan_vld_48_47 = out_chan_dep_vld_vec_48[4];
    assign dep_chan_data_48_47 = out_chan_dep_data_48;
    assign token_48_47 = token_out_vec_48[4];
    assign dep_chan_vld_48_49 = out_chan_dep_vld_vec_48[5];
    assign dep_chan_data_48_49 = out_chan_dep_data_48;
    assign token_48_49 = token_out_vec_48[5];
    assign dep_chan_vld_48_50 = out_chan_dep_vld_vec_48[6];
    assign dep_chan_data_48_50 = out_chan_dep_data_48;
    assign token_48_50 = token_out_vec_48[6];
    assign dep_chan_vld_48_51 = out_chan_dep_vld_vec_48[7];
    assign dep_chan_data_48_51 = out_chan_dep_data_48;
    assign token_48_51 = token_out_vec_48[7];
    assign dep_chan_vld_48_52 = out_chan_dep_vld_vec_48[8];
    assign dep_chan_data_48_52 = out_chan_dep_data_48;
    assign token_48_52 = token_out_vec_48[8];
    assign dep_chan_vld_48_53 = out_chan_dep_vld_vec_48[9];
    assign dep_chan_data_48_53 = out_chan_dep_data_48;
    assign token_48_53 = token_out_vec_48[9];
    assign dep_chan_vld_48_54 = out_chan_dep_vld_vec_48[10];
    assign dep_chan_data_48_54 = out_chan_dep_data_48;
    assign token_48_54 = token_out_vec_48[10];
    assign dep_chan_vld_48_55 = out_chan_dep_vld_vec_48[11];
    assign dep_chan_data_48_55 = out_chan_dep_data_48;
    assign token_48_55 = token_out_vec_48[11];
    assign dep_chan_vld_48_56 = out_chan_dep_vld_vec_48[12];
    assign dep_chan_data_48_56 = out_chan_dep_data_48;
    assign token_48_56 = token_out_vec_48[12];
    assign dep_chan_vld_48_57 = out_chan_dep_vld_vec_48[13];
    assign dep_chan_data_48_57 = out_chan_dep_data_48;
    assign token_48_57 = token_out_vec_48[13];
    assign dep_chan_vld_48_58 = out_chan_dep_vld_vec_48[14];
    assign dep_chan_data_48_58 = out_chan_dep_data_48;
    assign token_48_58 = token_out_vec_48[14];
    assign dep_chan_vld_48_87 = out_chan_dep_vld_vec_48[15];
    assign dep_chan_data_48_87 = out_chan_dep_data_48;
    assign token_48_87 = token_out_vec_48[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0
    top_hls_deadlock_detect_unit #(177, 49, 16, 16) top_hls_deadlock_detect_unit_49 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_49),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_49),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_49),
        .token_in_vec(token_in_vec_49),
        .dl_detect_in(dl_detect_out),
        .origin(origin[49]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_49),
        .out_chan_dep_data(out_chan_dep_data_49),
        .token_out_vec(token_out_vec_49),
        .dl_detect_out(dl_in_vec[49]));

    assign proc_49_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.fifo_A_PE_5_2_x033_blk_n);
    assign proc_49_data_PIPO_blk[0] = 1'b0;
    assign proc_49_start_FIFO_blk[0] = 1'b0;
    assign proc_49_TLF_FIFO_blk[0] = 1'b0;
    assign proc_49_input_sync_blk[0] = 1'b0;
    assign proc_49_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_49[0] = dl_detect_out ? proc_dep_vld_vec_49_reg[0] : (proc_49_data_FIFO_blk[0] | proc_49_data_PIPO_blk[0] | proc_49_start_FIFO_blk[0] | proc_49_TLF_FIFO_blk[0] | proc_49_input_sync_blk[0] | proc_49_output_sync_blk[0]);
    assign proc_49_data_FIFO_blk[1] = 1'b0;
    assign proc_49_data_PIPO_blk[1] = 1'b0;
    assign proc_49_start_FIFO_blk[1] = 1'b0;
    assign proc_49_TLF_FIFO_blk[1] = 1'b0;
    assign proc_49_input_sync_blk[1] = 1'b0;
    assign proc_49_output_sync_blk[1] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[1] = dl_detect_out ? proc_dep_vld_vec_49_reg[1] : (proc_49_data_FIFO_blk[1] | proc_49_data_PIPO_blk[1] | proc_49_start_FIFO_blk[1] | proc_49_TLF_FIFO_blk[1] | proc_49_input_sync_blk[1] | proc_49_output_sync_blk[1]);
    assign proc_49_data_FIFO_blk[2] = 1'b0;
    assign proc_49_data_PIPO_blk[2] = 1'b0;
    assign proc_49_start_FIFO_blk[2] = 1'b0;
    assign proc_49_TLF_FIFO_blk[2] = 1'b0;
    assign proc_49_input_sync_blk[2] = 1'b0;
    assign proc_49_output_sync_blk[2] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[2] = dl_detect_out ? proc_dep_vld_vec_49_reg[2] : (proc_49_data_FIFO_blk[2] | proc_49_data_PIPO_blk[2] | proc_49_start_FIFO_blk[2] | proc_49_TLF_FIFO_blk[2] | proc_49_input_sync_blk[2] | proc_49_output_sync_blk[2]);
    assign proc_49_data_FIFO_blk[3] = 1'b0;
    assign proc_49_data_PIPO_blk[3] = 1'b0;
    assign proc_49_start_FIFO_blk[3] = 1'b0;
    assign proc_49_TLF_FIFO_blk[3] = 1'b0;
    assign proc_49_input_sync_blk[3] = 1'b0;
    assign proc_49_output_sync_blk[3] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[3] = dl_detect_out ? proc_dep_vld_vec_49_reg[3] : (proc_49_data_FIFO_blk[3] | proc_49_data_PIPO_blk[3] | proc_49_start_FIFO_blk[3] | proc_49_TLF_FIFO_blk[3] | proc_49_input_sync_blk[3] | proc_49_output_sync_blk[3]);
    assign proc_49_data_FIFO_blk[4] = 1'b0;
    assign proc_49_data_PIPO_blk[4] = 1'b0;
    assign proc_49_start_FIFO_blk[4] = 1'b0;
    assign proc_49_TLF_FIFO_blk[4] = 1'b0;
    assign proc_49_input_sync_blk[4] = 1'b0;
    assign proc_49_output_sync_blk[4] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[4] = dl_detect_out ? proc_dep_vld_vec_49_reg[4] : (proc_49_data_FIFO_blk[4] | proc_49_data_PIPO_blk[4] | proc_49_start_FIFO_blk[4] | proc_49_TLF_FIFO_blk[4] | proc_49_input_sync_blk[4] | proc_49_output_sync_blk[4]);
    assign proc_49_data_FIFO_blk[5] = 1'b0;
    assign proc_49_data_PIPO_blk[5] = 1'b0;
    assign proc_49_start_FIFO_blk[5] = 1'b0;
    assign proc_49_TLF_FIFO_blk[5] = 1'b0;
    assign proc_49_input_sync_blk[5] = 1'b0;
    assign proc_49_output_sync_blk[5] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[5] = dl_detect_out ? proc_dep_vld_vec_49_reg[5] : (proc_49_data_FIFO_blk[5] | proc_49_data_PIPO_blk[5] | proc_49_start_FIFO_blk[5] | proc_49_TLF_FIFO_blk[5] | proc_49_input_sync_blk[5] | proc_49_output_sync_blk[5]);
    assign proc_49_data_FIFO_blk[6] = 1'b0;
    assign proc_49_data_PIPO_blk[6] = 1'b0;
    assign proc_49_start_FIFO_blk[6] = 1'b0;
    assign proc_49_TLF_FIFO_blk[6] = 1'b0;
    assign proc_49_input_sync_blk[6] = 1'b0;
    assign proc_49_output_sync_blk[6] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[6] = dl_detect_out ? proc_dep_vld_vec_49_reg[6] : (proc_49_data_FIFO_blk[6] | proc_49_data_PIPO_blk[6] | proc_49_start_FIFO_blk[6] | proc_49_TLF_FIFO_blk[6] | proc_49_input_sync_blk[6] | proc_49_output_sync_blk[6]);
    assign proc_49_data_FIFO_blk[7] = 1'b0;
    assign proc_49_data_PIPO_blk[7] = 1'b0;
    assign proc_49_start_FIFO_blk[7] = 1'b0;
    assign proc_49_TLF_FIFO_blk[7] = 1'b0;
    assign proc_49_input_sync_blk[7] = 1'b0;
    assign proc_49_output_sync_blk[7] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[7] = dl_detect_out ? proc_dep_vld_vec_49_reg[7] : (proc_49_data_FIFO_blk[7] | proc_49_data_PIPO_blk[7] | proc_49_start_FIFO_blk[7] | proc_49_TLF_FIFO_blk[7] | proc_49_input_sync_blk[7] | proc_49_output_sync_blk[7]);
    assign proc_49_data_FIFO_blk[8] = 1'b0;
    assign proc_49_data_PIPO_blk[8] = 1'b0;
    assign proc_49_start_FIFO_blk[8] = 1'b0;
    assign proc_49_TLF_FIFO_blk[8] = 1'b0;
    assign proc_49_input_sync_blk[8] = 1'b0;
    assign proc_49_output_sync_blk[8] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[8] = dl_detect_out ? proc_dep_vld_vec_49_reg[8] : (proc_49_data_FIFO_blk[8] | proc_49_data_PIPO_blk[8] | proc_49_start_FIFO_blk[8] | proc_49_TLF_FIFO_blk[8] | proc_49_input_sync_blk[8] | proc_49_output_sync_blk[8]);
    assign proc_49_data_FIFO_blk[9] = 1'b0;
    assign proc_49_data_PIPO_blk[9] = 1'b0;
    assign proc_49_start_FIFO_blk[9] = 1'b0;
    assign proc_49_TLF_FIFO_blk[9] = 1'b0;
    assign proc_49_input_sync_blk[9] = 1'b0;
    assign proc_49_output_sync_blk[9] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[9] = dl_detect_out ? proc_dep_vld_vec_49_reg[9] : (proc_49_data_FIFO_blk[9] | proc_49_data_PIPO_blk[9] | proc_49_start_FIFO_blk[9] | proc_49_TLF_FIFO_blk[9] | proc_49_input_sync_blk[9] | proc_49_output_sync_blk[9]);
    assign proc_49_data_FIFO_blk[10] = 1'b0;
    assign proc_49_data_PIPO_blk[10] = 1'b0;
    assign proc_49_start_FIFO_blk[10] = 1'b0;
    assign proc_49_TLF_FIFO_blk[10] = 1'b0;
    assign proc_49_input_sync_blk[10] = 1'b0;
    assign proc_49_output_sync_blk[10] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[10] = dl_detect_out ? proc_dep_vld_vec_49_reg[10] : (proc_49_data_FIFO_blk[10] | proc_49_data_PIPO_blk[10] | proc_49_start_FIFO_blk[10] | proc_49_TLF_FIFO_blk[10] | proc_49_input_sync_blk[10] | proc_49_output_sync_blk[10]);
    assign proc_49_data_FIFO_blk[11] = 1'b0;
    assign proc_49_data_PIPO_blk[11] = 1'b0;
    assign proc_49_start_FIFO_blk[11] = 1'b0;
    assign proc_49_TLF_FIFO_blk[11] = 1'b0;
    assign proc_49_input_sync_blk[11] = 1'b0;
    assign proc_49_output_sync_blk[11] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[11] = dl_detect_out ? proc_dep_vld_vec_49_reg[11] : (proc_49_data_FIFO_blk[11] | proc_49_data_PIPO_blk[11] | proc_49_start_FIFO_blk[11] | proc_49_TLF_FIFO_blk[11] | proc_49_input_sync_blk[11] | proc_49_output_sync_blk[11]);
    assign proc_49_data_FIFO_blk[12] = 1'b0;
    assign proc_49_data_PIPO_blk[12] = 1'b0;
    assign proc_49_start_FIFO_blk[12] = 1'b0;
    assign proc_49_TLF_FIFO_blk[12] = 1'b0;
    assign proc_49_input_sync_blk[12] = 1'b0;
    assign proc_49_output_sync_blk[12] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[12] = dl_detect_out ? proc_dep_vld_vec_49_reg[12] : (proc_49_data_FIFO_blk[12] | proc_49_data_PIPO_blk[12] | proc_49_start_FIFO_blk[12] | proc_49_TLF_FIFO_blk[12] | proc_49_input_sync_blk[12] | proc_49_output_sync_blk[12]);
    assign proc_49_data_FIFO_blk[13] = 1'b0;
    assign proc_49_data_PIPO_blk[13] = 1'b0;
    assign proc_49_start_FIFO_blk[13] = 1'b0;
    assign proc_49_TLF_FIFO_blk[13] = 1'b0;
    assign proc_49_input_sync_blk[13] = 1'b0;
    assign proc_49_output_sync_blk[13] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[13] = dl_detect_out ? proc_dep_vld_vec_49_reg[13] : (proc_49_data_FIFO_blk[13] | proc_49_data_PIPO_blk[13] | proc_49_start_FIFO_blk[13] | proc_49_TLF_FIFO_blk[13] | proc_49_input_sync_blk[13] | proc_49_output_sync_blk[13]);
    assign proc_49_data_FIFO_blk[14] = 1'b0;
    assign proc_49_data_PIPO_blk[14] = 1'b0;
    assign proc_49_start_FIFO_blk[14] = 1'b0;
    assign proc_49_TLF_FIFO_blk[14] = 1'b0;
    assign proc_49_input_sync_blk[14] = 1'b0;
    assign proc_49_output_sync_blk[14] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[14] = dl_detect_out ? proc_dep_vld_vec_49_reg[14] : (proc_49_data_FIFO_blk[14] | proc_49_data_PIPO_blk[14] | proc_49_start_FIFO_blk[14] | proc_49_TLF_FIFO_blk[14] | proc_49_input_sync_blk[14] | proc_49_output_sync_blk[14]);
    assign proc_49_data_FIFO_blk[15] = 1'b0;
    assign proc_49_data_PIPO_blk[15] = 1'b0;
    assign proc_49_start_FIFO_blk[15] = 1'b0;
    assign proc_49_TLF_FIFO_blk[15] = 1'b0;
    assign proc_49_input_sync_blk[15] = 1'b0;
    assign proc_49_output_sync_blk[15] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[15] = dl_detect_out ? proc_dep_vld_vec_49_reg[15] : (proc_49_data_FIFO_blk[15] | proc_49_data_PIPO_blk[15] | proc_49_start_FIFO_blk[15] | proc_49_TLF_FIFO_blk[15] | proc_49_input_sync_blk[15] | proc_49_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_49_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_49_reg <= proc_dep_vld_vec_49;
        end
    end
    assign in_chan_dep_vld_vec_49[0] = dep_chan_vld_29_49;
    assign in_chan_dep_data_vec_49[176 : 0] = dep_chan_data_29_49;
    assign token_in_vec_49[0] = token_29_49;
    assign in_chan_dep_vld_vec_49[1] = dep_chan_vld_44_49;
    assign in_chan_dep_data_vec_49[353 : 177] = dep_chan_data_44_49;
    assign token_in_vec_49[1] = token_44_49;
    assign in_chan_dep_vld_vec_49[2] = dep_chan_vld_45_49;
    assign in_chan_dep_data_vec_49[530 : 354] = dep_chan_data_45_49;
    assign token_in_vec_49[2] = token_45_49;
    assign in_chan_dep_vld_vec_49[3] = dep_chan_vld_46_49;
    assign in_chan_dep_data_vec_49[707 : 531] = dep_chan_data_46_49;
    assign token_in_vec_49[3] = token_46_49;
    assign in_chan_dep_vld_vec_49[4] = dep_chan_vld_47_49;
    assign in_chan_dep_data_vec_49[884 : 708] = dep_chan_data_47_49;
    assign token_in_vec_49[4] = token_47_49;
    assign in_chan_dep_vld_vec_49[5] = dep_chan_vld_48_49;
    assign in_chan_dep_data_vec_49[1061 : 885] = dep_chan_data_48_49;
    assign token_in_vec_49[5] = token_48_49;
    assign in_chan_dep_vld_vec_49[6] = dep_chan_vld_50_49;
    assign in_chan_dep_data_vec_49[1238 : 1062] = dep_chan_data_50_49;
    assign token_in_vec_49[6] = token_50_49;
    assign in_chan_dep_vld_vec_49[7] = dep_chan_vld_51_49;
    assign in_chan_dep_data_vec_49[1415 : 1239] = dep_chan_data_51_49;
    assign token_in_vec_49[7] = token_51_49;
    assign in_chan_dep_vld_vec_49[8] = dep_chan_vld_52_49;
    assign in_chan_dep_data_vec_49[1592 : 1416] = dep_chan_data_52_49;
    assign token_in_vec_49[8] = token_52_49;
    assign in_chan_dep_vld_vec_49[9] = dep_chan_vld_53_49;
    assign in_chan_dep_data_vec_49[1769 : 1593] = dep_chan_data_53_49;
    assign token_in_vec_49[9] = token_53_49;
    assign in_chan_dep_vld_vec_49[10] = dep_chan_vld_54_49;
    assign in_chan_dep_data_vec_49[1946 : 1770] = dep_chan_data_54_49;
    assign token_in_vec_49[10] = token_54_49;
    assign in_chan_dep_vld_vec_49[11] = dep_chan_vld_55_49;
    assign in_chan_dep_data_vec_49[2123 : 1947] = dep_chan_data_55_49;
    assign token_in_vec_49[11] = token_55_49;
    assign in_chan_dep_vld_vec_49[12] = dep_chan_vld_56_49;
    assign in_chan_dep_data_vec_49[2300 : 2124] = dep_chan_data_56_49;
    assign token_in_vec_49[12] = token_56_49;
    assign in_chan_dep_vld_vec_49[13] = dep_chan_vld_57_49;
    assign in_chan_dep_data_vec_49[2477 : 2301] = dep_chan_data_57_49;
    assign token_in_vec_49[13] = token_57_49;
    assign in_chan_dep_vld_vec_49[14] = dep_chan_vld_58_49;
    assign in_chan_dep_data_vec_49[2654 : 2478] = dep_chan_data_58_49;
    assign token_in_vec_49[14] = token_58_49;
    assign in_chan_dep_vld_vec_49[15] = dep_chan_vld_87_49;
    assign in_chan_dep_data_vec_49[2831 : 2655] = dep_chan_data_87_49;
    assign token_in_vec_49[15] = token_87_49;
    assign dep_chan_vld_49_29 = out_chan_dep_vld_vec_49[0];
    assign dep_chan_data_49_29 = out_chan_dep_data_49;
    assign token_49_29 = token_out_vec_49[0];
    assign dep_chan_vld_49_44 = out_chan_dep_vld_vec_49[1];
    assign dep_chan_data_49_44 = out_chan_dep_data_49;
    assign token_49_44 = token_out_vec_49[1];
    assign dep_chan_vld_49_45 = out_chan_dep_vld_vec_49[2];
    assign dep_chan_data_49_45 = out_chan_dep_data_49;
    assign token_49_45 = token_out_vec_49[2];
    assign dep_chan_vld_49_46 = out_chan_dep_vld_vec_49[3];
    assign dep_chan_data_49_46 = out_chan_dep_data_49;
    assign token_49_46 = token_out_vec_49[3];
    assign dep_chan_vld_49_47 = out_chan_dep_vld_vec_49[4];
    assign dep_chan_data_49_47 = out_chan_dep_data_49;
    assign token_49_47 = token_out_vec_49[4];
    assign dep_chan_vld_49_48 = out_chan_dep_vld_vec_49[5];
    assign dep_chan_data_49_48 = out_chan_dep_data_49;
    assign token_49_48 = token_out_vec_49[5];
    assign dep_chan_vld_49_50 = out_chan_dep_vld_vec_49[6];
    assign dep_chan_data_49_50 = out_chan_dep_data_49;
    assign token_49_50 = token_out_vec_49[6];
    assign dep_chan_vld_49_51 = out_chan_dep_vld_vec_49[7];
    assign dep_chan_data_49_51 = out_chan_dep_data_49;
    assign token_49_51 = token_out_vec_49[7];
    assign dep_chan_vld_49_52 = out_chan_dep_vld_vec_49[8];
    assign dep_chan_data_49_52 = out_chan_dep_data_49;
    assign token_49_52 = token_out_vec_49[8];
    assign dep_chan_vld_49_53 = out_chan_dep_vld_vec_49[9];
    assign dep_chan_data_49_53 = out_chan_dep_data_49;
    assign token_49_53 = token_out_vec_49[9];
    assign dep_chan_vld_49_54 = out_chan_dep_vld_vec_49[10];
    assign dep_chan_data_49_54 = out_chan_dep_data_49;
    assign token_49_54 = token_out_vec_49[10];
    assign dep_chan_vld_49_55 = out_chan_dep_vld_vec_49[11];
    assign dep_chan_data_49_55 = out_chan_dep_data_49;
    assign token_49_55 = token_out_vec_49[11];
    assign dep_chan_vld_49_56 = out_chan_dep_vld_vec_49[12];
    assign dep_chan_data_49_56 = out_chan_dep_data_49;
    assign token_49_56 = token_out_vec_49[12];
    assign dep_chan_vld_49_57 = out_chan_dep_vld_vec_49[13];
    assign dep_chan_data_49_57 = out_chan_dep_data_49;
    assign token_49_57 = token_out_vec_49[13];
    assign dep_chan_vld_49_58 = out_chan_dep_vld_vec_49[14];
    assign dep_chan_data_49_58 = out_chan_dep_data_49;
    assign token_49_58 = token_out_vec_49[14];
    assign dep_chan_vld_49_87 = out_chan_dep_vld_vec_49[15];
    assign dep_chan_data_49_87 = out_chan_dep_data_49;
    assign token_49_87 = token_out_vec_49[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0
    top_hls_deadlock_detect_unit #(177, 50, 16, 16) top_hls_deadlock_detect_unit_50 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_50),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_50),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_50),
        .token_in_vec(token_in_vec_50),
        .dl_detect_in(dl_detect_out),
        .origin(origin[50]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_50),
        .out_chan_dep_data(out_chan_dep_data_50),
        .token_out_vec(token_out_vec_50),
        .dl_detect_out(dl_in_vec[50]));

    assign proc_50_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.fifo_A_PE_6_2_x036_blk_n);
    assign proc_50_data_PIPO_blk[0] = 1'b0;
    assign proc_50_start_FIFO_blk[0] = 1'b0;
    assign proc_50_TLF_FIFO_blk[0] = 1'b0;
    assign proc_50_input_sync_blk[0] = 1'b0;
    assign proc_50_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_50[0] = dl_detect_out ? proc_dep_vld_vec_50_reg[0] : (proc_50_data_FIFO_blk[0] | proc_50_data_PIPO_blk[0] | proc_50_start_FIFO_blk[0] | proc_50_TLF_FIFO_blk[0] | proc_50_input_sync_blk[0] | proc_50_output_sync_blk[0]);
    assign proc_50_data_FIFO_blk[1] = 1'b0;
    assign proc_50_data_PIPO_blk[1] = 1'b0;
    assign proc_50_start_FIFO_blk[1] = 1'b0;
    assign proc_50_TLF_FIFO_blk[1] = 1'b0;
    assign proc_50_input_sync_blk[1] = 1'b0;
    assign proc_50_output_sync_blk[1] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[1] = dl_detect_out ? proc_dep_vld_vec_50_reg[1] : (proc_50_data_FIFO_blk[1] | proc_50_data_PIPO_blk[1] | proc_50_start_FIFO_blk[1] | proc_50_TLF_FIFO_blk[1] | proc_50_input_sync_blk[1] | proc_50_output_sync_blk[1]);
    assign proc_50_data_FIFO_blk[2] = 1'b0;
    assign proc_50_data_PIPO_blk[2] = 1'b0;
    assign proc_50_start_FIFO_blk[2] = 1'b0;
    assign proc_50_TLF_FIFO_blk[2] = 1'b0;
    assign proc_50_input_sync_blk[2] = 1'b0;
    assign proc_50_output_sync_blk[2] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[2] = dl_detect_out ? proc_dep_vld_vec_50_reg[2] : (proc_50_data_FIFO_blk[2] | proc_50_data_PIPO_blk[2] | proc_50_start_FIFO_blk[2] | proc_50_TLF_FIFO_blk[2] | proc_50_input_sync_blk[2] | proc_50_output_sync_blk[2]);
    assign proc_50_data_FIFO_blk[3] = 1'b0;
    assign proc_50_data_PIPO_blk[3] = 1'b0;
    assign proc_50_start_FIFO_blk[3] = 1'b0;
    assign proc_50_TLF_FIFO_blk[3] = 1'b0;
    assign proc_50_input_sync_blk[3] = 1'b0;
    assign proc_50_output_sync_blk[3] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[3] = dl_detect_out ? proc_dep_vld_vec_50_reg[3] : (proc_50_data_FIFO_blk[3] | proc_50_data_PIPO_blk[3] | proc_50_start_FIFO_blk[3] | proc_50_TLF_FIFO_blk[3] | proc_50_input_sync_blk[3] | proc_50_output_sync_blk[3]);
    assign proc_50_data_FIFO_blk[4] = 1'b0;
    assign proc_50_data_PIPO_blk[4] = 1'b0;
    assign proc_50_start_FIFO_blk[4] = 1'b0;
    assign proc_50_TLF_FIFO_blk[4] = 1'b0;
    assign proc_50_input_sync_blk[4] = 1'b0;
    assign proc_50_output_sync_blk[4] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[4] = dl_detect_out ? proc_dep_vld_vec_50_reg[4] : (proc_50_data_FIFO_blk[4] | proc_50_data_PIPO_blk[4] | proc_50_start_FIFO_blk[4] | proc_50_TLF_FIFO_blk[4] | proc_50_input_sync_blk[4] | proc_50_output_sync_blk[4]);
    assign proc_50_data_FIFO_blk[5] = 1'b0;
    assign proc_50_data_PIPO_blk[5] = 1'b0;
    assign proc_50_start_FIFO_blk[5] = 1'b0;
    assign proc_50_TLF_FIFO_blk[5] = 1'b0;
    assign proc_50_input_sync_blk[5] = 1'b0;
    assign proc_50_output_sync_blk[5] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[5] = dl_detect_out ? proc_dep_vld_vec_50_reg[5] : (proc_50_data_FIFO_blk[5] | proc_50_data_PIPO_blk[5] | proc_50_start_FIFO_blk[5] | proc_50_TLF_FIFO_blk[5] | proc_50_input_sync_blk[5] | proc_50_output_sync_blk[5]);
    assign proc_50_data_FIFO_blk[6] = 1'b0;
    assign proc_50_data_PIPO_blk[6] = 1'b0;
    assign proc_50_start_FIFO_blk[6] = 1'b0;
    assign proc_50_TLF_FIFO_blk[6] = 1'b0;
    assign proc_50_input_sync_blk[6] = 1'b0;
    assign proc_50_output_sync_blk[6] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[6] = dl_detect_out ? proc_dep_vld_vec_50_reg[6] : (proc_50_data_FIFO_blk[6] | proc_50_data_PIPO_blk[6] | proc_50_start_FIFO_blk[6] | proc_50_TLF_FIFO_blk[6] | proc_50_input_sync_blk[6] | proc_50_output_sync_blk[6]);
    assign proc_50_data_FIFO_blk[7] = 1'b0;
    assign proc_50_data_PIPO_blk[7] = 1'b0;
    assign proc_50_start_FIFO_blk[7] = 1'b0;
    assign proc_50_TLF_FIFO_blk[7] = 1'b0;
    assign proc_50_input_sync_blk[7] = 1'b0;
    assign proc_50_output_sync_blk[7] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[7] = dl_detect_out ? proc_dep_vld_vec_50_reg[7] : (proc_50_data_FIFO_blk[7] | proc_50_data_PIPO_blk[7] | proc_50_start_FIFO_blk[7] | proc_50_TLF_FIFO_blk[7] | proc_50_input_sync_blk[7] | proc_50_output_sync_blk[7]);
    assign proc_50_data_FIFO_blk[8] = 1'b0;
    assign proc_50_data_PIPO_blk[8] = 1'b0;
    assign proc_50_start_FIFO_blk[8] = 1'b0;
    assign proc_50_TLF_FIFO_blk[8] = 1'b0;
    assign proc_50_input_sync_blk[8] = 1'b0;
    assign proc_50_output_sync_blk[8] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[8] = dl_detect_out ? proc_dep_vld_vec_50_reg[8] : (proc_50_data_FIFO_blk[8] | proc_50_data_PIPO_blk[8] | proc_50_start_FIFO_blk[8] | proc_50_TLF_FIFO_blk[8] | proc_50_input_sync_blk[8] | proc_50_output_sync_blk[8]);
    assign proc_50_data_FIFO_blk[9] = 1'b0;
    assign proc_50_data_PIPO_blk[9] = 1'b0;
    assign proc_50_start_FIFO_blk[9] = 1'b0;
    assign proc_50_TLF_FIFO_blk[9] = 1'b0;
    assign proc_50_input_sync_blk[9] = 1'b0;
    assign proc_50_output_sync_blk[9] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[9] = dl_detect_out ? proc_dep_vld_vec_50_reg[9] : (proc_50_data_FIFO_blk[9] | proc_50_data_PIPO_blk[9] | proc_50_start_FIFO_blk[9] | proc_50_TLF_FIFO_blk[9] | proc_50_input_sync_blk[9] | proc_50_output_sync_blk[9]);
    assign proc_50_data_FIFO_blk[10] = 1'b0;
    assign proc_50_data_PIPO_blk[10] = 1'b0;
    assign proc_50_start_FIFO_blk[10] = 1'b0;
    assign proc_50_TLF_FIFO_blk[10] = 1'b0;
    assign proc_50_input_sync_blk[10] = 1'b0;
    assign proc_50_output_sync_blk[10] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[10] = dl_detect_out ? proc_dep_vld_vec_50_reg[10] : (proc_50_data_FIFO_blk[10] | proc_50_data_PIPO_blk[10] | proc_50_start_FIFO_blk[10] | proc_50_TLF_FIFO_blk[10] | proc_50_input_sync_blk[10] | proc_50_output_sync_blk[10]);
    assign proc_50_data_FIFO_blk[11] = 1'b0;
    assign proc_50_data_PIPO_blk[11] = 1'b0;
    assign proc_50_start_FIFO_blk[11] = 1'b0;
    assign proc_50_TLF_FIFO_blk[11] = 1'b0;
    assign proc_50_input_sync_blk[11] = 1'b0;
    assign proc_50_output_sync_blk[11] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[11] = dl_detect_out ? proc_dep_vld_vec_50_reg[11] : (proc_50_data_FIFO_blk[11] | proc_50_data_PIPO_blk[11] | proc_50_start_FIFO_blk[11] | proc_50_TLF_FIFO_blk[11] | proc_50_input_sync_blk[11] | proc_50_output_sync_blk[11]);
    assign proc_50_data_FIFO_blk[12] = 1'b0;
    assign proc_50_data_PIPO_blk[12] = 1'b0;
    assign proc_50_start_FIFO_blk[12] = 1'b0;
    assign proc_50_TLF_FIFO_blk[12] = 1'b0;
    assign proc_50_input_sync_blk[12] = 1'b0;
    assign proc_50_output_sync_blk[12] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[12] = dl_detect_out ? proc_dep_vld_vec_50_reg[12] : (proc_50_data_FIFO_blk[12] | proc_50_data_PIPO_blk[12] | proc_50_start_FIFO_blk[12] | proc_50_TLF_FIFO_blk[12] | proc_50_input_sync_blk[12] | proc_50_output_sync_blk[12]);
    assign proc_50_data_FIFO_blk[13] = 1'b0;
    assign proc_50_data_PIPO_blk[13] = 1'b0;
    assign proc_50_start_FIFO_blk[13] = 1'b0;
    assign proc_50_TLF_FIFO_blk[13] = 1'b0;
    assign proc_50_input_sync_blk[13] = 1'b0;
    assign proc_50_output_sync_blk[13] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[13] = dl_detect_out ? proc_dep_vld_vec_50_reg[13] : (proc_50_data_FIFO_blk[13] | proc_50_data_PIPO_blk[13] | proc_50_start_FIFO_blk[13] | proc_50_TLF_FIFO_blk[13] | proc_50_input_sync_blk[13] | proc_50_output_sync_blk[13]);
    assign proc_50_data_FIFO_blk[14] = 1'b0;
    assign proc_50_data_PIPO_blk[14] = 1'b0;
    assign proc_50_start_FIFO_blk[14] = 1'b0;
    assign proc_50_TLF_FIFO_blk[14] = 1'b0;
    assign proc_50_input_sync_blk[14] = 1'b0;
    assign proc_50_output_sync_blk[14] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[14] = dl_detect_out ? proc_dep_vld_vec_50_reg[14] : (proc_50_data_FIFO_blk[14] | proc_50_data_PIPO_blk[14] | proc_50_start_FIFO_blk[14] | proc_50_TLF_FIFO_blk[14] | proc_50_input_sync_blk[14] | proc_50_output_sync_blk[14]);
    assign proc_50_data_FIFO_blk[15] = 1'b0;
    assign proc_50_data_PIPO_blk[15] = 1'b0;
    assign proc_50_start_FIFO_blk[15] = 1'b0;
    assign proc_50_TLF_FIFO_blk[15] = 1'b0;
    assign proc_50_input_sync_blk[15] = 1'b0;
    assign proc_50_output_sync_blk[15] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[15] = dl_detect_out ? proc_dep_vld_vec_50_reg[15] : (proc_50_data_FIFO_blk[15] | proc_50_data_PIPO_blk[15] | proc_50_start_FIFO_blk[15] | proc_50_TLF_FIFO_blk[15] | proc_50_input_sync_blk[15] | proc_50_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_50_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_50_reg <= proc_dep_vld_vec_50;
        end
    end
    assign in_chan_dep_vld_vec_50[0] = dep_chan_vld_31_50;
    assign in_chan_dep_data_vec_50[176 : 0] = dep_chan_data_31_50;
    assign token_in_vec_50[0] = token_31_50;
    assign in_chan_dep_vld_vec_50[1] = dep_chan_vld_44_50;
    assign in_chan_dep_data_vec_50[353 : 177] = dep_chan_data_44_50;
    assign token_in_vec_50[1] = token_44_50;
    assign in_chan_dep_vld_vec_50[2] = dep_chan_vld_45_50;
    assign in_chan_dep_data_vec_50[530 : 354] = dep_chan_data_45_50;
    assign token_in_vec_50[2] = token_45_50;
    assign in_chan_dep_vld_vec_50[3] = dep_chan_vld_46_50;
    assign in_chan_dep_data_vec_50[707 : 531] = dep_chan_data_46_50;
    assign token_in_vec_50[3] = token_46_50;
    assign in_chan_dep_vld_vec_50[4] = dep_chan_vld_47_50;
    assign in_chan_dep_data_vec_50[884 : 708] = dep_chan_data_47_50;
    assign token_in_vec_50[4] = token_47_50;
    assign in_chan_dep_vld_vec_50[5] = dep_chan_vld_48_50;
    assign in_chan_dep_data_vec_50[1061 : 885] = dep_chan_data_48_50;
    assign token_in_vec_50[5] = token_48_50;
    assign in_chan_dep_vld_vec_50[6] = dep_chan_vld_49_50;
    assign in_chan_dep_data_vec_50[1238 : 1062] = dep_chan_data_49_50;
    assign token_in_vec_50[6] = token_49_50;
    assign in_chan_dep_vld_vec_50[7] = dep_chan_vld_51_50;
    assign in_chan_dep_data_vec_50[1415 : 1239] = dep_chan_data_51_50;
    assign token_in_vec_50[7] = token_51_50;
    assign in_chan_dep_vld_vec_50[8] = dep_chan_vld_52_50;
    assign in_chan_dep_data_vec_50[1592 : 1416] = dep_chan_data_52_50;
    assign token_in_vec_50[8] = token_52_50;
    assign in_chan_dep_vld_vec_50[9] = dep_chan_vld_53_50;
    assign in_chan_dep_data_vec_50[1769 : 1593] = dep_chan_data_53_50;
    assign token_in_vec_50[9] = token_53_50;
    assign in_chan_dep_vld_vec_50[10] = dep_chan_vld_54_50;
    assign in_chan_dep_data_vec_50[1946 : 1770] = dep_chan_data_54_50;
    assign token_in_vec_50[10] = token_54_50;
    assign in_chan_dep_vld_vec_50[11] = dep_chan_vld_55_50;
    assign in_chan_dep_data_vec_50[2123 : 1947] = dep_chan_data_55_50;
    assign token_in_vec_50[11] = token_55_50;
    assign in_chan_dep_vld_vec_50[12] = dep_chan_vld_56_50;
    assign in_chan_dep_data_vec_50[2300 : 2124] = dep_chan_data_56_50;
    assign token_in_vec_50[12] = token_56_50;
    assign in_chan_dep_vld_vec_50[13] = dep_chan_vld_57_50;
    assign in_chan_dep_data_vec_50[2477 : 2301] = dep_chan_data_57_50;
    assign token_in_vec_50[13] = token_57_50;
    assign in_chan_dep_vld_vec_50[14] = dep_chan_vld_58_50;
    assign in_chan_dep_data_vec_50[2654 : 2478] = dep_chan_data_58_50;
    assign token_in_vec_50[14] = token_58_50;
    assign in_chan_dep_vld_vec_50[15] = dep_chan_vld_87_50;
    assign in_chan_dep_data_vec_50[2831 : 2655] = dep_chan_data_87_50;
    assign token_in_vec_50[15] = token_87_50;
    assign dep_chan_vld_50_31 = out_chan_dep_vld_vec_50[0];
    assign dep_chan_data_50_31 = out_chan_dep_data_50;
    assign token_50_31 = token_out_vec_50[0];
    assign dep_chan_vld_50_44 = out_chan_dep_vld_vec_50[1];
    assign dep_chan_data_50_44 = out_chan_dep_data_50;
    assign token_50_44 = token_out_vec_50[1];
    assign dep_chan_vld_50_45 = out_chan_dep_vld_vec_50[2];
    assign dep_chan_data_50_45 = out_chan_dep_data_50;
    assign token_50_45 = token_out_vec_50[2];
    assign dep_chan_vld_50_46 = out_chan_dep_vld_vec_50[3];
    assign dep_chan_data_50_46 = out_chan_dep_data_50;
    assign token_50_46 = token_out_vec_50[3];
    assign dep_chan_vld_50_47 = out_chan_dep_vld_vec_50[4];
    assign dep_chan_data_50_47 = out_chan_dep_data_50;
    assign token_50_47 = token_out_vec_50[4];
    assign dep_chan_vld_50_48 = out_chan_dep_vld_vec_50[5];
    assign dep_chan_data_50_48 = out_chan_dep_data_50;
    assign token_50_48 = token_out_vec_50[5];
    assign dep_chan_vld_50_49 = out_chan_dep_vld_vec_50[6];
    assign dep_chan_data_50_49 = out_chan_dep_data_50;
    assign token_50_49 = token_out_vec_50[6];
    assign dep_chan_vld_50_51 = out_chan_dep_vld_vec_50[7];
    assign dep_chan_data_50_51 = out_chan_dep_data_50;
    assign token_50_51 = token_out_vec_50[7];
    assign dep_chan_vld_50_52 = out_chan_dep_vld_vec_50[8];
    assign dep_chan_data_50_52 = out_chan_dep_data_50;
    assign token_50_52 = token_out_vec_50[8];
    assign dep_chan_vld_50_53 = out_chan_dep_vld_vec_50[9];
    assign dep_chan_data_50_53 = out_chan_dep_data_50;
    assign token_50_53 = token_out_vec_50[9];
    assign dep_chan_vld_50_54 = out_chan_dep_vld_vec_50[10];
    assign dep_chan_data_50_54 = out_chan_dep_data_50;
    assign token_50_54 = token_out_vec_50[10];
    assign dep_chan_vld_50_55 = out_chan_dep_vld_vec_50[11];
    assign dep_chan_data_50_55 = out_chan_dep_data_50;
    assign token_50_55 = token_out_vec_50[11];
    assign dep_chan_vld_50_56 = out_chan_dep_vld_vec_50[12];
    assign dep_chan_data_50_56 = out_chan_dep_data_50;
    assign token_50_56 = token_out_vec_50[12];
    assign dep_chan_vld_50_57 = out_chan_dep_vld_vec_50[13];
    assign dep_chan_data_50_57 = out_chan_dep_data_50;
    assign token_50_57 = token_out_vec_50[13];
    assign dep_chan_vld_50_58 = out_chan_dep_vld_vec_50[14];
    assign dep_chan_data_50_58 = out_chan_dep_data_50;
    assign token_50_58 = token_out_vec_50[14];
    assign dep_chan_vld_50_87 = out_chan_dep_vld_vec_50[15];
    assign dep_chan_data_50_87 = out_chan_dep_data_50;
    assign token_50_87 = token_out_vec_50[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0
    top_hls_deadlock_detect_unit #(177, 51, 16, 16) top_hls_deadlock_detect_unit_51 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_51),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_51),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_51),
        .token_in_vec(token_in_vec_51),
        .dl_detect_in(dl_detect_out),
        .origin(origin[51]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_51),
        .out_chan_dep_data(out_chan_dep_data_51),
        .token_out_vec(token_out_vec_51),
        .dl_detect_out(dl_in_vec[51]));

    assign proc_51_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.fifo_A_PE_7_2_x039_blk_n);
    assign proc_51_data_PIPO_blk[0] = 1'b0;
    assign proc_51_start_FIFO_blk[0] = 1'b0;
    assign proc_51_TLF_FIFO_blk[0] = 1'b0;
    assign proc_51_input_sync_blk[0] = 1'b0;
    assign proc_51_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_51[0] = dl_detect_out ? proc_dep_vld_vec_51_reg[0] : (proc_51_data_FIFO_blk[0] | proc_51_data_PIPO_blk[0] | proc_51_start_FIFO_blk[0] | proc_51_TLF_FIFO_blk[0] | proc_51_input_sync_blk[0] | proc_51_output_sync_blk[0]);
    assign proc_51_data_FIFO_blk[1] = 1'b0;
    assign proc_51_data_PIPO_blk[1] = 1'b0;
    assign proc_51_start_FIFO_blk[1] = 1'b0;
    assign proc_51_TLF_FIFO_blk[1] = 1'b0;
    assign proc_51_input_sync_blk[1] = 1'b0;
    assign proc_51_output_sync_blk[1] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[1] = dl_detect_out ? proc_dep_vld_vec_51_reg[1] : (proc_51_data_FIFO_blk[1] | proc_51_data_PIPO_blk[1] | proc_51_start_FIFO_blk[1] | proc_51_TLF_FIFO_blk[1] | proc_51_input_sync_blk[1] | proc_51_output_sync_blk[1]);
    assign proc_51_data_FIFO_blk[2] = 1'b0;
    assign proc_51_data_PIPO_blk[2] = 1'b0;
    assign proc_51_start_FIFO_blk[2] = 1'b0;
    assign proc_51_TLF_FIFO_blk[2] = 1'b0;
    assign proc_51_input_sync_blk[2] = 1'b0;
    assign proc_51_output_sync_blk[2] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[2] = dl_detect_out ? proc_dep_vld_vec_51_reg[2] : (proc_51_data_FIFO_blk[2] | proc_51_data_PIPO_blk[2] | proc_51_start_FIFO_blk[2] | proc_51_TLF_FIFO_blk[2] | proc_51_input_sync_blk[2] | proc_51_output_sync_blk[2]);
    assign proc_51_data_FIFO_blk[3] = 1'b0;
    assign proc_51_data_PIPO_blk[3] = 1'b0;
    assign proc_51_start_FIFO_blk[3] = 1'b0;
    assign proc_51_TLF_FIFO_blk[3] = 1'b0;
    assign proc_51_input_sync_blk[3] = 1'b0;
    assign proc_51_output_sync_blk[3] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[3] = dl_detect_out ? proc_dep_vld_vec_51_reg[3] : (proc_51_data_FIFO_blk[3] | proc_51_data_PIPO_blk[3] | proc_51_start_FIFO_blk[3] | proc_51_TLF_FIFO_blk[3] | proc_51_input_sync_blk[3] | proc_51_output_sync_blk[3]);
    assign proc_51_data_FIFO_blk[4] = 1'b0;
    assign proc_51_data_PIPO_blk[4] = 1'b0;
    assign proc_51_start_FIFO_blk[4] = 1'b0;
    assign proc_51_TLF_FIFO_blk[4] = 1'b0;
    assign proc_51_input_sync_blk[4] = 1'b0;
    assign proc_51_output_sync_blk[4] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[4] = dl_detect_out ? proc_dep_vld_vec_51_reg[4] : (proc_51_data_FIFO_blk[4] | proc_51_data_PIPO_blk[4] | proc_51_start_FIFO_blk[4] | proc_51_TLF_FIFO_blk[4] | proc_51_input_sync_blk[4] | proc_51_output_sync_blk[4]);
    assign proc_51_data_FIFO_blk[5] = 1'b0;
    assign proc_51_data_PIPO_blk[5] = 1'b0;
    assign proc_51_start_FIFO_blk[5] = 1'b0;
    assign proc_51_TLF_FIFO_blk[5] = 1'b0;
    assign proc_51_input_sync_blk[5] = 1'b0;
    assign proc_51_output_sync_blk[5] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[5] = dl_detect_out ? proc_dep_vld_vec_51_reg[5] : (proc_51_data_FIFO_blk[5] | proc_51_data_PIPO_blk[5] | proc_51_start_FIFO_blk[5] | proc_51_TLF_FIFO_blk[5] | proc_51_input_sync_blk[5] | proc_51_output_sync_blk[5]);
    assign proc_51_data_FIFO_blk[6] = 1'b0;
    assign proc_51_data_PIPO_blk[6] = 1'b0;
    assign proc_51_start_FIFO_blk[6] = 1'b0;
    assign proc_51_TLF_FIFO_blk[6] = 1'b0;
    assign proc_51_input_sync_blk[6] = 1'b0;
    assign proc_51_output_sync_blk[6] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[6] = dl_detect_out ? proc_dep_vld_vec_51_reg[6] : (proc_51_data_FIFO_blk[6] | proc_51_data_PIPO_blk[6] | proc_51_start_FIFO_blk[6] | proc_51_TLF_FIFO_blk[6] | proc_51_input_sync_blk[6] | proc_51_output_sync_blk[6]);
    assign proc_51_data_FIFO_blk[7] = 1'b0;
    assign proc_51_data_PIPO_blk[7] = 1'b0;
    assign proc_51_start_FIFO_blk[7] = 1'b0;
    assign proc_51_TLF_FIFO_blk[7] = 1'b0;
    assign proc_51_input_sync_blk[7] = 1'b0;
    assign proc_51_output_sync_blk[7] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[7] = dl_detect_out ? proc_dep_vld_vec_51_reg[7] : (proc_51_data_FIFO_blk[7] | proc_51_data_PIPO_blk[7] | proc_51_start_FIFO_blk[7] | proc_51_TLF_FIFO_blk[7] | proc_51_input_sync_blk[7] | proc_51_output_sync_blk[7]);
    assign proc_51_data_FIFO_blk[8] = 1'b0;
    assign proc_51_data_PIPO_blk[8] = 1'b0;
    assign proc_51_start_FIFO_blk[8] = 1'b0;
    assign proc_51_TLF_FIFO_blk[8] = 1'b0;
    assign proc_51_input_sync_blk[8] = 1'b0;
    assign proc_51_output_sync_blk[8] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[8] = dl_detect_out ? proc_dep_vld_vec_51_reg[8] : (proc_51_data_FIFO_blk[8] | proc_51_data_PIPO_blk[8] | proc_51_start_FIFO_blk[8] | proc_51_TLF_FIFO_blk[8] | proc_51_input_sync_blk[8] | proc_51_output_sync_blk[8]);
    assign proc_51_data_FIFO_blk[9] = 1'b0;
    assign proc_51_data_PIPO_blk[9] = 1'b0;
    assign proc_51_start_FIFO_blk[9] = 1'b0;
    assign proc_51_TLF_FIFO_blk[9] = 1'b0;
    assign proc_51_input_sync_blk[9] = 1'b0;
    assign proc_51_output_sync_blk[9] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[9] = dl_detect_out ? proc_dep_vld_vec_51_reg[9] : (proc_51_data_FIFO_blk[9] | proc_51_data_PIPO_blk[9] | proc_51_start_FIFO_blk[9] | proc_51_TLF_FIFO_blk[9] | proc_51_input_sync_blk[9] | proc_51_output_sync_blk[9]);
    assign proc_51_data_FIFO_blk[10] = 1'b0;
    assign proc_51_data_PIPO_blk[10] = 1'b0;
    assign proc_51_start_FIFO_blk[10] = 1'b0;
    assign proc_51_TLF_FIFO_blk[10] = 1'b0;
    assign proc_51_input_sync_blk[10] = 1'b0;
    assign proc_51_output_sync_blk[10] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[10] = dl_detect_out ? proc_dep_vld_vec_51_reg[10] : (proc_51_data_FIFO_blk[10] | proc_51_data_PIPO_blk[10] | proc_51_start_FIFO_blk[10] | proc_51_TLF_FIFO_blk[10] | proc_51_input_sync_blk[10] | proc_51_output_sync_blk[10]);
    assign proc_51_data_FIFO_blk[11] = 1'b0;
    assign proc_51_data_PIPO_blk[11] = 1'b0;
    assign proc_51_start_FIFO_blk[11] = 1'b0;
    assign proc_51_TLF_FIFO_blk[11] = 1'b0;
    assign proc_51_input_sync_blk[11] = 1'b0;
    assign proc_51_output_sync_blk[11] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[11] = dl_detect_out ? proc_dep_vld_vec_51_reg[11] : (proc_51_data_FIFO_blk[11] | proc_51_data_PIPO_blk[11] | proc_51_start_FIFO_blk[11] | proc_51_TLF_FIFO_blk[11] | proc_51_input_sync_blk[11] | proc_51_output_sync_blk[11]);
    assign proc_51_data_FIFO_blk[12] = 1'b0;
    assign proc_51_data_PIPO_blk[12] = 1'b0;
    assign proc_51_start_FIFO_blk[12] = 1'b0;
    assign proc_51_TLF_FIFO_blk[12] = 1'b0;
    assign proc_51_input_sync_blk[12] = 1'b0;
    assign proc_51_output_sync_blk[12] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[12] = dl_detect_out ? proc_dep_vld_vec_51_reg[12] : (proc_51_data_FIFO_blk[12] | proc_51_data_PIPO_blk[12] | proc_51_start_FIFO_blk[12] | proc_51_TLF_FIFO_blk[12] | proc_51_input_sync_blk[12] | proc_51_output_sync_blk[12]);
    assign proc_51_data_FIFO_blk[13] = 1'b0;
    assign proc_51_data_PIPO_blk[13] = 1'b0;
    assign proc_51_start_FIFO_blk[13] = 1'b0;
    assign proc_51_TLF_FIFO_blk[13] = 1'b0;
    assign proc_51_input_sync_blk[13] = 1'b0;
    assign proc_51_output_sync_blk[13] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[13] = dl_detect_out ? proc_dep_vld_vec_51_reg[13] : (proc_51_data_FIFO_blk[13] | proc_51_data_PIPO_blk[13] | proc_51_start_FIFO_blk[13] | proc_51_TLF_FIFO_blk[13] | proc_51_input_sync_blk[13] | proc_51_output_sync_blk[13]);
    assign proc_51_data_FIFO_blk[14] = 1'b0;
    assign proc_51_data_PIPO_blk[14] = 1'b0;
    assign proc_51_start_FIFO_blk[14] = 1'b0;
    assign proc_51_TLF_FIFO_blk[14] = 1'b0;
    assign proc_51_input_sync_blk[14] = 1'b0;
    assign proc_51_output_sync_blk[14] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[14] = dl_detect_out ? proc_dep_vld_vec_51_reg[14] : (proc_51_data_FIFO_blk[14] | proc_51_data_PIPO_blk[14] | proc_51_start_FIFO_blk[14] | proc_51_TLF_FIFO_blk[14] | proc_51_input_sync_blk[14] | proc_51_output_sync_blk[14]);
    assign proc_51_data_FIFO_blk[15] = 1'b0;
    assign proc_51_data_PIPO_blk[15] = 1'b0;
    assign proc_51_start_FIFO_blk[15] = 1'b0;
    assign proc_51_TLF_FIFO_blk[15] = 1'b0;
    assign proc_51_input_sync_blk[15] = 1'b0;
    assign proc_51_output_sync_blk[15] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[15] = dl_detect_out ? proc_dep_vld_vec_51_reg[15] : (proc_51_data_FIFO_blk[15] | proc_51_data_PIPO_blk[15] | proc_51_start_FIFO_blk[15] | proc_51_TLF_FIFO_blk[15] | proc_51_input_sync_blk[15] | proc_51_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_51_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_51_reg <= proc_dep_vld_vec_51;
        end
    end
    assign in_chan_dep_vld_vec_51[0] = dep_chan_vld_33_51;
    assign in_chan_dep_data_vec_51[176 : 0] = dep_chan_data_33_51;
    assign token_in_vec_51[0] = token_33_51;
    assign in_chan_dep_vld_vec_51[1] = dep_chan_vld_44_51;
    assign in_chan_dep_data_vec_51[353 : 177] = dep_chan_data_44_51;
    assign token_in_vec_51[1] = token_44_51;
    assign in_chan_dep_vld_vec_51[2] = dep_chan_vld_45_51;
    assign in_chan_dep_data_vec_51[530 : 354] = dep_chan_data_45_51;
    assign token_in_vec_51[2] = token_45_51;
    assign in_chan_dep_vld_vec_51[3] = dep_chan_vld_46_51;
    assign in_chan_dep_data_vec_51[707 : 531] = dep_chan_data_46_51;
    assign token_in_vec_51[3] = token_46_51;
    assign in_chan_dep_vld_vec_51[4] = dep_chan_vld_47_51;
    assign in_chan_dep_data_vec_51[884 : 708] = dep_chan_data_47_51;
    assign token_in_vec_51[4] = token_47_51;
    assign in_chan_dep_vld_vec_51[5] = dep_chan_vld_48_51;
    assign in_chan_dep_data_vec_51[1061 : 885] = dep_chan_data_48_51;
    assign token_in_vec_51[5] = token_48_51;
    assign in_chan_dep_vld_vec_51[6] = dep_chan_vld_49_51;
    assign in_chan_dep_data_vec_51[1238 : 1062] = dep_chan_data_49_51;
    assign token_in_vec_51[6] = token_49_51;
    assign in_chan_dep_vld_vec_51[7] = dep_chan_vld_50_51;
    assign in_chan_dep_data_vec_51[1415 : 1239] = dep_chan_data_50_51;
    assign token_in_vec_51[7] = token_50_51;
    assign in_chan_dep_vld_vec_51[8] = dep_chan_vld_52_51;
    assign in_chan_dep_data_vec_51[1592 : 1416] = dep_chan_data_52_51;
    assign token_in_vec_51[8] = token_52_51;
    assign in_chan_dep_vld_vec_51[9] = dep_chan_vld_53_51;
    assign in_chan_dep_data_vec_51[1769 : 1593] = dep_chan_data_53_51;
    assign token_in_vec_51[9] = token_53_51;
    assign in_chan_dep_vld_vec_51[10] = dep_chan_vld_54_51;
    assign in_chan_dep_data_vec_51[1946 : 1770] = dep_chan_data_54_51;
    assign token_in_vec_51[10] = token_54_51;
    assign in_chan_dep_vld_vec_51[11] = dep_chan_vld_55_51;
    assign in_chan_dep_data_vec_51[2123 : 1947] = dep_chan_data_55_51;
    assign token_in_vec_51[11] = token_55_51;
    assign in_chan_dep_vld_vec_51[12] = dep_chan_vld_56_51;
    assign in_chan_dep_data_vec_51[2300 : 2124] = dep_chan_data_56_51;
    assign token_in_vec_51[12] = token_56_51;
    assign in_chan_dep_vld_vec_51[13] = dep_chan_vld_57_51;
    assign in_chan_dep_data_vec_51[2477 : 2301] = dep_chan_data_57_51;
    assign token_in_vec_51[13] = token_57_51;
    assign in_chan_dep_vld_vec_51[14] = dep_chan_vld_58_51;
    assign in_chan_dep_data_vec_51[2654 : 2478] = dep_chan_data_58_51;
    assign token_in_vec_51[14] = token_58_51;
    assign in_chan_dep_vld_vec_51[15] = dep_chan_vld_87_51;
    assign in_chan_dep_data_vec_51[2831 : 2655] = dep_chan_data_87_51;
    assign token_in_vec_51[15] = token_87_51;
    assign dep_chan_vld_51_33 = out_chan_dep_vld_vec_51[0];
    assign dep_chan_data_51_33 = out_chan_dep_data_51;
    assign token_51_33 = token_out_vec_51[0];
    assign dep_chan_vld_51_44 = out_chan_dep_vld_vec_51[1];
    assign dep_chan_data_51_44 = out_chan_dep_data_51;
    assign token_51_44 = token_out_vec_51[1];
    assign dep_chan_vld_51_45 = out_chan_dep_vld_vec_51[2];
    assign dep_chan_data_51_45 = out_chan_dep_data_51;
    assign token_51_45 = token_out_vec_51[2];
    assign dep_chan_vld_51_46 = out_chan_dep_vld_vec_51[3];
    assign dep_chan_data_51_46 = out_chan_dep_data_51;
    assign token_51_46 = token_out_vec_51[3];
    assign dep_chan_vld_51_47 = out_chan_dep_vld_vec_51[4];
    assign dep_chan_data_51_47 = out_chan_dep_data_51;
    assign token_51_47 = token_out_vec_51[4];
    assign dep_chan_vld_51_48 = out_chan_dep_vld_vec_51[5];
    assign dep_chan_data_51_48 = out_chan_dep_data_51;
    assign token_51_48 = token_out_vec_51[5];
    assign dep_chan_vld_51_49 = out_chan_dep_vld_vec_51[6];
    assign dep_chan_data_51_49 = out_chan_dep_data_51;
    assign token_51_49 = token_out_vec_51[6];
    assign dep_chan_vld_51_50 = out_chan_dep_vld_vec_51[7];
    assign dep_chan_data_51_50 = out_chan_dep_data_51;
    assign token_51_50 = token_out_vec_51[7];
    assign dep_chan_vld_51_52 = out_chan_dep_vld_vec_51[8];
    assign dep_chan_data_51_52 = out_chan_dep_data_51;
    assign token_51_52 = token_out_vec_51[8];
    assign dep_chan_vld_51_53 = out_chan_dep_vld_vec_51[9];
    assign dep_chan_data_51_53 = out_chan_dep_data_51;
    assign token_51_53 = token_out_vec_51[9];
    assign dep_chan_vld_51_54 = out_chan_dep_vld_vec_51[10];
    assign dep_chan_data_51_54 = out_chan_dep_data_51;
    assign token_51_54 = token_out_vec_51[10];
    assign dep_chan_vld_51_55 = out_chan_dep_vld_vec_51[11];
    assign dep_chan_data_51_55 = out_chan_dep_data_51;
    assign token_51_55 = token_out_vec_51[11];
    assign dep_chan_vld_51_56 = out_chan_dep_vld_vec_51[12];
    assign dep_chan_data_51_56 = out_chan_dep_data_51;
    assign token_51_56 = token_out_vec_51[12];
    assign dep_chan_vld_51_57 = out_chan_dep_vld_vec_51[13];
    assign dep_chan_data_51_57 = out_chan_dep_data_51;
    assign token_51_57 = token_out_vec_51[13];
    assign dep_chan_vld_51_58 = out_chan_dep_vld_vec_51[14];
    assign dep_chan_data_51_58 = out_chan_dep_data_51;
    assign token_51_58 = token_out_vec_51[14];
    assign dep_chan_vld_51_87 = out_chan_dep_vld_vec_51[15];
    assign dep_chan_data_51_87 = out_chan_dep_data_51;
    assign token_51_87 = token_out_vec_51[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0
    top_hls_deadlock_detect_unit #(177, 52, 16, 16) top_hls_deadlock_detect_unit_52 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_52),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_52),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_52),
        .token_in_vec(token_in_vec_52),
        .dl_detect_in(dl_detect_out),
        .origin(origin[52]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_52),
        .out_chan_dep_data(out_chan_dep_data_52),
        .token_out_vec(token_out_vec_52),
        .dl_detect_out(dl_in_vec[52]));

    assign proc_52_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.fifo_A_PE_8_2_x042_blk_n);
    assign proc_52_data_PIPO_blk[0] = 1'b0;
    assign proc_52_start_FIFO_blk[0] = 1'b0;
    assign proc_52_TLF_FIFO_blk[0] = 1'b0;
    assign proc_52_input_sync_blk[0] = 1'b0;
    assign proc_52_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_52[0] = dl_detect_out ? proc_dep_vld_vec_52_reg[0] : (proc_52_data_FIFO_blk[0] | proc_52_data_PIPO_blk[0] | proc_52_start_FIFO_blk[0] | proc_52_TLF_FIFO_blk[0] | proc_52_input_sync_blk[0] | proc_52_output_sync_blk[0]);
    assign proc_52_data_FIFO_blk[1] = 1'b0;
    assign proc_52_data_PIPO_blk[1] = 1'b0;
    assign proc_52_start_FIFO_blk[1] = 1'b0;
    assign proc_52_TLF_FIFO_blk[1] = 1'b0;
    assign proc_52_input_sync_blk[1] = 1'b0;
    assign proc_52_output_sync_blk[1] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[1] = dl_detect_out ? proc_dep_vld_vec_52_reg[1] : (proc_52_data_FIFO_blk[1] | proc_52_data_PIPO_blk[1] | proc_52_start_FIFO_blk[1] | proc_52_TLF_FIFO_blk[1] | proc_52_input_sync_blk[1] | proc_52_output_sync_blk[1]);
    assign proc_52_data_FIFO_blk[2] = 1'b0;
    assign proc_52_data_PIPO_blk[2] = 1'b0;
    assign proc_52_start_FIFO_blk[2] = 1'b0;
    assign proc_52_TLF_FIFO_blk[2] = 1'b0;
    assign proc_52_input_sync_blk[2] = 1'b0;
    assign proc_52_output_sync_blk[2] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[2] = dl_detect_out ? proc_dep_vld_vec_52_reg[2] : (proc_52_data_FIFO_blk[2] | proc_52_data_PIPO_blk[2] | proc_52_start_FIFO_blk[2] | proc_52_TLF_FIFO_blk[2] | proc_52_input_sync_blk[2] | proc_52_output_sync_blk[2]);
    assign proc_52_data_FIFO_blk[3] = 1'b0;
    assign proc_52_data_PIPO_blk[3] = 1'b0;
    assign proc_52_start_FIFO_blk[3] = 1'b0;
    assign proc_52_TLF_FIFO_blk[3] = 1'b0;
    assign proc_52_input_sync_blk[3] = 1'b0;
    assign proc_52_output_sync_blk[3] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[3] = dl_detect_out ? proc_dep_vld_vec_52_reg[3] : (proc_52_data_FIFO_blk[3] | proc_52_data_PIPO_blk[3] | proc_52_start_FIFO_blk[3] | proc_52_TLF_FIFO_blk[3] | proc_52_input_sync_blk[3] | proc_52_output_sync_blk[3]);
    assign proc_52_data_FIFO_blk[4] = 1'b0;
    assign proc_52_data_PIPO_blk[4] = 1'b0;
    assign proc_52_start_FIFO_blk[4] = 1'b0;
    assign proc_52_TLF_FIFO_blk[4] = 1'b0;
    assign proc_52_input_sync_blk[4] = 1'b0;
    assign proc_52_output_sync_blk[4] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[4] = dl_detect_out ? proc_dep_vld_vec_52_reg[4] : (proc_52_data_FIFO_blk[4] | proc_52_data_PIPO_blk[4] | proc_52_start_FIFO_blk[4] | proc_52_TLF_FIFO_blk[4] | proc_52_input_sync_blk[4] | proc_52_output_sync_blk[4]);
    assign proc_52_data_FIFO_blk[5] = 1'b0;
    assign proc_52_data_PIPO_blk[5] = 1'b0;
    assign proc_52_start_FIFO_blk[5] = 1'b0;
    assign proc_52_TLF_FIFO_blk[5] = 1'b0;
    assign proc_52_input_sync_blk[5] = 1'b0;
    assign proc_52_output_sync_blk[5] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[5] = dl_detect_out ? proc_dep_vld_vec_52_reg[5] : (proc_52_data_FIFO_blk[5] | proc_52_data_PIPO_blk[5] | proc_52_start_FIFO_blk[5] | proc_52_TLF_FIFO_blk[5] | proc_52_input_sync_blk[5] | proc_52_output_sync_blk[5]);
    assign proc_52_data_FIFO_blk[6] = 1'b0;
    assign proc_52_data_PIPO_blk[6] = 1'b0;
    assign proc_52_start_FIFO_blk[6] = 1'b0;
    assign proc_52_TLF_FIFO_blk[6] = 1'b0;
    assign proc_52_input_sync_blk[6] = 1'b0;
    assign proc_52_output_sync_blk[6] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[6] = dl_detect_out ? proc_dep_vld_vec_52_reg[6] : (proc_52_data_FIFO_blk[6] | proc_52_data_PIPO_blk[6] | proc_52_start_FIFO_blk[6] | proc_52_TLF_FIFO_blk[6] | proc_52_input_sync_blk[6] | proc_52_output_sync_blk[6]);
    assign proc_52_data_FIFO_blk[7] = 1'b0;
    assign proc_52_data_PIPO_blk[7] = 1'b0;
    assign proc_52_start_FIFO_blk[7] = 1'b0;
    assign proc_52_TLF_FIFO_blk[7] = 1'b0;
    assign proc_52_input_sync_blk[7] = 1'b0;
    assign proc_52_output_sync_blk[7] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[7] = dl_detect_out ? proc_dep_vld_vec_52_reg[7] : (proc_52_data_FIFO_blk[7] | proc_52_data_PIPO_blk[7] | proc_52_start_FIFO_blk[7] | proc_52_TLF_FIFO_blk[7] | proc_52_input_sync_blk[7] | proc_52_output_sync_blk[7]);
    assign proc_52_data_FIFO_blk[8] = 1'b0;
    assign proc_52_data_PIPO_blk[8] = 1'b0;
    assign proc_52_start_FIFO_blk[8] = 1'b0;
    assign proc_52_TLF_FIFO_blk[8] = 1'b0;
    assign proc_52_input_sync_blk[8] = 1'b0;
    assign proc_52_output_sync_blk[8] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[8] = dl_detect_out ? proc_dep_vld_vec_52_reg[8] : (proc_52_data_FIFO_blk[8] | proc_52_data_PIPO_blk[8] | proc_52_start_FIFO_blk[8] | proc_52_TLF_FIFO_blk[8] | proc_52_input_sync_blk[8] | proc_52_output_sync_blk[8]);
    assign proc_52_data_FIFO_blk[9] = 1'b0;
    assign proc_52_data_PIPO_blk[9] = 1'b0;
    assign proc_52_start_FIFO_blk[9] = 1'b0;
    assign proc_52_TLF_FIFO_blk[9] = 1'b0;
    assign proc_52_input_sync_blk[9] = 1'b0;
    assign proc_52_output_sync_blk[9] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[9] = dl_detect_out ? proc_dep_vld_vec_52_reg[9] : (proc_52_data_FIFO_blk[9] | proc_52_data_PIPO_blk[9] | proc_52_start_FIFO_blk[9] | proc_52_TLF_FIFO_blk[9] | proc_52_input_sync_blk[9] | proc_52_output_sync_blk[9]);
    assign proc_52_data_FIFO_blk[10] = 1'b0;
    assign proc_52_data_PIPO_blk[10] = 1'b0;
    assign proc_52_start_FIFO_blk[10] = 1'b0;
    assign proc_52_TLF_FIFO_blk[10] = 1'b0;
    assign proc_52_input_sync_blk[10] = 1'b0;
    assign proc_52_output_sync_blk[10] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[10] = dl_detect_out ? proc_dep_vld_vec_52_reg[10] : (proc_52_data_FIFO_blk[10] | proc_52_data_PIPO_blk[10] | proc_52_start_FIFO_blk[10] | proc_52_TLF_FIFO_blk[10] | proc_52_input_sync_blk[10] | proc_52_output_sync_blk[10]);
    assign proc_52_data_FIFO_blk[11] = 1'b0;
    assign proc_52_data_PIPO_blk[11] = 1'b0;
    assign proc_52_start_FIFO_blk[11] = 1'b0;
    assign proc_52_TLF_FIFO_blk[11] = 1'b0;
    assign proc_52_input_sync_blk[11] = 1'b0;
    assign proc_52_output_sync_blk[11] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[11] = dl_detect_out ? proc_dep_vld_vec_52_reg[11] : (proc_52_data_FIFO_blk[11] | proc_52_data_PIPO_blk[11] | proc_52_start_FIFO_blk[11] | proc_52_TLF_FIFO_blk[11] | proc_52_input_sync_blk[11] | proc_52_output_sync_blk[11]);
    assign proc_52_data_FIFO_blk[12] = 1'b0;
    assign proc_52_data_PIPO_blk[12] = 1'b0;
    assign proc_52_start_FIFO_blk[12] = 1'b0;
    assign proc_52_TLF_FIFO_blk[12] = 1'b0;
    assign proc_52_input_sync_blk[12] = 1'b0;
    assign proc_52_output_sync_blk[12] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[12] = dl_detect_out ? proc_dep_vld_vec_52_reg[12] : (proc_52_data_FIFO_blk[12] | proc_52_data_PIPO_blk[12] | proc_52_start_FIFO_blk[12] | proc_52_TLF_FIFO_blk[12] | proc_52_input_sync_blk[12] | proc_52_output_sync_blk[12]);
    assign proc_52_data_FIFO_blk[13] = 1'b0;
    assign proc_52_data_PIPO_blk[13] = 1'b0;
    assign proc_52_start_FIFO_blk[13] = 1'b0;
    assign proc_52_TLF_FIFO_blk[13] = 1'b0;
    assign proc_52_input_sync_blk[13] = 1'b0;
    assign proc_52_output_sync_blk[13] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[13] = dl_detect_out ? proc_dep_vld_vec_52_reg[13] : (proc_52_data_FIFO_blk[13] | proc_52_data_PIPO_blk[13] | proc_52_start_FIFO_blk[13] | proc_52_TLF_FIFO_blk[13] | proc_52_input_sync_blk[13] | proc_52_output_sync_blk[13]);
    assign proc_52_data_FIFO_blk[14] = 1'b0;
    assign proc_52_data_PIPO_blk[14] = 1'b0;
    assign proc_52_start_FIFO_blk[14] = 1'b0;
    assign proc_52_TLF_FIFO_blk[14] = 1'b0;
    assign proc_52_input_sync_blk[14] = 1'b0;
    assign proc_52_output_sync_blk[14] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[14] = dl_detect_out ? proc_dep_vld_vec_52_reg[14] : (proc_52_data_FIFO_blk[14] | proc_52_data_PIPO_blk[14] | proc_52_start_FIFO_blk[14] | proc_52_TLF_FIFO_blk[14] | proc_52_input_sync_blk[14] | proc_52_output_sync_blk[14]);
    assign proc_52_data_FIFO_blk[15] = 1'b0;
    assign proc_52_data_PIPO_blk[15] = 1'b0;
    assign proc_52_start_FIFO_blk[15] = 1'b0;
    assign proc_52_TLF_FIFO_blk[15] = 1'b0;
    assign proc_52_input_sync_blk[15] = 1'b0;
    assign proc_52_output_sync_blk[15] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[15] = dl_detect_out ? proc_dep_vld_vec_52_reg[15] : (proc_52_data_FIFO_blk[15] | proc_52_data_PIPO_blk[15] | proc_52_start_FIFO_blk[15] | proc_52_TLF_FIFO_blk[15] | proc_52_input_sync_blk[15] | proc_52_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_52_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_52_reg <= proc_dep_vld_vec_52;
        end
    end
    assign in_chan_dep_vld_vec_52[0] = dep_chan_vld_35_52;
    assign in_chan_dep_data_vec_52[176 : 0] = dep_chan_data_35_52;
    assign token_in_vec_52[0] = token_35_52;
    assign in_chan_dep_vld_vec_52[1] = dep_chan_vld_44_52;
    assign in_chan_dep_data_vec_52[353 : 177] = dep_chan_data_44_52;
    assign token_in_vec_52[1] = token_44_52;
    assign in_chan_dep_vld_vec_52[2] = dep_chan_vld_45_52;
    assign in_chan_dep_data_vec_52[530 : 354] = dep_chan_data_45_52;
    assign token_in_vec_52[2] = token_45_52;
    assign in_chan_dep_vld_vec_52[3] = dep_chan_vld_46_52;
    assign in_chan_dep_data_vec_52[707 : 531] = dep_chan_data_46_52;
    assign token_in_vec_52[3] = token_46_52;
    assign in_chan_dep_vld_vec_52[4] = dep_chan_vld_47_52;
    assign in_chan_dep_data_vec_52[884 : 708] = dep_chan_data_47_52;
    assign token_in_vec_52[4] = token_47_52;
    assign in_chan_dep_vld_vec_52[5] = dep_chan_vld_48_52;
    assign in_chan_dep_data_vec_52[1061 : 885] = dep_chan_data_48_52;
    assign token_in_vec_52[5] = token_48_52;
    assign in_chan_dep_vld_vec_52[6] = dep_chan_vld_49_52;
    assign in_chan_dep_data_vec_52[1238 : 1062] = dep_chan_data_49_52;
    assign token_in_vec_52[6] = token_49_52;
    assign in_chan_dep_vld_vec_52[7] = dep_chan_vld_50_52;
    assign in_chan_dep_data_vec_52[1415 : 1239] = dep_chan_data_50_52;
    assign token_in_vec_52[7] = token_50_52;
    assign in_chan_dep_vld_vec_52[8] = dep_chan_vld_51_52;
    assign in_chan_dep_data_vec_52[1592 : 1416] = dep_chan_data_51_52;
    assign token_in_vec_52[8] = token_51_52;
    assign in_chan_dep_vld_vec_52[9] = dep_chan_vld_53_52;
    assign in_chan_dep_data_vec_52[1769 : 1593] = dep_chan_data_53_52;
    assign token_in_vec_52[9] = token_53_52;
    assign in_chan_dep_vld_vec_52[10] = dep_chan_vld_54_52;
    assign in_chan_dep_data_vec_52[1946 : 1770] = dep_chan_data_54_52;
    assign token_in_vec_52[10] = token_54_52;
    assign in_chan_dep_vld_vec_52[11] = dep_chan_vld_55_52;
    assign in_chan_dep_data_vec_52[2123 : 1947] = dep_chan_data_55_52;
    assign token_in_vec_52[11] = token_55_52;
    assign in_chan_dep_vld_vec_52[12] = dep_chan_vld_56_52;
    assign in_chan_dep_data_vec_52[2300 : 2124] = dep_chan_data_56_52;
    assign token_in_vec_52[12] = token_56_52;
    assign in_chan_dep_vld_vec_52[13] = dep_chan_vld_57_52;
    assign in_chan_dep_data_vec_52[2477 : 2301] = dep_chan_data_57_52;
    assign token_in_vec_52[13] = token_57_52;
    assign in_chan_dep_vld_vec_52[14] = dep_chan_vld_58_52;
    assign in_chan_dep_data_vec_52[2654 : 2478] = dep_chan_data_58_52;
    assign token_in_vec_52[14] = token_58_52;
    assign in_chan_dep_vld_vec_52[15] = dep_chan_vld_87_52;
    assign in_chan_dep_data_vec_52[2831 : 2655] = dep_chan_data_87_52;
    assign token_in_vec_52[15] = token_87_52;
    assign dep_chan_vld_52_35 = out_chan_dep_vld_vec_52[0];
    assign dep_chan_data_52_35 = out_chan_dep_data_52;
    assign token_52_35 = token_out_vec_52[0];
    assign dep_chan_vld_52_44 = out_chan_dep_vld_vec_52[1];
    assign dep_chan_data_52_44 = out_chan_dep_data_52;
    assign token_52_44 = token_out_vec_52[1];
    assign dep_chan_vld_52_45 = out_chan_dep_vld_vec_52[2];
    assign dep_chan_data_52_45 = out_chan_dep_data_52;
    assign token_52_45 = token_out_vec_52[2];
    assign dep_chan_vld_52_46 = out_chan_dep_vld_vec_52[3];
    assign dep_chan_data_52_46 = out_chan_dep_data_52;
    assign token_52_46 = token_out_vec_52[3];
    assign dep_chan_vld_52_47 = out_chan_dep_vld_vec_52[4];
    assign dep_chan_data_52_47 = out_chan_dep_data_52;
    assign token_52_47 = token_out_vec_52[4];
    assign dep_chan_vld_52_48 = out_chan_dep_vld_vec_52[5];
    assign dep_chan_data_52_48 = out_chan_dep_data_52;
    assign token_52_48 = token_out_vec_52[5];
    assign dep_chan_vld_52_49 = out_chan_dep_vld_vec_52[6];
    assign dep_chan_data_52_49 = out_chan_dep_data_52;
    assign token_52_49 = token_out_vec_52[6];
    assign dep_chan_vld_52_50 = out_chan_dep_vld_vec_52[7];
    assign dep_chan_data_52_50 = out_chan_dep_data_52;
    assign token_52_50 = token_out_vec_52[7];
    assign dep_chan_vld_52_51 = out_chan_dep_vld_vec_52[8];
    assign dep_chan_data_52_51 = out_chan_dep_data_52;
    assign token_52_51 = token_out_vec_52[8];
    assign dep_chan_vld_52_53 = out_chan_dep_vld_vec_52[9];
    assign dep_chan_data_52_53 = out_chan_dep_data_52;
    assign token_52_53 = token_out_vec_52[9];
    assign dep_chan_vld_52_54 = out_chan_dep_vld_vec_52[10];
    assign dep_chan_data_52_54 = out_chan_dep_data_52;
    assign token_52_54 = token_out_vec_52[10];
    assign dep_chan_vld_52_55 = out_chan_dep_vld_vec_52[11];
    assign dep_chan_data_52_55 = out_chan_dep_data_52;
    assign token_52_55 = token_out_vec_52[11];
    assign dep_chan_vld_52_56 = out_chan_dep_vld_vec_52[12];
    assign dep_chan_data_52_56 = out_chan_dep_data_52;
    assign token_52_56 = token_out_vec_52[12];
    assign dep_chan_vld_52_57 = out_chan_dep_vld_vec_52[13];
    assign dep_chan_data_52_57 = out_chan_dep_data_52;
    assign token_52_57 = token_out_vec_52[13];
    assign dep_chan_vld_52_58 = out_chan_dep_vld_vec_52[14];
    assign dep_chan_data_52_58 = out_chan_dep_data_52;
    assign token_52_58 = token_out_vec_52[14];
    assign dep_chan_vld_52_87 = out_chan_dep_vld_vec_52[15];
    assign dep_chan_data_52_87 = out_chan_dep_data_52;
    assign token_52_87 = token_out_vec_52[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0
    top_hls_deadlock_detect_unit #(177, 53, 16, 16) top_hls_deadlock_detect_unit_53 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_53),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_53),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_53),
        .token_in_vec(token_in_vec_53),
        .dl_detect_in(dl_detect_out),
        .origin(origin[53]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_53),
        .out_chan_dep_data(out_chan_dep_data_53),
        .token_out_vec(token_out_vec_53),
        .dl_detect_out(dl_in_vec[53]));

    assign proc_53_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.fifo_A_PE_9_2_x045_blk_n);
    assign proc_53_data_PIPO_blk[0] = 1'b0;
    assign proc_53_start_FIFO_blk[0] = 1'b0;
    assign proc_53_TLF_FIFO_blk[0] = 1'b0;
    assign proc_53_input_sync_blk[0] = 1'b0;
    assign proc_53_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_53[0] = dl_detect_out ? proc_dep_vld_vec_53_reg[0] : (proc_53_data_FIFO_blk[0] | proc_53_data_PIPO_blk[0] | proc_53_start_FIFO_blk[0] | proc_53_TLF_FIFO_blk[0] | proc_53_input_sync_blk[0] | proc_53_output_sync_blk[0]);
    assign proc_53_data_FIFO_blk[1] = 1'b0;
    assign proc_53_data_PIPO_blk[1] = 1'b0;
    assign proc_53_start_FIFO_blk[1] = 1'b0;
    assign proc_53_TLF_FIFO_blk[1] = 1'b0;
    assign proc_53_input_sync_blk[1] = 1'b0;
    assign proc_53_output_sync_blk[1] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[1] = dl_detect_out ? proc_dep_vld_vec_53_reg[1] : (proc_53_data_FIFO_blk[1] | proc_53_data_PIPO_blk[1] | proc_53_start_FIFO_blk[1] | proc_53_TLF_FIFO_blk[1] | proc_53_input_sync_blk[1] | proc_53_output_sync_blk[1]);
    assign proc_53_data_FIFO_blk[2] = 1'b0;
    assign proc_53_data_PIPO_blk[2] = 1'b0;
    assign proc_53_start_FIFO_blk[2] = 1'b0;
    assign proc_53_TLF_FIFO_blk[2] = 1'b0;
    assign proc_53_input_sync_blk[2] = 1'b0;
    assign proc_53_output_sync_blk[2] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[2] = dl_detect_out ? proc_dep_vld_vec_53_reg[2] : (proc_53_data_FIFO_blk[2] | proc_53_data_PIPO_blk[2] | proc_53_start_FIFO_blk[2] | proc_53_TLF_FIFO_blk[2] | proc_53_input_sync_blk[2] | proc_53_output_sync_blk[2]);
    assign proc_53_data_FIFO_blk[3] = 1'b0;
    assign proc_53_data_PIPO_blk[3] = 1'b0;
    assign proc_53_start_FIFO_blk[3] = 1'b0;
    assign proc_53_TLF_FIFO_blk[3] = 1'b0;
    assign proc_53_input_sync_blk[3] = 1'b0;
    assign proc_53_output_sync_blk[3] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[3] = dl_detect_out ? proc_dep_vld_vec_53_reg[3] : (proc_53_data_FIFO_blk[3] | proc_53_data_PIPO_blk[3] | proc_53_start_FIFO_blk[3] | proc_53_TLF_FIFO_blk[3] | proc_53_input_sync_blk[3] | proc_53_output_sync_blk[3]);
    assign proc_53_data_FIFO_blk[4] = 1'b0;
    assign proc_53_data_PIPO_blk[4] = 1'b0;
    assign proc_53_start_FIFO_blk[4] = 1'b0;
    assign proc_53_TLF_FIFO_blk[4] = 1'b0;
    assign proc_53_input_sync_blk[4] = 1'b0;
    assign proc_53_output_sync_blk[4] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[4] = dl_detect_out ? proc_dep_vld_vec_53_reg[4] : (proc_53_data_FIFO_blk[4] | proc_53_data_PIPO_blk[4] | proc_53_start_FIFO_blk[4] | proc_53_TLF_FIFO_blk[4] | proc_53_input_sync_blk[4] | proc_53_output_sync_blk[4]);
    assign proc_53_data_FIFO_blk[5] = 1'b0;
    assign proc_53_data_PIPO_blk[5] = 1'b0;
    assign proc_53_start_FIFO_blk[5] = 1'b0;
    assign proc_53_TLF_FIFO_blk[5] = 1'b0;
    assign proc_53_input_sync_blk[5] = 1'b0;
    assign proc_53_output_sync_blk[5] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[5] = dl_detect_out ? proc_dep_vld_vec_53_reg[5] : (proc_53_data_FIFO_blk[5] | proc_53_data_PIPO_blk[5] | proc_53_start_FIFO_blk[5] | proc_53_TLF_FIFO_blk[5] | proc_53_input_sync_blk[5] | proc_53_output_sync_blk[5]);
    assign proc_53_data_FIFO_blk[6] = 1'b0;
    assign proc_53_data_PIPO_blk[6] = 1'b0;
    assign proc_53_start_FIFO_blk[6] = 1'b0;
    assign proc_53_TLF_FIFO_blk[6] = 1'b0;
    assign proc_53_input_sync_blk[6] = 1'b0;
    assign proc_53_output_sync_blk[6] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[6] = dl_detect_out ? proc_dep_vld_vec_53_reg[6] : (proc_53_data_FIFO_blk[6] | proc_53_data_PIPO_blk[6] | proc_53_start_FIFO_blk[6] | proc_53_TLF_FIFO_blk[6] | proc_53_input_sync_blk[6] | proc_53_output_sync_blk[6]);
    assign proc_53_data_FIFO_blk[7] = 1'b0;
    assign proc_53_data_PIPO_blk[7] = 1'b0;
    assign proc_53_start_FIFO_blk[7] = 1'b0;
    assign proc_53_TLF_FIFO_blk[7] = 1'b0;
    assign proc_53_input_sync_blk[7] = 1'b0;
    assign proc_53_output_sync_blk[7] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[7] = dl_detect_out ? proc_dep_vld_vec_53_reg[7] : (proc_53_data_FIFO_blk[7] | proc_53_data_PIPO_blk[7] | proc_53_start_FIFO_blk[7] | proc_53_TLF_FIFO_blk[7] | proc_53_input_sync_blk[7] | proc_53_output_sync_blk[7]);
    assign proc_53_data_FIFO_blk[8] = 1'b0;
    assign proc_53_data_PIPO_blk[8] = 1'b0;
    assign proc_53_start_FIFO_blk[8] = 1'b0;
    assign proc_53_TLF_FIFO_blk[8] = 1'b0;
    assign proc_53_input_sync_blk[8] = 1'b0;
    assign proc_53_output_sync_blk[8] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[8] = dl_detect_out ? proc_dep_vld_vec_53_reg[8] : (proc_53_data_FIFO_blk[8] | proc_53_data_PIPO_blk[8] | proc_53_start_FIFO_blk[8] | proc_53_TLF_FIFO_blk[8] | proc_53_input_sync_blk[8] | proc_53_output_sync_blk[8]);
    assign proc_53_data_FIFO_blk[9] = 1'b0;
    assign proc_53_data_PIPO_blk[9] = 1'b0;
    assign proc_53_start_FIFO_blk[9] = 1'b0;
    assign proc_53_TLF_FIFO_blk[9] = 1'b0;
    assign proc_53_input_sync_blk[9] = 1'b0;
    assign proc_53_output_sync_blk[9] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[9] = dl_detect_out ? proc_dep_vld_vec_53_reg[9] : (proc_53_data_FIFO_blk[9] | proc_53_data_PIPO_blk[9] | proc_53_start_FIFO_blk[9] | proc_53_TLF_FIFO_blk[9] | proc_53_input_sync_blk[9] | proc_53_output_sync_blk[9]);
    assign proc_53_data_FIFO_blk[10] = 1'b0;
    assign proc_53_data_PIPO_blk[10] = 1'b0;
    assign proc_53_start_FIFO_blk[10] = 1'b0;
    assign proc_53_TLF_FIFO_blk[10] = 1'b0;
    assign proc_53_input_sync_blk[10] = 1'b0;
    assign proc_53_output_sync_blk[10] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[10] = dl_detect_out ? proc_dep_vld_vec_53_reg[10] : (proc_53_data_FIFO_blk[10] | proc_53_data_PIPO_blk[10] | proc_53_start_FIFO_blk[10] | proc_53_TLF_FIFO_blk[10] | proc_53_input_sync_blk[10] | proc_53_output_sync_blk[10]);
    assign proc_53_data_FIFO_blk[11] = 1'b0;
    assign proc_53_data_PIPO_blk[11] = 1'b0;
    assign proc_53_start_FIFO_blk[11] = 1'b0;
    assign proc_53_TLF_FIFO_blk[11] = 1'b0;
    assign proc_53_input_sync_blk[11] = 1'b0;
    assign proc_53_output_sync_blk[11] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[11] = dl_detect_out ? proc_dep_vld_vec_53_reg[11] : (proc_53_data_FIFO_blk[11] | proc_53_data_PIPO_blk[11] | proc_53_start_FIFO_blk[11] | proc_53_TLF_FIFO_blk[11] | proc_53_input_sync_blk[11] | proc_53_output_sync_blk[11]);
    assign proc_53_data_FIFO_blk[12] = 1'b0;
    assign proc_53_data_PIPO_blk[12] = 1'b0;
    assign proc_53_start_FIFO_blk[12] = 1'b0;
    assign proc_53_TLF_FIFO_blk[12] = 1'b0;
    assign proc_53_input_sync_blk[12] = 1'b0;
    assign proc_53_output_sync_blk[12] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[12] = dl_detect_out ? proc_dep_vld_vec_53_reg[12] : (proc_53_data_FIFO_blk[12] | proc_53_data_PIPO_blk[12] | proc_53_start_FIFO_blk[12] | proc_53_TLF_FIFO_blk[12] | proc_53_input_sync_blk[12] | proc_53_output_sync_blk[12]);
    assign proc_53_data_FIFO_blk[13] = 1'b0;
    assign proc_53_data_PIPO_blk[13] = 1'b0;
    assign proc_53_start_FIFO_blk[13] = 1'b0;
    assign proc_53_TLF_FIFO_blk[13] = 1'b0;
    assign proc_53_input_sync_blk[13] = 1'b0;
    assign proc_53_output_sync_blk[13] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[13] = dl_detect_out ? proc_dep_vld_vec_53_reg[13] : (proc_53_data_FIFO_blk[13] | proc_53_data_PIPO_blk[13] | proc_53_start_FIFO_blk[13] | proc_53_TLF_FIFO_blk[13] | proc_53_input_sync_blk[13] | proc_53_output_sync_blk[13]);
    assign proc_53_data_FIFO_blk[14] = 1'b0;
    assign proc_53_data_PIPO_blk[14] = 1'b0;
    assign proc_53_start_FIFO_blk[14] = 1'b0;
    assign proc_53_TLF_FIFO_blk[14] = 1'b0;
    assign proc_53_input_sync_blk[14] = 1'b0;
    assign proc_53_output_sync_blk[14] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[14] = dl_detect_out ? proc_dep_vld_vec_53_reg[14] : (proc_53_data_FIFO_blk[14] | proc_53_data_PIPO_blk[14] | proc_53_start_FIFO_blk[14] | proc_53_TLF_FIFO_blk[14] | proc_53_input_sync_blk[14] | proc_53_output_sync_blk[14]);
    assign proc_53_data_FIFO_blk[15] = 1'b0;
    assign proc_53_data_PIPO_blk[15] = 1'b0;
    assign proc_53_start_FIFO_blk[15] = 1'b0;
    assign proc_53_TLF_FIFO_blk[15] = 1'b0;
    assign proc_53_input_sync_blk[15] = 1'b0;
    assign proc_53_output_sync_blk[15] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[15] = dl_detect_out ? proc_dep_vld_vec_53_reg[15] : (proc_53_data_FIFO_blk[15] | proc_53_data_PIPO_blk[15] | proc_53_start_FIFO_blk[15] | proc_53_TLF_FIFO_blk[15] | proc_53_input_sync_blk[15] | proc_53_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_53_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_53_reg <= proc_dep_vld_vec_53;
        end
    end
    assign in_chan_dep_vld_vec_53[0] = dep_chan_vld_37_53;
    assign in_chan_dep_data_vec_53[176 : 0] = dep_chan_data_37_53;
    assign token_in_vec_53[0] = token_37_53;
    assign in_chan_dep_vld_vec_53[1] = dep_chan_vld_44_53;
    assign in_chan_dep_data_vec_53[353 : 177] = dep_chan_data_44_53;
    assign token_in_vec_53[1] = token_44_53;
    assign in_chan_dep_vld_vec_53[2] = dep_chan_vld_45_53;
    assign in_chan_dep_data_vec_53[530 : 354] = dep_chan_data_45_53;
    assign token_in_vec_53[2] = token_45_53;
    assign in_chan_dep_vld_vec_53[3] = dep_chan_vld_46_53;
    assign in_chan_dep_data_vec_53[707 : 531] = dep_chan_data_46_53;
    assign token_in_vec_53[3] = token_46_53;
    assign in_chan_dep_vld_vec_53[4] = dep_chan_vld_47_53;
    assign in_chan_dep_data_vec_53[884 : 708] = dep_chan_data_47_53;
    assign token_in_vec_53[4] = token_47_53;
    assign in_chan_dep_vld_vec_53[5] = dep_chan_vld_48_53;
    assign in_chan_dep_data_vec_53[1061 : 885] = dep_chan_data_48_53;
    assign token_in_vec_53[5] = token_48_53;
    assign in_chan_dep_vld_vec_53[6] = dep_chan_vld_49_53;
    assign in_chan_dep_data_vec_53[1238 : 1062] = dep_chan_data_49_53;
    assign token_in_vec_53[6] = token_49_53;
    assign in_chan_dep_vld_vec_53[7] = dep_chan_vld_50_53;
    assign in_chan_dep_data_vec_53[1415 : 1239] = dep_chan_data_50_53;
    assign token_in_vec_53[7] = token_50_53;
    assign in_chan_dep_vld_vec_53[8] = dep_chan_vld_51_53;
    assign in_chan_dep_data_vec_53[1592 : 1416] = dep_chan_data_51_53;
    assign token_in_vec_53[8] = token_51_53;
    assign in_chan_dep_vld_vec_53[9] = dep_chan_vld_52_53;
    assign in_chan_dep_data_vec_53[1769 : 1593] = dep_chan_data_52_53;
    assign token_in_vec_53[9] = token_52_53;
    assign in_chan_dep_vld_vec_53[10] = dep_chan_vld_54_53;
    assign in_chan_dep_data_vec_53[1946 : 1770] = dep_chan_data_54_53;
    assign token_in_vec_53[10] = token_54_53;
    assign in_chan_dep_vld_vec_53[11] = dep_chan_vld_55_53;
    assign in_chan_dep_data_vec_53[2123 : 1947] = dep_chan_data_55_53;
    assign token_in_vec_53[11] = token_55_53;
    assign in_chan_dep_vld_vec_53[12] = dep_chan_vld_56_53;
    assign in_chan_dep_data_vec_53[2300 : 2124] = dep_chan_data_56_53;
    assign token_in_vec_53[12] = token_56_53;
    assign in_chan_dep_vld_vec_53[13] = dep_chan_vld_57_53;
    assign in_chan_dep_data_vec_53[2477 : 2301] = dep_chan_data_57_53;
    assign token_in_vec_53[13] = token_57_53;
    assign in_chan_dep_vld_vec_53[14] = dep_chan_vld_58_53;
    assign in_chan_dep_data_vec_53[2654 : 2478] = dep_chan_data_58_53;
    assign token_in_vec_53[14] = token_58_53;
    assign in_chan_dep_vld_vec_53[15] = dep_chan_vld_87_53;
    assign in_chan_dep_data_vec_53[2831 : 2655] = dep_chan_data_87_53;
    assign token_in_vec_53[15] = token_87_53;
    assign dep_chan_vld_53_37 = out_chan_dep_vld_vec_53[0];
    assign dep_chan_data_53_37 = out_chan_dep_data_53;
    assign token_53_37 = token_out_vec_53[0];
    assign dep_chan_vld_53_44 = out_chan_dep_vld_vec_53[1];
    assign dep_chan_data_53_44 = out_chan_dep_data_53;
    assign token_53_44 = token_out_vec_53[1];
    assign dep_chan_vld_53_45 = out_chan_dep_vld_vec_53[2];
    assign dep_chan_data_53_45 = out_chan_dep_data_53;
    assign token_53_45 = token_out_vec_53[2];
    assign dep_chan_vld_53_46 = out_chan_dep_vld_vec_53[3];
    assign dep_chan_data_53_46 = out_chan_dep_data_53;
    assign token_53_46 = token_out_vec_53[3];
    assign dep_chan_vld_53_47 = out_chan_dep_vld_vec_53[4];
    assign dep_chan_data_53_47 = out_chan_dep_data_53;
    assign token_53_47 = token_out_vec_53[4];
    assign dep_chan_vld_53_48 = out_chan_dep_vld_vec_53[5];
    assign dep_chan_data_53_48 = out_chan_dep_data_53;
    assign token_53_48 = token_out_vec_53[5];
    assign dep_chan_vld_53_49 = out_chan_dep_vld_vec_53[6];
    assign dep_chan_data_53_49 = out_chan_dep_data_53;
    assign token_53_49 = token_out_vec_53[6];
    assign dep_chan_vld_53_50 = out_chan_dep_vld_vec_53[7];
    assign dep_chan_data_53_50 = out_chan_dep_data_53;
    assign token_53_50 = token_out_vec_53[7];
    assign dep_chan_vld_53_51 = out_chan_dep_vld_vec_53[8];
    assign dep_chan_data_53_51 = out_chan_dep_data_53;
    assign token_53_51 = token_out_vec_53[8];
    assign dep_chan_vld_53_52 = out_chan_dep_vld_vec_53[9];
    assign dep_chan_data_53_52 = out_chan_dep_data_53;
    assign token_53_52 = token_out_vec_53[9];
    assign dep_chan_vld_53_54 = out_chan_dep_vld_vec_53[10];
    assign dep_chan_data_53_54 = out_chan_dep_data_53;
    assign token_53_54 = token_out_vec_53[10];
    assign dep_chan_vld_53_55 = out_chan_dep_vld_vec_53[11];
    assign dep_chan_data_53_55 = out_chan_dep_data_53;
    assign token_53_55 = token_out_vec_53[11];
    assign dep_chan_vld_53_56 = out_chan_dep_vld_vec_53[12];
    assign dep_chan_data_53_56 = out_chan_dep_data_53;
    assign token_53_56 = token_out_vec_53[12];
    assign dep_chan_vld_53_57 = out_chan_dep_vld_vec_53[13];
    assign dep_chan_data_53_57 = out_chan_dep_data_53;
    assign token_53_57 = token_out_vec_53[13];
    assign dep_chan_vld_53_58 = out_chan_dep_vld_vec_53[14];
    assign dep_chan_data_53_58 = out_chan_dep_data_53;
    assign token_53_58 = token_out_vec_53[14];
    assign dep_chan_vld_53_87 = out_chan_dep_vld_vec_53[15];
    assign dep_chan_data_53_87 = out_chan_dep_data_53;
    assign token_53_87 = token_out_vec_53[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0
    top_hls_deadlock_detect_unit #(177, 54, 16, 16) top_hls_deadlock_detect_unit_54 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_54),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_54),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_54),
        .token_in_vec(token_in_vec_54),
        .dl_detect_in(dl_detect_out),
        .origin(origin[54]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_54),
        .out_chan_dep_data(out_chan_dep_data_54),
        .token_out_vec(token_out_vec_54),
        .dl_detect_out(dl_in_vec[54]));

    assign proc_54_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.fifo_A_PE_10_2_x048_blk_n);
    assign proc_54_data_PIPO_blk[0] = 1'b0;
    assign proc_54_start_FIFO_blk[0] = 1'b0;
    assign proc_54_TLF_FIFO_blk[0] = 1'b0;
    assign proc_54_input_sync_blk[0] = 1'b0;
    assign proc_54_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_54[0] = dl_detect_out ? proc_dep_vld_vec_54_reg[0] : (proc_54_data_FIFO_blk[0] | proc_54_data_PIPO_blk[0] | proc_54_start_FIFO_blk[0] | proc_54_TLF_FIFO_blk[0] | proc_54_input_sync_blk[0] | proc_54_output_sync_blk[0]);
    assign proc_54_data_FIFO_blk[1] = 1'b0;
    assign proc_54_data_PIPO_blk[1] = 1'b0;
    assign proc_54_start_FIFO_blk[1] = 1'b0;
    assign proc_54_TLF_FIFO_blk[1] = 1'b0;
    assign proc_54_input_sync_blk[1] = 1'b0;
    assign proc_54_output_sync_blk[1] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[1] = dl_detect_out ? proc_dep_vld_vec_54_reg[1] : (proc_54_data_FIFO_blk[1] | proc_54_data_PIPO_blk[1] | proc_54_start_FIFO_blk[1] | proc_54_TLF_FIFO_blk[1] | proc_54_input_sync_blk[1] | proc_54_output_sync_blk[1]);
    assign proc_54_data_FIFO_blk[2] = 1'b0;
    assign proc_54_data_PIPO_blk[2] = 1'b0;
    assign proc_54_start_FIFO_blk[2] = 1'b0;
    assign proc_54_TLF_FIFO_blk[2] = 1'b0;
    assign proc_54_input_sync_blk[2] = 1'b0;
    assign proc_54_output_sync_blk[2] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[2] = dl_detect_out ? proc_dep_vld_vec_54_reg[2] : (proc_54_data_FIFO_blk[2] | proc_54_data_PIPO_blk[2] | proc_54_start_FIFO_blk[2] | proc_54_TLF_FIFO_blk[2] | proc_54_input_sync_blk[2] | proc_54_output_sync_blk[2]);
    assign proc_54_data_FIFO_blk[3] = 1'b0;
    assign proc_54_data_PIPO_blk[3] = 1'b0;
    assign proc_54_start_FIFO_blk[3] = 1'b0;
    assign proc_54_TLF_FIFO_blk[3] = 1'b0;
    assign proc_54_input_sync_blk[3] = 1'b0;
    assign proc_54_output_sync_blk[3] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[3] = dl_detect_out ? proc_dep_vld_vec_54_reg[3] : (proc_54_data_FIFO_blk[3] | proc_54_data_PIPO_blk[3] | proc_54_start_FIFO_blk[3] | proc_54_TLF_FIFO_blk[3] | proc_54_input_sync_blk[3] | proc_54_output_sync_blk[3]);
    assign proc_54_data_FIFO_blk[4] = 1'b0;
    assign proc_54_data_PIPO_blk[4] = 1'b0;
    assign proc_54_start_FIFO_blk[4] = 1'b0;
    assign proc_54_TLF_FIFO_blk[4] = 1'b0;
    assign proc_54_input_sync_blk[4] = 1'b0;
    assign proc_54_output_sync_blk[4] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[4] = dl_detect_out ? proc_dep_vld_vec_54_reg[4] : (proc_54_data_FIFO_blk[4] | proc_54_data_PIPO_blk[4] | proc_54_start_FIFO_blk[4] | proc_54_TLF_FIFO_blk[4] | proc_54_input_sync_blk[4] | proc_54_output_sync_blk[4]);
    assign proc_54_data_FIFO_blk[5] = 1'b0;
    assign proc_54_data_PIPO_blk[5] = 1'b0;
    assign proc_54_start_FIFO_blk[5] = 1'b0;
    assign proc_54_TLF_FIFO_blk[5] = 1'b0;
    assign proc_54_input_sync_blk[5] = 1'b0;
    assign proc_54_output_sync_blk[5] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[5] = dl_detect_out ? proc_dep_vld_vec_54_reg[5] : (proc_54_data_FIFO_blk[5] | proc_54_data_PIPO_blk[5] | proc_54_start_FIFO_blk[5] | proc_54_TLF_FIFO_blk[5] | proc_54_input_sync_blk[5] | proc_54_output_sync_blk[5]);
    assign proc_54_data_FIFO_blk[6] = 1'b0;
    assign proc_54_data_PIPO_blk[6] = 1'b0;
    assign proc_54_start_FIFO_blk[6] = 1'b0;
    assign proc_54_TLF_FIFO_blk[6] = 1'b0;
    assign proc_54_input_sync_blk[6] = 1'b0;
    assign proc_54_output_sync_blk[6] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[6] = dl_detect_out ? proc_dep_vld_vec_54_reg[6] : (proc_54_data_FIFO_blk[6] | proc_54_data_PIPO_blk[6] | proc_54_start_FIFO_blk[6] | proc_54_TLF_FIFO_blk[6] | proc_54_input_sync_blk[6] | proc_54_output_sync_blk[6]);
    assign proc_54_data_FIFO_blk[7] = 1'b0;
    assign proc_54_data_PIPO_blk[7] = 1'b0;
    assign proc_54_start_FIFO_blk[7] = 1'b0;
    assign proc_54_TLF_FIFO_blk[7] = 1'b0;
    assign proc_54_input_sync_blk[7] = 1'b0;
    assign proc_54_output_sync_blk[7] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[7] = dl_detect_out ? proc_dep_vld_vec_54_reg[7] : (proc_54_data_FIFO_blk[7] | proc_54_data_PIPO_blk[7] | proc_54_start_FIFO_blk[7] | proc_54_TLF_FIFO_blk[7] | proc_54_input_sync_blk[7] | proc_54_output_sync_blk[7]);
    assign proc_54_data_FIFO_blk[8] = 1'b0;
    assign proc_54_data_PIPO_blk[8] = 1'b0;
    assign proc_54_start_FIFO_blk[8] = 1'b0;
    assign proc_54_TLF_FIFO_blk[8] = 1'b0;
    assign proc_54_input_sync_blk[8] = 1'b0;
    assign proc_54_output_sync_blk[8] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[8] = dl_detect_out ? proc_dep_vld_vec_54_reg[8] : (proc_54_data_FIFO_blk[8] | proc_54_data_PIPO_blk[8] | proc_54_start_FIFO_blk[8] | proc_54_TLF_FIFO_blk[8] | proc_54_input_sync_blk[8] | proc_54_output_sync_blk[8]);
    assign proc_54_data_FIFO_blk[9] = 1'b0;
    assign proc_54_data_PIPO_blk[9] = 1'b0;
    assign proc_54_start_FIFO_blk[9] = 1'b0;
    assign proc_54_TLF_FIFO_blk[9] = 1'b0;
    assign proc_54_input_sync_blk[9] = 1'b0;
    assign proc_54_output_sync_blk[9] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[9] = dl_detect_out ? proc_dep_vld_vec_54_reg[9] : (proc_54_data_FIFO_blk[9] | proc_54_data_PIPO_blk[9] | proc_54_start_FIFO_blk[9] | proc_54_TLF_FIFO_blk[9] | proc_54_input_sync_blk[9] | proc_54_output_sync_blk[9]);
    assign proc_54_data_FIFO_blk[10] = 1'b0;
    assign proc_54_data_PIPO_blk[10] = 1'b0;
    assign proc_54_start_FIFO_blk[10] = 1'b0;
    assign proc_54_TLF_FIFO_blk[10] = 1'b0;
    assign proc_54_input_sync_blk[10] = 1'b0;
    assign proc_54_output_sync_blk[10] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[10] = dl_detect_out ? proc_dep_vld_vec_54_reg[10] : (proc_54_data_FIFO_blk[10] | proc_54_data_PIPO_blk[10] | proc_54_start_FIFO_blk[10] | proc_54_TLF_FIFO_blk[10] | proc_54_input_sync_blk[10] | proc_54_output_sync_blk[10]);
    assign proc_54_data_FIFO_blk[11] = 1'b0;
    assign proc_54_data_PIPO_blk[11] = 1'b0;
    assign proc_54_start_FIFO_blk[11] = 1'b0;
    assign proc_54_TLF_FIFO_blk[11] = 1'b0;
    assign proc_54_input_sync_blk[11] = 1'b0;
    assign proc_54_output_sync_blk[11] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[11] = dl_detect_out ? proc_dep_vld_vec_54_reg[11] : (proc_54_data_FIFO_blk[11] | proc_54_data_PIPO_blk[11] | proc_54_start_FIFO_blk[11] | proc_54_TLF_FIFO_blk[11] | proc_54_input_sync_blk[11] | proc_54_output_sync_blk[11]);
    assign proc_54_data_FIFO_blk[12] = 1'b0;
    assign proc_54_data_PIPO_blk[12] = 1'b0;
    assign proc_54_start_FIFO_blk[12] = 1'b0;
    assign proc_54_TLF_FIFO_blk[12] = 1'b0;
    assign proc_54_input_sync_blk[12] = 1'b0;
    assign proc_54_output_sync_blk[12] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[12] = dl_detect_out ? proc_dep_vld_vec_54_reg[12] : (proc_54_data_FIFO_blk[12] | proc_54_data_PIPO_blk[12] | proc_54_start_FIFO_blk[12] | proc_54_TLF_FIFO_blk[12] | proc_54_input_sync_blk[12] | proc_54_output_sync_blk[12]);
    assign proc_54_data_FIFO_blk[13] = 1'b0;
    assign proc_54_data_PIPO_blk[13] = 1'b0;
    assign proc_54_start_FIFO_blk[13] = 1'b0;
    assign proc_54_TLF_FIFO_blk[13] = 1'b0;
    assign proc_54_input_sync_blk[13] = 1'b0;
    assign proc_54_output_sync_blk[13] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[13] = dl_detect_out ? proc_dep_vld_vec_54_reg[13] : (proc_54_data_FIFO_blk[13] | proc_54_data_PIPO_blk[13] | proc_54_start_FIFO_blk[13] | proc_54_TLF_FIFO_blk[13] | proc_54_input_sync_blk[13] | proc_54_output_sync_blk[13]);
    assign proc_54_data_FIFO_blk[14] = 1'b0;
    assign proc_54_data_PIPO_blk[14] = 1'b0;
    assign proc_54_start_FIFO_blk[14] = 1'b0;
    assign proc_54_TLF_FIFO_blk[14] = 1'b0;
    assign proc_54_input_sync_blk[14] = 1'b0;
    assign proc_54_output_sync_blk[14] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[14] = dl_detect_out ? proc_dep_vld_vec_54_reg[14] : (proc_54_data_FIFO_blk[14] | proc_54_data_PIPO_blk[14] | proc_54_start_FIFO_blk[14] | proc_54_TLF_FIFO_blk[14] | proc_54_input_sync_blk[14] | proc_54_output_sync_blk[14]);
    assign proc_54_data_FIFO_blk[15] = 1'b0;
    assign proc_54_data_PIPO_blk[15] = 1'b0;
    assign proc_54_start_FIFO_blk[15] = 1'b0;
    assign proc_54_TLF_FIFO_blk[15] = 1'b0;
    assign proc_54_input_sync_blk[15] = 1'b0;
    assign proc_54_output_sync_blk[15] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[15] = dl_detect_out ? proc_dep_vld_vec_54_reg[15] : (proc_54_data_FIFO_blk[15] | proc_54_data_PIPO_blk[15] | proc_54_start_FIFO_blk[15] | proc_54_TLF_FIFO_blk[15] | proc_54_input_sync_blk[15] | proc_54_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_54_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_54_reg <= proc_dep_vld_vec_54;
        end
    end
    assign in_chan_dep_vld_vec_54[0] = dep_chan_vld_39_54;
    assign in_chan_dep_data_vec_54[176 : 0] = dep_chan_data_39_54;
    assign token_in_vec_54[0] = token_39_54;
    assign in_chan_dep_vld_vec_54[1] = dep_chan_vld_44_54;
    assign in_chan_dep_data_vec_54[353 : 177] = dep_chan_data_44_54;
    assign token_in_vec_54[1] = token_44_54;
    assign in_chan_dep_vld_vec_54[2] = dep_chan_vld_45_54;
    assign in_chan_dep_data_vec_54[530 : 354] = dep_chan_data_45_54;
    assign token_in_vec_54[2] = token_45_54;
    assign in_chan_dep_vld_vec_54[3] = dep_chan_vld_46_54;
    assign in_chan_dep_data_vec_54[707 : 531] = dep_chan_data_46_54;
    assign token_in_vec_54[3] = token_46_54;
    assign in_chan_dep_vld_vec_54[4] = dep_chan_vld_47_54;
    assign in_chan_dep_data_vec_54[884 : 708] = dep_chan_data_47_54;
    assign token_in_vec_54[4] = token_47_54;
    assign in_chan_dep_vld_vec_54[5] = dep_chan_vld_48_54;
    assign in_chan_dep_data_vec_54[1061 : 885] = dep_chan_data_48_54;
    assign token_in_vec_54[5] = token_48_54;
    assign in_chan_dep_vld_vec_54[6] = dep_chan_vld_49_54;
    assign in_chan_dep_data_vec_54[1238 : 1062] = dep_chan_data_49_54;
    assign token_in_vec_54[6] = token_49_54;
    assign in_chan_dep_vld_vec_54[7] = dep_chan_vld_50_54;
    assign in_chan_dep_data_vec_54[1415 : 1239] = dep_chan_data_50_54;
    assign token_in_vec_54[7] = token_50_54;
    assign in_chan_dep_vld_vec_54[8] = dep_chan_vld_51_54;
    assign in_chan_dep_data_vec_54[1592 : 1416] = dep_chan_data_51_54;
    assign token_in_vec_54[8] = token_51_54;
    assign in_chan_dep_vld_vec_54[9] = dep_chan_vld_52_54;
    assign in_chan_dep_data_vec_54[1769 : 1593] = dep_chan_data_52_54;
    assign token_in_vec_54[9] = token_52_54;
    assign in_chan_dep_vld_vec_54[10] = dep_chan_vld_53_54;
    assign in_chan_dep_data_vec_54[1946 : 1770] = dep_chan_data_53_54;
    assign token_in_vec_54[10] = token_53_54;
    assign in_chan_dep_vld_vec_54[11] = dep_chan_vld_55_54;
    assign in_chan_dep_data_vec_54[2123 : 1947] = dep_chan_data_55_54;
    assign token_in_vec_54[11] = token_55_54;
    assign in_chan_dep_vld_vec_54[12] = dep_chan_vld_56_54;
    assign in_chan_dep_data_vec_54[2300 : 2124] = dep_chan_data_56_54;
    assign token_in_vec_54[12] = token_56_54;
    assign in_chan_dep_vld_vec_54[13] = dep_chan_vld_57_54;
    assign in_chan_dep_data_vec_54[2477 : 2301] = dep_chan_data_57_54;
    assign token_in_vec_54[13] = token_57_54;
    assign in_chan_dep_vld_vec_54[14] = dep_chan_vld_58_54;
    assign in_chan_dep_data_vec_54[2654 : 2478] = dep_chan_data_58_54;
    assign token_in_vec_54[14] = token_58_54;
    assign in_chan_dep_vld_vec_54[15] = dep_chan_vld_87_54;
    assign in_chan_dep_data_vec_54[2831 : 2655] = dep_chan_data_87_54;
    assign token_in_vec_54[15] = token_87_54;
    assign dep_chan_vld_54_39 = out_chan_dep_vld_vec_54[0];
    assign dep_chan_data_54_39 = out_chan_dep_data_54;
    assign token_54_39 = token_out_vec_54[0];
    assign dep_chan_vld_54_44 = out_chan_dep_vld_vec_54[1];
    assign dep_chan_data_54_44 = out_chan_dep_data_54;
    assign token_54_44 = token_out_vec_54[1];
    assign dep_chan_vld_54_45 = out_chan_dep_vld_vec_54[2];
    assign dep_chan_data_54_45 = out_chan_dep_data_54;
    assign token_54_45 = token_out_vec_54[2];
    assign dep_chan_vld_54_46 = out_chan_dep_vld_vec_54[3];
    assign dep_chan_data_54_46 = out_chan_dep_data_54;
    assign token_54_46 = token_out_vec_54[3];
    assign dep_chan_vld_54_47 = out_chan_dep_vld_vec_54[4];
    assign dep_chan_data_54_47 = out_chan_dep_data_54;
    assign token_54_47 = token_out_vec_54[4];
    assign dep_chan_vld_54_48 = out_chan_dep_vld_vec_54[5];
    assign dep_chan_data_54_48 = out_chan_dep_data_54;
    assign token_54_48 = token_out_vec_54[5];
    assign dep_chan_vld_54_49 = out_chan_dep_vld_vec_54[6];
    assign dep_chan_data_54_49 = out_chan_dep_data_54;
    assign token_54_49 = token_out_vec_54[6];
    assign dep_chan_vld_54_50 = out_chan_dep_vld_vec_54[7];
    assign dep_chan_data_54_50 = out_chan_dep_data_54;
    assign token_54_50 = token_out_vec_54[7];
    assign dep_chan_vld_54_51 = out_chan_dep_vld_vec_54[8];
    assign dep_chan_data_54_51 = out_chan_dep_data_54;
    assign token_54_51 = token_out_vec_54[8];
    assign dep_chan_vld_54_52 = out_chan_dep_vld_vec_54[9];
    assign dep_chan_data_54_52 = out_chan_dep_data_54;
    assign token_54_52 = token_out_vec_54[9];
    assign dep_chan_vld_54_53 = out_chan_dep_vld_vec_54[10];
    assign dep_chan_data_54_53 = out_chan_dep_data_54;
    assign token_54_53 = token_out_vec_54[10];
    assign dep_chan_vld_54_55 = out_chan_dep_vld_vec_54[11];
    assign dep_chan_data_54_55 = out_chan_dep_data_54;
    assign token_54_55 = token_out_vec_54[11];
    assign dep_chan_vld_54_56 = out_chan_dep_vld_vec_54[12];
    assign dep_chan_data_54_56 = out_chan_dep_data_54;
    assign token_54_56 = token_out_vec_54[12];
    assign dep_chan_vld_54_57 = out_chan_dep_vld_vec_54[13];
    assign dep_chan_data_54_57 = out_chan_dep_data_54;
    assign token_54_57 = token_out_vec_54[13];
    assign dep_chan_vld_54_58 = out_chan_dep_vld_vec_54[14];
    assign dep_chan_data_54_58 = out_chan_dep_data_54;
    assign token_54_58 = token_out_vec_54[14];
    assign dep_chan_vld_54_87 = out_chan_dep_vld_vec_54[15];
    assign dep_chan_data_54_87 = out_chan_dep_data_54;
    assign token_54_87 = token_out_vec_54[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0
    top_hls_deadlock_detect_unit #(177, 55, 16, 16) top_hls_deadlock_detect_unit_55 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_55),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_55),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_55),
        .token_in_vec(token_in_vec_55),
        .dl_detect_in(dl_detect_out),
        .origin(origin[55]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_55),
        .out_chan_dep_data(out_chan_dep_data_55),
        .token_out_vec(token_out_vec_55),
        .dl_detect_out(dl_in_vec[55]));

    assign proc_55_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.fifo_A_PE_11_2_x051_blk_n);
    assign proc_55_data_PIPO_blk[0] = 1'b0;
    assign proc_55_start_FIFO_blk[0] = 1'b0;
    assign proc_55_TLF_FIFO_blk[0] = 1'b0;
    assign proc_55_input_sync_blk[0] = 1'b0;
    assign proc_55_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_55[0] = dl_detect_out ? proc_dep_vld_vec_55_reg[0] : (proc_55_data_FIFO_blk[0] | proc_55_data_PIPO_blk[0] | proc_55_start_FIFO_blk[0] | proc_55_TLF_FIFO_blk[0] | proc_55_input_sync_blk[0] | proc_55_output_sync_blk[0]);
    assign proc_55_data_FIFO_blk[1] = 1'b0;
    assign proc_55_data_PIPO_blk[1] = 1'b0;
    assign proc_55_start_FIFO_blk[1] = 1'b0;
    assign proc_55_TLF_FIFO_blk[1] = 1'b0;
    assign proc_55_input_sync_blk[1] = 1'b0;
    assign proc_55_output_sync_blk[1] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[1] = dl_detect_out ? proc_dep_vld_vec_55_reg[1] : (proc_55_data_FIFO_blk[1] | proc_55_data_PIPO_blk[1] | proc_55_start_FIFO_blk[1] | proc_55_TLF_FIFO_blk[1] | proc_55_input_sync_blk[1] | proc_55_output_sync_blk[1]);
    assign proc_55_data_FIFO_blk[2] = 1'b0;
    assign proc_55_data_PIPO_blk[2] = 1'b0;
    assign proc_55_start_FIFO_blk[2] = 1'b0;
    assign proc_55_TLF_FIFO_blk[2] = 1'b0;
    assign proc_55_input_sync_blk[2] = 1'b0;
    assign proc_55_output_sync_blk[2] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[2] = dl_detect_out ? proc_dep_vld_vec_55_reg[2] : (proc_55_data_FIFO_blk[2] | proc_55_data_PIPO_blk[2] | proc_55_start_FIFO_blk[2] | proc_55_TLF_FIFO_blk[2] | proc_55_input_sync_blk[2] | proc_55_output_sync_blk[2]);
    assign proc_55_data_FIFO_blk[3] = 1'b0;
    assign proc_55_data_PIPO_blk[3] = 1'b0;
    assign proc_55_start_FIFO_blk[3] = 1'b0;
    assign proc_55_TLF_FIFO_blk[3] = 1'b0;
    assign proc_55_input_sync_blk[3] = 1'b0;
    assign proc_55_output_sync_blk[3] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[3] = dl_detect_out ? proc_dep_vld_vec_55_reg[3] : (proc_55_data_FIFO_blk[3] | proc_55_data_PIPO_blk[3] | proc_55_start_FIFO_blk[3] | proc_55_TLF_FIFO_blk[3] | proc_55_input_sync_blk[3] | proc_55_output_sync_blk[3]);
    assign proc_55_data_FIFO_blk[4] = 1'b0;
    assign proc_55_data_PIPO_blk[4] = 1'b0;
    assign proc_55_start_FIFO_blk[4] = 1'b0;
    assign proc_55_TLF_FIFO_blk[4] = 1'b0;
    assign proc_55_input_sync_blk[4] = 1'b0;
    assign proc_55_output_sync_blk[4] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[4] = dl_detect_out ? proc_dep_vld_vec_55_reg[4] : (proc_55_data_FIFO_blk[4] | proc_55_data_PIPO_blk[4] | proc_55_start_FIFO_blk[4] | proc_55_TLF_FIFO_blk[4] | proc_55_input_sync_blk[4] | proc_55_output_sync_blk[4]);
    assign proc_55_data_FIFO_blk[5] = 1'b0;
    assign proc_55_data_PIPO_blk[5] = 1'b0;
    assign proc_55_start_FIFO_blk[5] = 1'b0;
    assign proc_55_TLF_FIFO_blk[5] = 1'b0;
    assign proc_55_input_sync_blk[5] = 1'b0;
    assign proc_55_output_sync_blk[5] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[5] = dl_detect_out ? proc_dep_vld_vec_55_reg[5] : (proc_55_data_FIFO_blk[5] | proc_55_data_PIPO_blk[5] | proc_55_start_FIFO_blk[5] | proc_55_TLF_FIFO_blk[5] | proc_55_input_sync_blk[5] | proc_55_output_sync_blk[5]);
    assign proc_55_data_FIFO_blk[6] = 1'b0;
    assign proc_55_data_PIPO_blk[6] = 1'b0;
    assign proc_55_start_FIFO_blk[6] = 1'b0;
    assign proc_55_TLF_FIFO_blk[6] = 1'b0;
    assign proc_55_input_sync_blk[6] = 1'b0;
    assign proc_55_output_sync_blk[6] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[6] = dl_detect_out ? proc_dep_vld_vec_55_reg[6] : (proc_55_data_FIFO_blk[6] | proc_55_data_PIPO_blk[6] | proc_55_start_FIFO_blk[6] | proc_55_TLF_FIFO_blk[6] | proc_55_input_sync_blk[6] | proc_55_output_sync_blk[6]);
    assign proc_55_data_FIFO_blk[7] = 1'b0;
    assign proc_55_data_PIPO_blk[7] = 1'b0;
    assign proc_55_start_FIFO_blk[7] = 1'b0;
    assign proc_55_TLF_FIFO_blk[7] = 1'b0;
    assign proc_55_input_sync_blk[7] = 1'b0;
    assign proc_55_output_sync_blk[7] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[7] = dl_detect_out ? proc_dep_vld_vec_55_reg[7] : (proc_55_data_FIFO_blk[7] | proc_55_data_PIPO_blk[7] | proc_55_start_FIFO_blk[7] | proc_55_TLF_FIFO_blk[7] | proc_55_input_sync_blk[7] | proc_55_output_sync_blk[7]);
    assign proc_55_data_FIFO_blk[8] = 1'b0;
    assign proc_55_data_PIPO_blk[8] = 1'b0;
    assign proc_55_start_FIFO_blk[8] = 1'b0;
    assign proc_55_TLF_FIFO_blk[8] = 1'b0;
    assign proc_55_input_sync_blk[8] = 1'b0;
    assign proc_55_output_sync_blk[8] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[8] = dl_detect_out ? proc_dep_vld_vec_55_reg[8] : (proc_55_data_FIFO_blk[8] | proc_55_data_PIPO_blk[8] | proc_55_start_FIFO_blk[8] | proc_55_TLF_FIFO_blk[8] | proc_55_input_sync_blk[8] | proc_55_output_sync_blk[8]);
    assign proc_55_data_FIFO_blk[9] = 1'b0;
    assign proc_55_data_PIPO_blk[9] = 1'b0;
    assign proc_55_start_FIFO_blk[9] = 1'b0;
    assign proc_55_TLF_FIFO_blk[9] = 1'b0;
    assign proc_55_input_sync_blk[9] = 1'b0;
    assign proc_55_output_sync_blk[9] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[9] = dl_detect_out ? proc_dep_vld_vec_55_reg[9] : (proc_55_data_FIFO_blk[9] | proc_55_data_PIPO_blk[9] | proc_55_start_FIFO_blk[9] | proc_55_TLF_FIFO_blk[9] | proc_55_input_sync_blk[9] | proc_55_output_sync_blk[9]);
    assign proc_55_data_FIFO_blk[10] = 1'b0;
    assign proc_55_data_PIPO_blk[10] = 1'b0;
    assign proc_55_start_FIFO_blk[10] = 1'b0;
    assign proc_55_TLF_FIFO_blk[10] = 1'b0;
    assign proc_55_input_sync_blk[10] = 1'b0;
    assign proc_55_output_sync_blk[10] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[10] = dl_detect_out ? proc_dep_vld_vec_55_reg[10] : (proc_55_data_FIFO_blk[10] | proc_55_data_PIPO_blk[10] | proc_55_start_FIFO_blk[10] | proc_55_TLF_FIFO_blk[10] | proc_55_input_sync_blk[10] | proc_55_output_sync_blk[10]);
    assign proc_55_data_FIFO_blk[11] = 1'b0;
    assign proc_55_data_PIPO_blk[11] = 1'b0;
    assign proc_55_start_FIFO_blk[11] = 1'b0;
    assign proc_55_TLF_FIFO_blk[11] = 1'b0;
    assign proc_55_input_sync_blk[11] = 1'b0;
    assign proc_55_output_sync_blk[11] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[11] = dl_detect_out ? proc_dep_vld_vec_55_reg[11] : (proc_55_data_FIFO_blk[11] | proc_55_data_PIPO_blk[11] | proc_55_start_FIFO_blk[11] | proc_55_TLF_FIFO_blk[11] | proc_55_input_sync_blk[11] | proc_55_output_sync_blk[11]);
    assign proc_55_data_FIFO_blk[12] = 1'b0;
    assign proc_55_data_PIPO_blk[12] = 1'b0;
    assign proc_55_start_FIFO_blk[12] = 1'b0;
    assign proc_55_TLF_FIFO_blk[12] = 1'b0;
    assign proc_55_input_sync_blk[12] = 1'b0;
    assign proc_55_output_sync_blk[12] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[12] = dl_detect_out ? proc_dep_vld_vec_55_reg[12] : (proc_55_data_FIFO_blk[12] | proc_55_data_PIPO_blk[12] | proc_55_start_FIFO_blk[12] | proc_55_TLF_FIFO_blk[12] | proc_55_input_sync_blk[12] | proc_55_output_sync_blk[12]);
    assign proc_55_data_FIFO_blk[13] = 1'b0;
    assign proc_55_data_PIPO_blk[13] = 1'b0;
    assign proc_55_start_FIFO_blk[13] = 1'b0;
    assign proc_55_TLF_FIFO_blk[13] = 1'b0;
    assign proc_55_input_sync_blk[13] = 1'b0;
    assign proc_55_output_sync_blk[13] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[13] = dl_detect_out ? proc_dep_vld_vec_55_reg[13] : (proc_55_data_FIFO_blk[13] | proc_55_data_PIPO_blk[13] | proc_55_start_FIFO_blk[13] | proc_55_TLF_FIFO_blk[13] | proc_55_input_sync_blk[13] | proc_55_output_sync_blk[13]);
    assign proc_55_data_FIFO_blk[14] = 1'b0;
    assign proc_55_data_PIPO_blk[14] = 1'b0;
    assign proc_55_start_FIFO_blk[14] = 1'b0;
    assign proc_55_TLF_FIFO_blk[14] = 1'b0;
    assign proc_55_input_sync_blk[14] = 1'b0;
    assign proc_55_output_sync_blk[14] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[14] = dl_detect_out ? proc_dep_vld_vec_55_reg[14] : (proc_55_data_FIFO_blk[14] | proc_55_data_PIPO_blk[14] | proc_55_start_FIFO_blk[14] | proc_55_TLF_FIFO_blk[14] | proc_55_input_sync_blk[14] | proc_55_output_sync_blk[14]);
    assign proc_55_data_FIFO_blk[15] = 1'b0;
    assign proc_55_data_PIPO_blk[15] = 1'b0;
    assign proc_55_start_FIFO_blk[15] = 1'b0;
    assign proc_55_TLF_FIFO_blk[15] = 1'b0;
    assign proc_55_input_sync_blk[15] = 1'b0;
    assign proc_55_output_sync_blk[15] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[15] = dl_detect_out ? proc_dep_vld_vec_55_reg[15] : (proc_55_data_FIFO_blk[15] | proc_55_data_PIPO_blk[15] | proc_55_start_FIFO_blk[15] | proc_55_TLF_FIFO_blk[15] | proc_55_input_sync_blk[15] | proc_55_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_55_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_55_reg <= proc_dep_vld_vec_55;
        end
    end
    assign in_chan_dep_vld_vec_55[0] = dep_chan_vld_41_55;
    assign in_chan_dep_data_vec_55[176 : 0] = dep_chan_data_41_55;
    assign token_in_vec_55[0] = token_41_55;
    assign in_chan_dep_vld_vec_55[1] = dep_chan_vld_44_55;
    assign in_chan_dep_data_vec_55[353 : 177] = dep_chan_data_44_55;
    assign token_in_vec_55[1] = token_44_55;
    assign in_chan_dep_vld_vec_55[2] = dep_chan_vld_45_55;
    assign in_chan_dep_data_vec_55[530 : 354] = dep_chan_data_45_55;
    assign token_in_vec_55[2] = token_45_55;
    assign in_chan_dep_vld_vec_55[3] = dep_chan_vld_46_55;
    assign in_chan_dep_data_vec_55[707 : 531] = dep_chan_data_46_55;
    assign token_in_vec_55[3] = token_46_55;
    assign in_chan_dep_vld_vec_55[4] = dep_chan_vld_47_55;
    assign in_chan_dep_data_vec_55[884 : 708] = dep_chan_data_47_55;
    assign token_in_vec_55[4] = token_47_55;
    assign in_chan_dep_vld_vec_55[5] = dep_chan_vld_48_55;
    assign in_chan_dep_data_vec_55[1061 : 885] = dep_chan_data_48_55;
    assign token_in_vec_55[5] = token_48_55;
    assign in_chan_dep_vld_vec_55[6] = dep_chan_vld_49_55;
    assign in_chan_dep_data_vec_55[1238 : 1062] = dep_chan_data_49_55;
    assign token_in_vec_55[6] = token_49_55;
    assign in_chan_dep_vld_vec_55[7] = dep_chan_vld_50_55;
    assign in_chan_dep_data_vec_55[1415 : 1239] = dep_chan_data_50_55;
    assign token_in_vec_55[7] = token_50_55;
    assign in_chan_dep_vld_vec_55[8] = dep_chan_vld_51_55;
    assign in_chan_dep_data_vec_55[1592 : 1416] = dep_chan_data_51_55;
    assign token_in_vec_55[8] = token_51_55;
    assign in_chan_dep_vld_vec_55[9] = dep_chan_vld_52_55;
    assign in_chan_dep_data_vec_55[1769 : 1593] = dep_chan_data_52_55;
    assign token_in_vec_55[9] = token_52_55;
    assign in_chan_dep_vld_vec_55[10] = dep_chan_vld_53_55;
    assign in_chan_dep_data_vec_55[1946 : 1770] = dep_chan_data_53_55;
    assign token_in_vec_55[10] = token_53_55;
    assign in_chan_dep_vld_vec_55[11] = dep_chan_vld_54_55;
    assign in_chan_dep_data_vec_55[2123 : 1947] = dep_chan_data_54_55;
    assign token_in_vec_55[11] = token_54_55;
    assign in_chan_dep_vld_vec_55[12] = dep_chan_vld_56_55;
    assign in_chan_dep_data_vec_55[2300 : 2124] = dep_chan_data_56_55;
    assign token_in_vec_55[12] = token_56_55;
    assign in_chan_dep_vld_vec_55[13] = dep_chan_vld_57_55;
    assign in_chan_dep_data_vec_55[2477 : 2301] = dep_chan_data_57_55;
    assign token_in_vec_55[13] = token_57_55;
    assign in_chan_dep_vld_vec_55[14] = dep_chan_vld_58_55;
    assign in_chan_dep_data_vec_55[2654 : 2478] = dep_chan_data_58_55;
    assign token_in_vec_55[14] = token_58_55;
    assign in_chan_dep_vld_vec_55[15] = dep_chan_vld_87_55;
    assign in_chan_dep_data_vec_55[2831 : 2655] = dep_chan_data_87_55;
    assign token_in_vec_55[15] = token_87_55;
    assign dep_chan_vld_55_41 = out_chan_dep_vld_vec_55[0];
    assign dep_chan_data_55_41 = out_chan_dep_data_55;
    assign token_55_41 = token_out_vec_55[0];
    assign dep_chan_vld_55_44 = out_chan_dep_vld_vec_55[1];
    assign dep_chan_data_55_44 = out_chan_dep_data_55;
    assign token_55_44 = token_out_vec_55[1];
    assign dep_chan_vld_55_45 = out_chan_dep_vld_vec_55[2];
    assign dep_chan_data_55_45 = out_chan_dep_data_55;
    assign token_55_45 = token_out_vec_55[2];
    assign dep_chan_vld_55_46 = out_chan_dep_vld_vec_55[3];
    assign dep_chan_data_55_46 = out_chan_dep_data_55;
    assign token_55_46 = token_out_vec_55[3];
    assign dep_chan_vld_55_47 = out_chan_dep_vld_vec_55[4];
    assign dep_chan_data_55_47 = out_chan_dep_data_55;
    assign token_55_47 = token_out_vec_55[4];
    assign dep_chan_vld_55_48 = out_chan_dep_vld_vec_55[5];
    assign dep_chan_data_55_48 = out_chan_dep_data_55;
    assign token_55_48 = token_out_vec_55[5];
    assign dep_chan_vld_55_49 = out_chan_dep_vld_vec_55[6];
    assign dep_chan_data_55_49 = out_chan_dep_data_55;
    assign token_55_49 = token_out_vec_55[6];
    assign dep_chan_vld_55_50 = out_chan_dep_vld_vec_55[7];
    assign dep_chan_data_55_50 = out_chan_dep_data_55;
    assign token_55_50 = token_out_vec_55[7];
    assign dep_chan_vld_55_51 = out_chan_dep_vld_vec_55[8];
    assign dep_chan_data_55_51 = out_chan_dep_data_55;
    assign token_55_51 = token_out_vec_55[8];
    assign dep_chan_vld_55_52 = out_chan_dep_vld_vec_55[9];
    assign dep_chan_data_55_52 = out_chan_dep_data_55;
    assign token_55_52 = token_out_vec_55[9];
    assign dep_chan_vld_55_53 = out_chan_dep_vld_vec_55[10];
    assign dep_chan_data_55_53 = out_chan_dep_data_55;
    assign token_55_53 = token_out_vec_55[10];
    assign dep_chan_vld_55_54 = out_chan_dep_vld_vec_55[11];
    assign dep_chan_data_55_54 = out_chan_dep_data_55;
    assign token_55_54 = token_out_vec_55[11];
    assign dep_chan_vld_55_56 = out_chan_dep_vld_vec_55[12];
    assign dep_chan_data_55_56 = out_chan_dep_data_55;
    assign token_55_56 = token_out_vec_55[12];
    assign dep_chan_vld_55_57 = out_chan_dep_vld_vec_55[13];
    assign dep_chan_data_55_57 = out_chan_dep_data_55;
    assign token_55_57 = token_out_vec_55[13];
    assign dep_chan_vld_55_58 = out_chan_dep_vld_vec_55[14];
    assign dep_chan_data_55_58 = out_chan_dep_data_55;
    assign token_55_58 = token_out_vec_55[14];
    assign dep_chan_vld_55_87 = out_chan_dep_vld_vec_55[15];
    assign dep_chan_data_55_87 = out_chan_dep_data_55;
    assign token_55_87 = token_out_vec_55[15];

    // Process: grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0
    top_hls_deadlock_detect_unit #(177, 56, 16, 16) top_hls_deadlock_detect_unit_56 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_56),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_56),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_56),
        .token_in_vec(token_in_vec_56),
        .dl_detect_in(dl_detect_out),
        .origin(origin[56]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_56),
        .out_chan_dep_data(out_chan_dep_data_56),
        .token_out_vec(token_out_vec_56),
        .dl_detect_out(dl_in_vec[56]));

    assign proc_56_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.fifo_A_PE_12_2_x054_blk_n);
    assign proc_56_data_PIPO_blk[0] = 1'b0;
    assign proc_56_start_FIFO_blk[0] = 1'b0;
    assign proc_56_TLF_FIFO_blk[0] = 1'b0;
    assign proc_56_input_sync_blk[0] = 1'b0;
    assign proc_56_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_56[0] = dl_detect_out ? proc_dep_vld_vec_56_reg[0] : (proc_56_data_FIFO_blk[0] | proc_56_data_PIPO_blk[0] | proc_56_start_FIFO_blk[0] | proc_56_TLF_FIFO_blk[0] | proc_56_input_sync_blk[0] | proc_56_output_sync_blk[0]);
    assign proc_56_data_FIFO_blk[1] = 1'b0;
    assign proc_56_data_PIPO_blk[1] = 1'b0;
    assign proc_56_start_FIFO_blk[1] = 1'b0;
    assign proc_56_TLF_FIFO_blk[1] = 1'b0;
    assign proc_56_input_sync_blk[1] = 1'b0;
    assign proc_56_output_sync_blk[1] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[1] = dl_detect_out ? proc_dep_vld_vec_56_reg[1] : (proc_56_data_FIFO_blk[1] | proc_56_data_PIPO_blk[1] | proc_56_start_FIFO_blk[1] | proc_56_TLF_FIFO_blk[1] | proc_56_input_sync_blk[1] | proc_56_output_sync_blk[1]);
    assign proc_56_data_FIFO_blk[2] = 1'b0;
    assign proc_56_data_PIPO_blk[2] = 1'b0;
    assign proc_56_start_FIFO_blk[2] = 1'b0;
    assign proc_56_TLF_FIFO_blk[2] = 1'b0;
    assign proc_56_input_sync_blk[2] = 1'b0;
    assign proc_56_output_sync_blk[2] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[2] = dl_detect_out ? proc_dep_vld_vec_56_reg[2] : (proc_56_data_FIFO_blk[2] | proc_56_data_PIPO_blk[2] | proc_56_start_FIFO_blk[2] | proc_56_TLF_FIFO_blk[2] | proc_56_input_sync_blk[2] | proc_56_output_sync_blk[2]);
    assign proc_56_data_FIFO_blk[3] = 1'b0;
    assign proc_56_data_PIPO_blk[3] = 1'b0;
    assign proc_56_start_FIFO_blk[3] = 1'b0;
    assign proc_56_TLF_FIFO_blk[3] = 1'b0;
    assign proc_56_input_sync_blk[3] = 1'b0;
    assign proc_56_output_sync_blk[3] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[3] = dl_detect_out ? proc_dep_vld_vec_56_reg[3] : (proc_56_data_FIFO_blk[3] | proc_56_data_PIPO_blk[3] | proc_56_start_FIFO_blk[3] | proc_56_TLF_FIFO_blk[3] | proc_56_input_sync_blk[3] | proc_56_output_sync_blk[3]);
    assign proc_56_data_FIFO_blk[4] = 1'b0;
    assign proc_56_data_PIPO_blk[4] = 1'b0;
    assign proc_56_start_FIFO_blk[4] = 1'b0;
    assign proc_56_TLF_FIFO_blk[4] = 1'b0;
    assign proc_56_input_sync_blk[4] = 1'b0;
    assign proc_56_output_sync_blk[4] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[4] = dl_detect_out ? proc_dep_vld_vec_56_reg[4] : (proc_56_data_FIFO_blk[4] | proc_56_data_PIPO_blk[4] | proc_56_start_FIFO_blk[4] | proc_56_TLF_FIFO_blk[4] | proc_56_input_sync_blk[4] | proc_56_output_sync_blk[4]);
    assign proc_56_data_FIFO_blk[5] = 1'b0;
    assign proc_56_data_PIPO_blk[5] = 1'b0;
    assign proc_56_start_FIFO_blk[5] = 1'b0;
    assign proc_56_TLF_FIFO_blk[5] = 1'b0;
    assign proc_56_input_sync_blk[5] = 1'b0;
    assign proc_56_output_sync_blk[5] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[5] = dl_detect_out ? proc_dep_vld_vec_56_reg[5] : (proc_56_data_FIFO_blk[5] | proc_56_data_PIPO_blk[5] | proc_56_start_FIFO_blk[5] | proc_56_TLF_FIFO_blk[5] | proc_56_input_sync_blk[5] | proc_56_output_sync_blk[5]);
    assign proc_56_data_FIFO_blk[6] = 1'b0;
    assign proc_56_data_PIPO_blk[6] = 1'b0;
    assign proc_56_start_FIFO_blk[6] = 1'b0;
    assign proc_56_TLF_FIFO_blk[6] = 1'b0;
    assign proc_56_input_sync_blk[6] = 1'b0;
    assign proc_56_output_sync_blk[6] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[6] = dl_detect_out ? proc_dep_vld_vec_56_reg[6] : (proc_56_data_FIFO_blk[6] | proc_56_data_PIPO_blk[6] | proc_56_start_FIFO_blk[6] | proc_56_TLF_FIFO_blk[6] | proc_56_input_sync_blk[6] | proc_56_output_sync_blk[6]);
    assign proc_56_data_FIFO_blk[7] = 1'b0;
    assign proc_56_data_PIPO_blk[7] = 1'b0;
    assign proc_56_start_FIFO_blk[7] = 1'b0;
    assign proc_56_TLF_FIFO_blk[7] = 1'b0;
    assign proc_56_input_sync_blk[7] = 1'b0;
    assign proc_56_output_sync_blk[7] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[7] = dl_detect_out ? proc_dep_vld_vec_56_reg[7] : (proc_56_data_FIFO_blk[7] | proc_56_data_PIPO_blk[7] | proc_56_start_FIFO_blk[7] | proc_56_TLF_FIFO_blk[7] | proc_56_input_sync_blk[7] | proc_56_output_sync_blk[7]);
    assign proc_56_data_FIFO_blk[8] = 1'b0;
    assign proc_56_data_PIPO_blk[8] = 1'b0;
    assign proc_56_start_FIFO_blk[8] = 1'b0;
    assign proc_56_TLF_FIFO_blk[8] = 1'b0;
    assign proc_56_input_sync_blk[8] = 1'b0;
    assign proc_56_output_sync_blk[8] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[8] = dl_detect_out ? proc_dep_vld_vec_56_reg[8] : (proc_56_data_FIFO_blk[8] | proc_56_data_PIPO_blk[8] | proc_56_start_FIFO_blk[8] | proc_56_TLF_FIFO_blk[8] | proc_56_input_sync_blk[8] | proc_56_output_sync_blk[8]);
    assign proc_56_data_FIFO_blk[9] = 1'b0;
    assign proc_56_data_PIPO_blk[9] = 1'b0;
    assign proc_56_start_FIFO_blk[9] = 1'b0;
    assign proc_56_TLF_FIFO_blk[9] = 1'b0;
    assign proc_56_input_sync_blk[9] = 1'b0;
    assign proc_56_output_sync_blk[9] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[9] = dl_detect_out ? proc_dep_vld_vec_56_reg[9] : (proc_56_data_FIFO_blk[9] | proc_56_data_PIPO_blk[9] | proc_56_start_FIFO_blk[9] | proc_56_TLF_FIFO_blk[9] | proc_56_input_sync_blk[9] | proc_56_output_sync_blk[9]);
    assign proc_56_data_FIFO_blk[10] = 1'b0;
    assign proc_56_data_PIPO_blk[10] = 1'b0;
    assign proc_56_start_FIFO_blk[10] = 1'b0;
    assign proc_56_TLF_FIFO_blk[10] = 1'b0;
    assign proc_56_input_sync_blk[10] = 1'b0;
    assign proc_56_output_sync_blk[10] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[10] = dl_detect_out ? proc_dep_vld_vec_56_reg[10] : (proc_56_data_FIFO_blk[10] | proc_56_data_PIPO_blk[10] | proc_56_start_FIFO_blk[10] | proc_56_TLF_FIFO_blk[10] | proc_56_input_sync_blk[10] | proc_56_output_sync_blk[10]);
    assign proc_56_data_FIFO_blk[11] = 1'b0;
    assign proc_56_data_PIPO_blk[11] = 1'b0;
    assign proc_56_start_FIFO_blk[11] = 1'b0;
    assign proc_56_TLF_FIFO_blk[11] = 1'b0;
    assign proc_56_input_sync_blk[11] = 1'b0;
    assign proc_56_output_sync_blk[11] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[11] = dl_detect_out ? proc_dep_vld_vec_56_reg[11] : (proc_56_data_FIFO_blk[11] | proc_56_data_PIPO_blk[11] | proc_56_start_FIFO_blk[11] | proc_56_TLF_FIFO_blk[11] | proc_56_input_sync_blk[11] | proc_56_output_sync_blk[11]);
    assign proc_56_data_FIFO_blk[12] = 1'b0;
    assign proc_56_data_PIPO_blk[12] = 1'b0;
    assign proc_56_start_FIFO_blk[12] = 1'b0;
    assign proc_56_TLF_FIFO_blk[12] = 1'b0;
    assign proc_56_input_sync_blk[12] = 1'b0;
    assign proc_56_output_sync_blk[12] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[12] = dl_detect_out ? proc_dep_vld_vec_56_reg[12] : (proc_56_data_FIFO_blk[12] | proc_56_data_PIPO_blk[12] | proc_56_start_FIFO_blk[12] | proc_56_TLF_FIFO_blk[12] | proc_56_input_sync_blk[12] | proc_56_output_sync_blk[12]);
    assign proc_56_data_FIFO_blk[13] = 1'b0;
    assign proc_56_data_PIPO_blk[13] = 1'b0;
    assign proc_56_start_FIFO_blk[13] = 1'b0;
    assign proc_56_TLF_FIFO_blk[13] = 1'b0;
    assign proc_56_input_sync_blk[13] = 1'b0;
    assign proc_56_output_sync_blk[13] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[13] = dl_detect_out ? proc_dep_vld_vec_56_reg[13] : (proc_56_data_FIFO_blk[13] | proc_56_data_PIPO_blk[13] | proc_56_start_FIFO_blk[13] | proc_56_TLF_FIFO_blk[13] | proc_56_input_sync_blk[13] | proc_56_output_sync_blk[13]);
    assign proc_56_data_FIFO_blk[14] = 1'b0;
    assign proc_56_data_PIPO_blk[14] = 1'b0;
    assign proc_56_start_FIFO_blk[14] = 1'b0;
    assign proc_56_TLF_FIFO_blk[14] = 1'b0;
    assign proc_56_input_sync_blk[14] = 1'b0;
    assign proc_56_output_sync_blk[14] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[14] = dl_detect_out ? proc_dep_vld_vec_56_reg[14] : (proc_56_data_FIFO_blk[14] | proc_56_data_PIPO_blk[14] | proc_56_start_FIFO_blk[14] | proc_56_TLF_FIFO_blk[14] | proc_56_input_sync_blk[14] | proc_56_output_sync_blk[14]);
    assign proc_56_data_FIFO_blk[15] = 1'b0;
    assign proc_56_data_PIPO_blk[15] = 1'b0;
    assign proc_56_start_FIFO_blk[15] = 1'b0;
    assign proc_56_TLF_FIFO_blk[15] = 1'b0;
    assign proc_56_input_sync_blk[15] = 1'b0;
    assign proc_56_output_sync_blk[15] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[15] = dl_detect_out ? proc_dep_vld_vec_56_reg[15] : (proc_56_data_FIFO_blk[15] | proc_56_data_PIPO_blk[15] | proc_56_start_FIFO_blk[15] | proc_56_TLF_FIFO_blk[15] | proc_56_input_sync_blk[15] | proc_56_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_56_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_56_reg <= proc_dep_vld_vec_56;
        end
    end
    assign in_chan_dep_vld_vec_56[0] = dep_chan_vld_43_56;
    assign in_chan_dep_data_vec_56[176 : 0] = dep_chan_data_43_56;
    assign token_in_vec_56[0] = token_43_56;
    assign in_chan_dep_vld_vec_56[1] = dep_chan_vld_44_56;
    assign in_chan_dep_data_vec_56[353 : 177] = dep_chan_data_44_56;
    assign token_in_vec_56[1] = token_44_56;
    assign in_chan_dep_vld_vec_56[2] = dep_chan_vld_45_56;
    assign in_chan_dep_data_vec_56[530 : 354] = dep_chan_data_45_56;
    assign token_in_vec_56[2] = token_45_56;
    assign in_chan_dep_vld_vec_56[3] = dep_chan_vld_46_56;
    assign in_chan_dep_data_vec_56[707 : 531] = dep_chan_data_46_56;
    assign token_in_vec_56[3] = token_46_56;
    assign in_chan_dep_vld_vec_56[4] = dep_chan_vld_47_56;
    assign in_chan_dep_data_vec_56[884 : 708] = dep_chan_data_47_56;
    assign token_in_vec_56[4] = token_47_56;
    assign in_chan_dep_vld_vec_56[5] = dep_chan_vld_48_56;
    assign in_chan_dep_data_vec_56[1061 : 885] = dep_chan_data_48_56;
    assign token_in_vec_56[5] = token_48_56;
    assign in_chan_dep_vld_vec_56[6] = dep_chan_vld_49_56;
    assign in_chan_dep_data_vec_56[1238 : 1062] = dep_chan_data_49_56;
    assign token_in_vec_56[6] = token_49_56;
    assign in_chan_dep_vld_vec_56[7] = dep_chan_vld_50_56;
    assign in_chan_dep_data_vec_56[1415 : 1239] = dep_chan_data_50_56;
    assign token_in_vec_56[7] = token_50_56;
    assign in_chan_dep_vld_vec_56[8] = dep_chan_vld_51_56;
    assign in_chan_dep_data_vec_56[1592 : 1416] = dep_chan_data_51_56;
    assign token_in_vec_56[8] = token_51_56;
    assign in_chan_dep_vld_vec_56[9] = dep_chan_vld_52_56;
    assign in_chan_dep_data_vec_56[1769 : 1593] = dep_chan_data_52_56;
    assign token_in_vec_56[9] = token_52_56;
    assign in_chan_dep_vld_vec_56[10] = dep_chan_vld_53_56;
    assign in_chan_dep_data_vec_56[1946 : 1770] = dep_chan_data_53_56;
    assign token_in_vec_56[10] = token_53_56;
    assign in_chan_dep_vld_vec_56[11] = dep_chan_vld_54_56;
    assign in_chan_dep_data_vec_56[2123 : 1947] = dep_chan_data_54_56;
    assign token_in_vec_56[11] = token_54_56;
    assign in_chan_dep_vld_vec_56[12] = dep_chan_vld_55_56;
    assign in_chan_dep_data_vec_56[2300 : 2124] = dep_chan_data_55_56;
    assign token_in_vec_56[12] = token_55_56;
    assign in_chan_dep_vld_vec_56[13] = dep_chan_vld_57_56;
    assign in_chan_dep_data_vec_56[2477 : 2301] = dep_chan_data_57_56;
    assign token_in_vec_56[13] = token_57_56;
    assign in_chan_dep_vld_vec_56[14] = dep_chan_vld_58_56;
    assign in_chan_dep_data_vec_56[2654 : 2478] = dep_chan_data_58_56;
    assign token_in_vec_56[14] = token_58_56;
    assign in_chan_dep_vld_vec_56[15] = dep_chan_vld_87_56;
    assign in_chan_dep_data_vec_56[2831 : 2655] = dep_chan_data_87_56;
    assign token_in_vec_56[15] = token_87_56;
    assign dep_chan_vld_56_43 = out_chan_dep_vld_vec_56[0];
    assign dep_chan_data_56_43 = out_chan_dep_data_56;
    assign token_56_43 = token_out_vec_56[0];
    assign dep_chan_vld_56_44 = out_chan_dep_vld_vec_56[1];
    assign dep_chan_data_56_44 = out_chan_dep_data_56;
    assign token_56_44 = token_out_vec_56[1];
    assign dep_chan_vld_56_45 = out_chan_dep_vld_vec_56[2];
    assign dep_chan_data_56_45 = out_chan_dep_data_56;
    assign token_56_45 = token_out_vec_56[2];
    assign dep_chan_vld_56_46 = out_chan_dep_vld_vec_56[3];
    assign dep_chan_data_56_46 = out_chan_dep_data_56;
    assign token_56_46 = token_out_vec_56[3];
    assign dep_chan_vld_56_47 = out_chan_dep_vld_vec_56[4];
    assign dep_chan_data_56_47 = out_chan_dep_data_56;
    assign token_56_47 = token_out_vec_56[4];
    assign dep_chan_vld_56_48 = out_chan_dep_vld_vec_56[5];
    assign dep_chan_data_56_48 = out_chan_dep_data_56;
    assign token_56_48 = token_out_vec_56[5];
    assign dep_chan_vld_56_49 = out_chan_dep_vld_vec_56[6];
    assign dep_chan_data_56_49 = out_chan_dep_data_56;
    assign token_56_49 = token_out_vec_56[6];
    assign dep_chan_vld_56_50 = out_chan_dep_vld_vec_56[7];
    assign dep_chan_data_56_50 = out_chan_dep_data_56;
    assign token_56_50 = token_out_vec_56[7];
    assign dep_chan_vld_56_51 = out_chan_dep_vld_vec_56[8];
    assign dep_chan_data_56_51 = out_chan_dep_data_56;
    assign token_56_51 = token_out_vec_56[8];
    assign dep_chan_vld_56_52 = out_chan_dep_vld_vec_56[9];
    assign dep_chan_data_56_52 = out_chan_dep_data_56;
    assign token_56_52 = token_out_vec_56[9];
    assign dep_chan_vld_56_53 = out_chan_dep_vld_vec_56[10];
    assign dep_chan_data_56_53 = out_chan_dep_data_56;
    assign token_56_53 = token_out_vec_56[10];
    assign dep_chan_vld_56_54 = out_chan_dep_vld_vec_56[11];
    assign dep_chan_data_56_54 = out_chan_dep_data_56;
    assign token_56_54 = token_out_vec_56[11];
    assign dep_chan_vld_56_55 = out_chan_dep_vld_vec_56[12];
    assign dep_chan_data_56_55 = out_chan_dep_data_56;
    assign token_56_55 = token_out_vec_56[12];
    assign dep_chan_vld_56_57 = out_chan_dep_vld_vec_56[13];
    assign dep_chan_data_56_57 = out_chan_dep_data_56;
    assign token_56_57 = token_out_vec_56[13];
    assign dep_chan_vld_56_58 = out_chan_dep_vld_vec_56[14];
    assign dep_chan_data_56_58 = out_chan_dep_data_56;
    assign token_56_58 = token_out_vec_56[14];
    assign dep_chan_vld_56_87 = out_chan_dep_vld_vec_56[15];
    assign dep_chan_data_56_87 = out_chan_dep_data_56;
    assign token_56_87 = token_out_vec_56[15];

    // Process: grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 57, 16, 16) top_hls_deadlock_detect_unit_57 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_57),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_57),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_57),
        .token_in_vec(token_in_vec_57),
        .dl_detect_in(dl_detect_out),
        .origin(origin[57]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_57),
        .out_chan_dep_data(out_chan_dep_data_57),
        .token_out_vec(token_out_vec_57),
        .dl_detect_out(dl_in_vec[57]));

    assign proc_57_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.fifo_B_PE_13_0_x068_blk_n);
    assign proc_57_data_PIPO_blk[0] = 1'b0;
    assign proc_57_start_FIFO_blk[0] = 1'b0;
    assign proc_57_TLF_FIFO_blk[0] = 1'b0;
    assign proc_57_input_sync_blk[0] = 1'b0;
    assign proc_57_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_57[0] = dl_detect_out ? proc_dep_vld_vec_57_reg[0] : (proc_57_data_FIFO_blk[0] | proc_57_data_PIPO_blk[0] | proc_57_start_FIFO_blk[0] | proc_57_TLF_FIFO_blk[0] | proc_57_input_sync_blk[0] | proc_57_output_sync_blk[0]);
    assign proc_57_data_FIFO_blk[1] = 1'b0;
    assign proc_57_data_PIPO_blk[1] = 1'b0;
    assign proc_57_start_FIFO_blk[1] = 1'b0;
    assign proc_57_TLF_FIFO_blk[1] = 1'b0;
    assign proc_57_input_sync_blk[1] = 1'b0;
    assign proc_57_output_sync_blk[1] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[1] = dl_detect_out ? proc_dep_vld_vec_57_reg[1] : (proc_57_data_FIFO_blk[1] | proc_57_data_PIPO_blk[1] | proc_57_start_FIFO_blk[1] | proc_57_TLF_FIFO_blk[1] | proc_57_input_sync_blk[1] | proc_57_output_sync_blk[1]);
    assign proc_57_data_FIFO_blk[2] = 1'b0;
    assign proc_57_data_PIPO_blk[2] = 1'b0;
    assign proc_57_start_FIFO_blk[2] = 1'b0;
    assign proc_57_TLF_FIFO_blk[2] = 1'b0;
    assign proc_57_input_sync_blk[2] = 1'b0;
    assign proc_57_output_sync_blk[2] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[2] = dl_detect_out ? proc_dep_vld_vec_57_reg[2] : (proc_57_data_FIFO_blk[2] | proc_57_data_PIPO_blk[2] | proc_57_start_FIFO_blk[2] | proc_57_TLF_FIFO_blk[2] | proc_57_input_sync_blk[2] | proc_57_output_sync_blk[2]);
    assign proc_57_data_FIFO_blk[3] = 1'b0;
    assign proc_57_data_PIPO_blk[3] = 1'b0;
    assign proc_57_start_FIFO_blk[3] = 1'b0;
    assign proc_57_TLF_FIFO_blk[3] = 1'b0;
    assign proc_57_input_sync_blk[3] = 1'b0;
    assign proc_57_output_sync_blk[3] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[3] = dl_detect_out ? proc_dep_vld_vec_57_reg[3] : (proc_57_data_FIFO_blk[3] | proc_57_data_PIPO_blk[3] | proc_57_start_FIFO_blk[3] | proc_57_TLF_FIFO_blk[3] | proc_57_input_sync_blk[3] | proc_57_output_sync_blk[3]);
    assign proc_57_data_FIFO_blk[4] = 1'b0;
    assign proc_57_data_PIPO_blk[4] = 1'b0;
    assign proc_57_start_FIFO_blk[4] = 1'b0;
    assign proc_57_TLF_FIFO_blk[4] = 1'b0;
    assign proc_57_input_sync_blk[4] = 1'b0;
    assign proc_57_output_sync_blk[4] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[4] = dl_detect_out ? proc_dep_vld_vec_57_reg[4] : (proc_57_data_FIFO_blk[4] | proc_57_data_PIPO_blk[4] | proc_57_start_FIFO_blk[4] | proc_57_TLF_FIFO_blk[4] | proc_57_input_sync_blk[4] | proc_57_output_sync_blk[4]);
    assign proc_57_data_FIFO_blk[5] = 1'b0;
    assign proc_57_data_PIPO_blk[5] = 1'b0;
    assign proc_57_start_FIFO_blk[5] = 1'b0;
    assign proc_57_TLF_FIFO_blk[5] = 1'b0;
    assign proc_57_input_sync_blk[5] = 1'b0;
    assign proc_57_output_sync_blk[5] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[5] = dl_detect_out ? proc_dep_vld_vec_57_reg[5] : (proc_57_data_FIFO_blk[5] | proc_57_data_PIPO_blk[5] | proc_57_start_FIFO_blk[5] | proc_57_TLF_FIFO_blk[5] | proc_57_input_sync_blk[5] | proc_57_output_sync_blk[5]);
    assign proc_57_data_FIFO_blk[6] = 1'b0;
    assign proc_57_data_PIPO_blk[6] = 1'b0;
    assign proc_57_start_FIFO_blk[6] = 1'b0;
    assign proc_57_TLF_FIFO_blk[6] = 1'b0;
    assign proc_57_input_sync_blk[6] = 1'b0;
    assign proc_57_output_sync_blk[6] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[6] = dl_detect_out ? proc_dep_vld_vec_57_reg[6] : (proc_57_data_FIFO_blk[6] | proc_57_data_PIPO_blk[6] | proc_57_start_FIFO_blk[6] | proc_57_TLF_FIFO_blk[6] | proc_57_input_sync_blk[6] | proc_57_output_sync_blk[6]);
    assign proc_57_data_FIFO_blk[7] = 1'b0;
    assign proc_57_data_PIPO_blk[7] = 1'b0;
    assign proc_57_start_FIFO_blk[7] = 1'b0;
    assign proc_57_TLF_FIFO_blk[7] = 1'b0;
    assign proc_57_input_sync_blk[7] = 1'b0;
    assign proc_57_output_sync_blk[7] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[7] = dl_detect_out ? proc_dep_vld_vec_57_reg[7] : (proc_57_data_FIFO_blk[7] | proc_57_data_PIPO_blk[7] | proc_57_start_FIFO_blk[7] | proc_57_TLF_FIFO_blk[7] | proc_57_input_sync_blk[7] | proc_57_output_sync_blk[7]);
    assign proc_57_data_FIFO_blk[8] = 1'b0;
    assign proc_57_data_PIPO_blk[8] = 1'b0;
    assign proc_57_start_FIFO_blk[8] = 1'b0;
    assign proc_57_TLF_FIFO_blk[8] = 1'b0;
    assign proc_57_input_sync_blk[8] = 1'b0;
    assign proc_57_output_sync_blk[8] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[8] = dl_detect_out ? proc_dep_vld_vec_57_reg[8] : (proc_57_data_FIFO_blk[8] | proc_57_data_PIPO_blk[8] | proc_57_start_FIFO_blk[8] | proc_57_TLF_FIFO_blk[8] | proc_57_input_sync_blk[8] | proc_57_output_sync_blk[8]);
    assign proc_57_data_FIFO_blk[9] = 1'b0;
    assign proc_57_data_PIPO_blk[9] = 1'b0;
    assign proc_57_start_FIFO_blk[9] = 1'b0;
    assign proc_57_TLF_FIFO_blk[9] = 1'b0;
    assign proc_57_input_sync_blk[9] = 1'b0;
    assign proc_57_output_sync_blk[9] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[9] = dl_detect_out ? proc_dep_vld_vec_57_reg[9] : (proc_57_data_FIFO_blk[9] | proc_57_data_PIPO_blk[9] | proc_57_start_FIFO_blk[9] | proc_57_TLF_FIFO_blk[9] | proc_57_input_sync_blk[9] | proc_57_output_sync_blk[9]);
    assign proc_57_data_FIFO_blk[10] = 1'b0;
    assign proc_57_data_PIPO_blk[10] = 1'b0;
    assign proc_57_start_FIFO_blk[10] = 1'b0;
    assign proc_57_TLF_FIFO_blk[10] = 1'b0;
    assign proc_57_input_sync_blk[10] = 1'b0;
    assign proc_57_output_sync_blk[10] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[10] = dl_detect_out ? proc_dep_vld_vec_57_reg[10] : (proc_57_data_FIFO_blk[10] | proc_57_data_PIPO_blk[10] | proc_57_start_FIFO_blk[10] | proc_57_TLF_FIFO_blk[10] | proc_57_input_sync_blk[10] | proc_57_output_sync_blk[10]);
    assign proc_57_data_FIFO_blk[11] = 1'b0;
    assign proc_57_data_PIPO_blk[11] = 1'b0;
    assign proc_57_start_FIFO_blk[11] = 1'b0;
    assign proc_57_TLF_FIFO_blk[11] = 1'b0;
    assign proc_57_input_sync_blk[11] = 1'b0;
    assign proc_57_output_sync_blk[11] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[11] = dl_detect_out ? proc_dep_vld_vec_57_reg[11] : (proc_57_data_FIFO_blk[11] | proc_57_data_PIPO_blk[11] | proc_57_start_FIFO_blk[11] | proc_57_TLF_FIFO_blk[11] | proc_57_input_sync_blk[11] | proc_57_output_sync_blk[11]);
    assign proc_57_data_FIFO_blk[12] = 1'b0;
    assign proc_57_data_PIPO_blk[12] = 1'b0;
    assign proc_57_start_FIFO_blk[12] = 1'b0;
    assign proc_57_TLF_FIFO_blk[12] = 1'b0;
    assign proc_57_input_sync_blk[12] = 1'b0;
    assign proc_57_output_sync_blk[12] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[12] = dl_detect_out ? proc_dep_vld_vec_57_reg[12] : (proc_57_data_FIFO_blk[12] | proc_57_data_PIPO_blk[12] | proc_57_start_FIFO_blk[12] | proc_57_TLF_FIFO_blk[12] | proc_57_input_sync_blk[12] | proc_57_output_sync_blk[12]);
    assign proc_57_data_FIFO_blk[13] = 1'b0;
    assign proc_57_data_PIPO_blk[13] = 1'b0;
    assign proc_57_start_FIFO_blk[13] = 1'b0;
    assign proc_57_TLF_FIFO_blk[13] = 1'b0;
    assign proc_57_input_sync_blk[13] = 1'b0;
    assign proc_57_output_sync_blk[13] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[13] = dl_detect_out ? proc_dep_vld_vec_57_reg[13] : (proc_57_data_FIFO_blk[13] | proc_57_data_PIPO_blk[13] | proc_57_start_FIFO_blk[13] | proc_57_TLF_FIFO_blk[13] | proc_57_input_sync_blk[13] | proc_57_output_sync_blk[13]);
    assign proc_57_data_FIFO_blk[14] = 1'b0;
    assign proc_57_data_PIPO_blk[14] = 1'b0;
    assign proc_57_start_FIFO_blk[14] = 1'b0;
    assign proc_57_TLF_FIFO_blk[14] = 1'b0;
    assign proc_57_input_sync_blk[14] = 1'b0;
    assign proc_57_output_sync_blk[14] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[14] = dl_detect_out ? proc_dep_vld_vec_57_reg[14] : (proc_57_data_FIFO_blk[14] | proc_57_data_PIPO_blk[14] | proc_57_start_FIFO_blk[14] | proc_57_TLF_FIFO_blk[14] | proc_57_input_sync_blk[14] | proc_57_output_sync_blk[14]);
    assign proc_57_data_FIFO_blk[15] = 1'b0;
    assign proc_57_data_PIPO_blk[15] = 1'b0;
    assign proc_57_start_FIFO_blk[15] = 1'b0;
    assign proc_57_TLF_FIFO_blk[15] = 1'b0;
    assign proc_57_input_sync_blk[15] = 1'b0;
    assign proc_57_output_sync_blk[15] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[15] = dl_detect_out ? proc_dep_vld_vec_57_reg[15] : (proc_57_data_FIFO_blk[15] | proc_57_data_PIPO_blk[15] | proc_57_start_FIFO_blk[15] | proc_57_TLF_FIFO_blk[15] | proc_57_input_sync_blk[15] | proc_57_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_57_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_57_reg <= proc_dep_vld_vec_57;
        end
    end
    assign in_chan_dep_vld_vec_57[0] = dep_chan_vld_42_57;
    assign in_chan_dep_data_vec_57[176 : 0] = dep_chan_data_42_57;
    assign token_in_vec_57[0] = token_42_57;
    assign in_chan_dep_vld_vec_57[1] = dep_chan_vld_44_57;
    assign in_chan_dep_data_vec_57[353 : 177] = dep_chan_data_44_57;
    assign token_in_vec_57[1] = token_44_57;
    assign in_chan_dep_vld_vec_57[2] = dep_chan_vld_45_57;
    assign in_chan_dep_data_vec_57[530 : 354] = dep_chan_data_45_57;
    assign token_in_vec_57[2] = token_45_57;
    assign in_chan_dep_vld_vec_57[3] = dep_chan_vld_46_57;
    assign in_chan_dep_data_vec_57[707 : 531] = dep_chan_data_46_57;
    assign token_in_vec_57[3] = token_46_57;
    assign in_chan_dep_vld_vec_57[4] = dep_chan_vld_47_57;
    assign in_chan_dep_data_vec_57[884 : 708] = dep_chan_data_47_57;
    assign token_in_vec_57[4] = token_47_57;
    assign in_chan_dep_vld_vec_57[5] = dep_chan_vld_48_57;
    assign in_chan_dep_data_vec_57[1061 : 885] = dep_chan_data_48_57;
    assign token_in_vec_57[5] = token_48_57;
    assign in_chan_dep_vld_vec_57[6] = dep_chan_vld_49_57;
    assign in_chan_dep_data_vec_57[1238 : 1062] = dep_chan_data_49_57;
    assign token_in_vec_57[6] = token_49_57;
    assign in_chan_dep_vld_vec_57[7] = dep_chan_vld_50_57;
    assign in_chan_dep_data_vec_57[1415 : 1239] = dep_chan_data_50_57;
    assign token_in_vec_57[7] = token_50_57;
    assign in_chan_dep_vld_vec_57[8] = dep_chan_vld_51_57;
    assign in_chan_dep_data_vec_57[1592 : 1416] = dep_chan_data_51_57;
    assign token_in_vec_57[8] = token_51_57;
    assign in_chan_dep_vld_vec_57[9] = dep_chan_vld_52_57;
    assign in_chan_dep_data_vec_57[1769 : 1593] = dep_chan_data_52_57;
    assign token_in_vec_57[9] = token_52_57;
    assign in_chan_dep_vld_vec_57[10] = dep_chan_vld_53_57;
    assign in_chan_dep_data_vec_57[1946 : 1770] = dep_chan_data_53_57;
    assign token_in_vec_57[10] = token_53_57;
    assign in_chan_dep_vld_vec_57[11] = dep_chan_vld_54_57;
    assign in_chan_dep_data_vec_57[2123 : 1947] = dep_chan_data_54_57;
    assign token_in_vec_57[11] = token_54_57;
    assign in_chan_dep_vld_vec_57[12] = dep_chan_vld_55_57;
    assign in_chan_dep_data_vec_57[2300 : 2124] = dep_chan_data_55_57;
    assign token_in_vec_57[12] = token_55_57;
    assign in_chan_dep_vld_vec_57[13] = dep_chan_vld_56_57;
    assign in_chan_dep_data_vec_57[2477 : 2301] = dep_chan_data_56_57;
    assign token_in_vec_57[13] = token_56_57;
    assign in_chan_dep_vld_vec_57[14] = dep_chan_vld_58_57;
    assign in_chan_dep_data_vec_57[2654 : 2478] = dep_chan_data_58_57;
    assign token_in_vec_57[14] = token_58_57;
    assign in_chan_dep_vld_vec_57[15] = dep_chan_vld_87_57;
    assign in_chan_dep_data_vec_57[2831 : 2655] = dep_chan_data_87_57;
    assign token_in_vec_57[15] = token_87_57;
    assign dep_chan_vld_57_42 = out_chan_dep_vld_vec_57[0];
    assign dep_chan_data_57_42 = out_chan_dep_data_57;
    assign token_57_42 = token_out_vec_57[0];
    assign dep_chan_vld_57_44 = out_chan_dep_vld_vec_57[1];
    assign dep_chan_data_57_44 = out_chan_dep_data_57;
    assign token_57_44 = token_out_vec_57[1];
    assign dep_chan_vld_57_45 = out_chan_dep_vld_vec_57[2];
    assign dep_chan_data_57_45 = out_chan_dep_data_57;
    assign token_57_45 = token_out_vec_57[2];
    assign dep_chan_vld_57_46 = out_chan_dep_vld_vec_57[3];
    assign dep_chan_data_57_46 = out_chan_dep_data_57;
    assign token_57_46 = token_out_vec_57[3];
    assign dep_chan_vld_57_47 = out_chan_dep_vld_vec_57[4];
    assign dep_chan_data_57_47 = out_chan_dep_data_57;
    assign token_57_47 = token_out_vec_57[4];
    assign dep_chan_vld_57_48 = out_chan_dep_vld_vec_57[5];
    assign dep_chan_data_57_48 = out_chan_dep_data_57;
    assign token_57_48 = token_out_vec_57[5];
    assign dep_chan_vld_57_49 = out_chan_dep_vld_vec_57[6];
    assign dep_chan_data_57_49 = out_chan_dep_data_57;
    assign token_57_49 = token_out_vec_57[6];
    assign dep_chan_vld_57_50 = out_chan_dep_vld_vec_57[7];
    assign dep_chan_data_57_50 = out_chan_dep_data_57;
    assign token_57_50 = token_out_vec_57[7];
    assign dep_chan_vld_57_51 = out_chan_dep_vld_vec_57[8];
    assign dep_chan_data_57_51 = out_chan_dep_data_57;
    assign token_57_51 = token_out_vec_57[8];
    assign dep_chan_vld_57_52 = out_chan_dep_vld_vec_57[9];
    assign dep_chan_data_57_52 = out_chan_dep_data_57;
    assign token_57_52 = token_out_vec_57[9];
    assign dep_chan_vld_57_53 = out_chan_dep_vld_vec_57[10];
    assign dep_chan_data_57_53 = out_chan_dep_data_57;
    assign token_57_53 = token_out_vec_57[10];
    assign dep_chan_vld_57_54 = out_chan_dep_vld_vec_57[11];
    assign dep_chan_data_57_54 = out_chan_dep_data_57;
    assign token_57_54 = token_out_vec_57[11];
    assign dep_chan_vld_57_55 = out_chan_dep_vld_vec_57[12];
    assign dep_chan_data_57_55 = out_chan_dep_data_57;
    assign token_57_55 = token_out_vec_57[12];
    assign dep_chan_vld_57_56 = out_chan_dep_vld_vec_57[13];
    assign dep_chan_data_57_56 = out_chan_dep_data_57;
    assign token_57_56 = token_out_vec_57[13];
    assign dep_chan_vld_57_58 = out_chan_dep_vld_vec_57[14];
    assign dep_chan_data_57_58 = out_chan_dep_data_57;
    assign token_57_58 = token_out_vec_57[14];
    assign dep_chan_vld_57_87 = out_chan_dep_vld_vec_57[15];
    assign dep_chan_data_57_87 = out_chan_dep_data_57;
    assign token_57_87 = token_out_vec_57[15];

    // Process: grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 58, 16, 16) top_hls_deadlock_detect_unit_58 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_58),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_58),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_58),
        .token_in_vec(token_in_vec_58),
        .dl_detect_in(dl_detect_out),
        .origin(origin[58]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_58),
        .out_chan_dep_data(out_chan_dep_data_58),
        .token_out_vec(token_out_vec_58),
        .dl_detect_out(dl_in_vec[58]));

    assign proc_58_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.fifo_B_PE_13_1_x082_blk_n);
    assign proc_58_data_PIPO_blk[0] = 1'b0;
    assign proc_58_start_FIFO_blk[0] = 1'b0;
    assign proc_58_TLF_FIFO_blk[0] = 1'b0;
    assign proc_58_input_sync_blk[0] = 1'b0;
    assign proc_58_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_58[0] = dl_detect_out ? proc_dep_vld_vec_58_reg[0] : (proc_58_data_FIFO_blk[0] | proc_58_data_PIPO_blk[0] | proc_58_start_FIFO_blk[0] | proc_58_TLF_FIFO_blk[0] | proc_58_input_sync_blk[0] | proc_58_output_sync_blk[0]);
    assign proc_58_data_FIFO_blk[1] = 1'b0;
    assign proc_58_data_PIPO_blk[1] = 1'b0;
    assign proc_58_start_FIFO_blk[1] = 1'b0;
    assign proc_58_TLF_FIFO_blk[1] = 1'b0;
    assign proc_58_input_sync_blk[1] = 1'b0;
    assign proc_58_output_sync_blk[1] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[1] = dl_detect_out ? proc_dep_vld_vec_58_reg[1] : (proc_58_data_FIFO_blk[1] | proc_58_data_PIPO_blk[1] | proc_58_start_FIFO_blk[1] | proc_58_TLF_FIFO_blk[1] | proc_58_input_sync_blk[1] | proc_58_output_sync_blk[1]);
    assign proc_58_data_FIFO_blk[2] = 1'b0;
    assign proc_58_data_PIPO_blk[2] = 1'b0;
    assign proc_58_start_FIFO_blk[2] = 1'b0;
    assign proc_58_TLF_FIFO_blk[2] = 1'b0;
    assign proc_58_input_sync_blk[2] = 1'b0;
    assign proc_58_output_sync_blk[2] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[2] = dl_detect_out ? proc_dep_vld_vec_58_reg[2] : (proc_58_data_FIFO_blk[2] | proc_58_data_PIPO_blk[2] | proc_58_start_FIFO_blk[2] | proc_58_TLF_FIFO_blk[2] | proc_58_input_sync_blk[2] | proc_58_output_sync_blk[2]);
    assign proc_58_data_FIFO_blk[3] = 1'b0;
    assign proc_58_data_PIPO_blk[3] = 1'b0;
    assign proc_58_start_FIFO_blk[3] = 1'b0;
    assign proc_58_TLF_FIFO_blk[3] = 1'b0;
    assign proc_58_input_sync_blk[3] = 1'b0;
    assign proc_58_output_sync_blk[3] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[3] = dl_detect_out ? proc_dep_vld_vec_58_reg[3] : (proc_58_data_FIFO_blk[3] | proc_58_data_PIPO_blk[3] | proc_58_start_FIFO_blk[3] | proc_58_TLF_FIFO_blk[3] | proc_58_input_sync_blk[3] | proc_58_output_sync_blk[3]);
    assign proc_58_data_FIFO_blk[4] = 1'b0;
    assign proc_58_data_PIPO_blk[4] = 1'b0;
    assign proc_58_start_FIFO_blk[4] = 1'b0;
    assign proc_58_TLF_FIFO_blk[4] = 1'b0;
    assign proc_58_input_sync_blk[4] = 1'b0;
    assign proc_58_output_sync_blk[4] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[4] = dl_detect_out ? proc_dep_vld_vec_58_reg[4] : (proc_58_data_FIFO_blk[4] | proc_58_data_PIPO_blk[4] | proc_58_start_FIFO_blk[4] | proc_58_TLF_FIFO_blk[4] | proc_58_input_sync_blk[4] | proc_58_output_sync_blk[4]);
    assign proc_58_data_FIFO_blk[5] = 1'b0;
    assign proc_58_data_PIPO_blk[5] = 1'b0;
    assign proc_58_start_FIFO_blk[5] = 1'b0;
    assign proc_58_TLF_FIFO_blk[5] = 1'b0;
    assign proc_58_input_sync_blk[5] = 1'b0;
    assign proc_58_output_sync_blk[5] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[5] = dl_detect_out ? proc_dep_vld_vec_58_reg[5] : (proc_58_data_FIFO_blk[5] | proc_58_data_PIPO_blk[5] | proc_58_start_FIFO_blk[5] | proc_58_TLF_FIFO_blk[5] | proc_58_input_sync_blk[5] | proc_58_output_sync_blk[5]);
    assign proc_58_data_FIFO_blk[6] = 1'b0;
    assign proc_58_data_PIPO_blk[6] = 1'b0;
    assign proc_58_start_FIFO_blk[6] = 1'b0;
    assign proc_58_TLF_FIFO_blk[6] = 1'b0;
    assign proc_58_input_sync_blk[6] = 1'b0;
    assign proc_58_output_sync_blk[6] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[6] = dl_detect_out ? proc_dep_vld_vec_58_reg[6] : (proc_58_data_FIFO_blk[6] | proc_58_data_PIPO_blk[6] | proc_58_start_FIFO_blk[6] | proc_58_TLF_FIFO_blk[6] | proc_58_input_sync_blk[6] | proc_58_output_sync_blk[6]);
    assign proc_58_data_FIFO_blk[7] = 1'b0;
    assign proc_58_data_PIPO_blk[7] = 1'b0;
    assign proc_58_start_FIFO_blk[7] = 1'b0;
    assign proc_58_TLF_FIFO_blk[7] = 1'b0;
    assign proc_58_input_sync_blk[7] = 1'b0;
    assign proc_58_output_sync_blk[7] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[7] = dl_detect_out ? proc_dep_vld_vec_58_reg[7] : (proc_58_data_FIFO_blk[7] | proc_58_data_PIPO_blk[7] | proc_58_start_FIFO_blk[7] | proc_58_TLF_FIFO_blk[7] | proc_58_input_sync_blk[7] | proc_58_output_sync_blk[7]);
    assign proc_58_data_FIFO_blk[8] = 1'b0;
    assign proc_58_data_PIPO_blk[8] = 1'b0;
    assign proc_58_start_FIFO_blk[8] = 1'b0;
    assign proc_58_TLF_FIFO_blk[8] = 1'b0;
    assign proc_58_input_sync_blk[8] = 1'b0;
    assign proc_58_output_sync_blk[8] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[8] = dl_detect_out ? proc_dep_vld_vec_58_reg[8] : (proc_58_data_FIFO_blk[8] | proc_58_data_PIPO_blk[8] | proc_58_start_FIFO_blk[8] | proc_58_TLF_FIFO_blk[8] | proc_58_input_sync_blk[8] | proc_58_output_sync_blk[8]);
    assign proc_58_data_FIFO_blk[9] = 1'b0;
    assign proc_58_data_PIPO_blk[9] = 1'b0;
    assign proc_58_start_FIFO_blk[9] = 1'b0;
    assign proc_58_TLF_FIFO_blk[9] = 1'b0;
    assign proc_58_input_sync_blk[9] = 1'b0;
    assign proc_58_output_sync_blk[9] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[9] = dl_detect_out ? proc_dep_vld_vec_58_reg[9] : (proc_58_data_FIFO_blk[9] | proc_58_data_PIPO_blk[9] | proc_58_start_FIFO_blk[9] | proc_58_TLF_FIFO_blk[9] | proc_58_input_sync_blk[9] | proc_58_output_sync_blk[9]);
    assign proc_58_data_FIFO_blk[10] = 1'b0;
    assign proc_58_data_PIPO_blk[10] = 1'b0;
    assign proc_58_start_FIFO_blk[10] = 1'b0;
    assign proc_58_TLF_FIFO_blk[10] = 1'b0;
    assign proc_58_input_sync_blk[10] = 1'b0;
    assign proc_58_output_sync_blk[10] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[10] = dl_detect_out ? proc_dep_vld_vec_58_reg[10] : (proc_58_data_FIFO_blk[10] | proc_58_data_PIPO_blk[10] | proc_58_start_FIFO_blk[10] | proc_58_TLF_FIFO_blk[10] | proc_58_input_sync_blk[10] | proc_58_output_sync_blk[10]);
    assign proc_58_data_FIFO_blk[11] = 1'b0;
    assign proc_58_data_PIPO_blk[11] = 1'b0;
    assign proc_58_start_FIFO_blk[11] = 1'b0;
    assign proc_58_TLF_FIFO_blk[11] = 1'b0;
    assign proc_58_input_sync_blk[11] = 1'b0;
    assign proc_58_output_sync_blk[11] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[11] = dl_detect_out ? proc_dep_vld_vec_58_reg[11] : (proc_58_data_FIFO_blk[11] | proc_58_data_PIPO_blk[11] | proc_58_start_FIFO_blk[11] | proc_58_TLF_FIFO_blk[11] | proc_58_input_sync_blk[11] | proc_58_output_sync_blk[11]);
    assign proc_58_data_FIFO_blk[12] = 1'b0;
    assign proc_58_data_PIPO_blk[12] = 1'b0;
    assign proc_58_start_FIFO_blk[12] = 1'b0;
    assign proc_58_TLF_FIFO_blk[12] = 1'b0;
    assign proc_58_input_sync_blk[12] = 1'b0;
    assign proc_58_output_sync_blk[12] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[12] = dl_detect_out ? proc_dep_vld_vec_58_reg[12] : (proc_58_data_FIFO_blk[12] | proc_58_data_PIPO_blk[12] | proc_58_start_FIFO_blk[12] | proc_58_TLF_FIFO_blk[12] | proc_58_input_sync_blk[12] | proc_58_output_sync_blk[12]);
    assign proc_58_data_FIFO_blk[13] = 1'b0;
    assign proc_58_data_PIPO_blk[13] = 1'b0;
    assign proc_58_start_FIFO_blk[13] = 1'b0;
    assign proc_58_TLF_FIFO_blk[13] = 1'b0;
    assign proc_58_input_sync_blk[13] = 1'b0;
    assign proc_58_output_sync_blk[13] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[13] = dl_detect_out ? proc_dep_vld_vec_58_reg[13] : (proc_58_data_FIFO_blk[13] | proc_58_data_PIPO_blk[13] | proc_58_start_FIFO_blk[13] | proc_58_TLF_FIFO_blk[13] | proc_58_input_sync_blk[13] | proc_58_output_sync_blk[13]);
    assign proc_58_data_FIFO_blk[14] = 1'b0;
    assign proc_58_data_PIPO_blk[14] = 1'b0;
    assign proc_58_start_FIFO_blk[14] = 1'b0;
    assign proc_58_TLF_FIFO_blk[14] = 1'b0;
    assign proc_58_input_sync_blk[14] = 1'b0;
    assign proc_58_output_sync_blk[14] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[14] = dl_detect_out ? proc_dep_vld_vec_58_reg[14] : (proc_58_data_FIFO_blk[14] | proc_58_data_PIPO_blk[14] | proc_58_start_FIFO_blk[14] | proc_58_TLF_FIFO_blk[14] | proc_58_input_sync_blk[14] | proc_58_output_sync_blk[14]);
    assign proc_58_data_FIFO_blk[15] = 1'b0;
    assign proc_58_data_PIPO_blk[15] = 1'b0;
    assign proc_58_start_FIFO_blk[15] = 1'b0;
    assign proc_58_TLF_FIFO_blk[15] = 1'b0;
    assign proc_58_input_sync_blk[15] = 1'b0;
    assign proc_58_output_sync_blk[15] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[15] = dl_detect_out ? proc_dep_vld_vec_58_reg[15] : (proc_58_data_FIFO_blk[15] | proc_58_data_PIPO_blk[15] | proc_58_start_FIFO_blk[15] | proc_58_TLF_FIFO_blk[15] | proc_58_input_sync_blk[15] | proc_58_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_58_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_58_reg <= proc_dep_vld_vec_58;
        end
    end
    assign in_chan_dep_vld_vec_58[0] = dep_chan_vld_43_58;
    assign in_chan_dep_data_vec_58[176 : 0] = dep_chan_data_43_58;
    assign token_in_vec_58[0] = token_43_58;
    assign in_chan_dep_vld_vec_58[1] = dep_chan_vld_44_58;
    assign in_chan_dep_data_vec_58[353 : 177] = dep_chan_data_44_58;
    assign token_in_vec_58[1] = token_44_58;
    assign in_chan_dep_vld_vec_58[2] = dep_chan_vld_45_58;
    assign in_chan_dep_data_vec_58[530 : 354] = dep_chan_data_45_58;
    assign token_in_vec_58[2] = token_45_58;
    assign in_chan_dep_vld_vec_58[3] = dep_chan_vld_46_58;
    assign in_chan_dep_data_vec_58[707 : 531] = dep_chan_data_46_58;
    assign token_in_vec_58[3] = token_46_58;
    assign in_chan_dep_vld_vec_58[4] = dep_chan_vld_47_58;
    assign in_chan_dep_data_vec_58[884 : 708] = dep_chan_data_47_58;
    assign token_in_vec_58[4] = token_47_58;
    assign in_chan_dep_vld_vec_58[5] = dep_chan_vld_48_58;
    assign in_chan_dep_data_vec_58[1061 : 885] = dep_chan_data_48_58;
    assign token_in_vec_58[5] = token_48_58;
    assign in_chan_dep_vld_vec_58[6] = dep_chan_vld_49_58;
    assign in_chan_dep_data_vec_58[1238 : 1062] = dep_chan_data_49_58;
    assign token_in_vec_58[6] = token_49_58;
    assign in_chan_dep_vld_vec_58[7] = dep_chan_vld_50_58;
    assign in_chan_dep_data_vec_58[1415 : 1239] = dep_chan_data_50_58;
    assign token_in_vec_58[7] = token_50_58;
    assign in_chan_dep_vld_vec_58[8] = dep_chan_vld_51_58;
    assign in_chan_dep_data_vec_58[1592 : 1416] = dep_chan_data_51_58;
    assign token_in_vec_58[8] = token_51_58;
    assign in_chan_dep_vld_vec_58[9] = dep_chan_vld_52_58;
    assign in_chan_dep_data_vec_58[1769 : 1593] = dep_chan_data_52_58;
    assign token_in_vec_58[9] = token_52_58;
    assign in_chan_dep_vld_vec_58[10] = dep_chan_vld_53_58;
    assign in_chan_dep_data_vec_58[1946 : 1770] = dep_chan_data_53_58;
    assign token_in_vec_58[10] = token_53_58;
    assign in_chan_dep_vld_vec_58[11] = dep_chan_vld_54_58;
    assign in_chan_dep_data_vec_58[2123 : 1947] = dep_chan_data_54_58;
    assign token_in_vec_58[11] = token_54_58;
    assign in_chan_dep_vld_vec_58[12] = dep_chan_vld_55_58;
    assign in_chan_dep_data_vec_58[2300 : 2124] = dep_chan_data_55_58;
    assign token_in_vec_58[12] = token_55_58;
    assign in_chan_dep_vld_vec_58[13] = dep_chan_vld_56_58;
    assign in_chan_dep_data_vec_58[2477 : 2301] = dep_chan_data_56_58;
    assign token_in_vec_58[13] = token_56_58;
    assign in_chan_dep_vld_vec_58[14] = dep_chan_vld_57_58;
    assign in_chan_dep_data_vec_58[2654 : 2478] = dep_chan_data_57_58;
    assign token_in_vec_58[14] = token_57_58;
    assign in_chan_dep_vld_vec_58[15] = dep_chan_vld_87_58;
    assign in_chan_dep_data_vec_58[2831 : 2655] = dep_chan_data_87_58;
    assign token_in_vec_58[15] = token_87_58;
    assign dep_chan_vld_58_43 = out_chan_dep_vld_vec_58[0];
    assign dep_chan_data_58_43 = out_chan_dep_data_58;
    assign token_58_43 = token_out_vec_58[0];
    assign dep_chan_vld_58_44 = out_chan_dep_vld_vec_58[1];
    assign dep_chan_data_58_44 = out_chan_dep_data_58;
    assign token_58_44 = token_out_vec_58[1];
    assign dep_chan_vld_58_45 = out_chan_dep_vld_vec_58[2];
    assign dep_chan_data_58_45 = out_chan_dep_data_58;
    assign token_58_45 = token_out_vec_58[2];
    assign dep_chan_vld_58_46 = out_chan_dep_vld_vec_58[3];
    assign dep_chan_data_58_46 = out_chan_dep_data_58;
    assign token_58_46 = token_out_vec_58[3];
    assign dep_chan_vld_58_47 = out_chan_dep_vld_vec_58[4];
    assign dep_chan_data_58_47 = out_chan_dep_data_58;
    assign token_58_47 = token_out_vec_58[4];
    assign dep_chan_vld_58_48 = out_chan_dep_vld_vec_58[5];
    assign dep_chan_data_58_48 = out_chan_dep_data_58;
    assign token_58_48 = token_out_vec_58[5];
    assign dep_chan_vld_58_49 = out_chan_dep_vld_vec_58[6];
    assign dep_chan_data_58_49 = out_chan_dep_data_58;
    assign token_58_49 = token_out_vec_58[6];
    assign dep_chan_vld_58_50 = out_chan_dep_vld_vec_58[7];
    assign dep_chan_data_58_50 = out_chan_dep_data_58;
    assign token_58_50 = token_out_vec_58[7];
    assign dep_chan_vld_58_51 = out_chan_dep_vld_vec_58[8];
    assign dep_chan_data_58_51 = out_chan_dep_data_58;
    assign token_58_51 = token_out_vec_58[8];
    assign dep_chan_vld_58_52 = out_chan_dep_vld_vec_58[9];
    assign dep_chan_data_58_52 = out_chan_dep_data_58;
    assign token_58_52 = token_out_vec_58[9];
    assign dep_chan_vld_58_53 = out_chan_dep_vld_vec_58[10];
    assign dep_chan_data_58_53 = out_chan_dep_data_58;
    assign token_58_53 = token_out_vec_58[10];
    assign dep_chan_vld_58_54 = out_chan_dep_vld_vec_58[11];
    assign dep_chan_data_58_54 = out_chan_dep_data_58;
    assign token_58_54 = token_out_vec_58[11];
    assign dep_chan_vld_58_55 = out_chan_dep_vld_vec_58[12];
    assign dep_chan_data_58_55 = out_chan_dep_data_58;
    assign token_58_55 = token_out_vec_58[12];
    assign dep_chan_vld_58_56 = out_chan_dep_vld_vec_58[13];
    assign dep_chan_data_58_56 = out_chan_dep_data_58;
    assign token_58_56 = token_out_vec_58[13];
    assign dep_chan_vld_58_57 = out_chan_dep_vld_vec_58[14];
    assign dep_chan_data_58_57 = out_chan_dep_data_58;
    assign token_58_57 = token_out_vec_58[14];
    assign dep_chan_vld_58_87 = out_chan_dep_vld_vec_58[15];
    assign dep_chan_data_58_87 = out_chan_dep_data_58;
    assign token_58_87 = token_out_vec_58[15];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_boundary_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 59, 2, 2) top_hls_deadlock_detect_unit_59 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_59),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_59),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_59),
        .token_in_vec(token_in_vec_59),
        .dl_detect_in(dl_detect_out),
        .origin(origin[59]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_59),
        .out_chan_dep_data(out_chan_dep_data_59),
        .token_out_vec(token_out_vec_59),
        .dl_detect_out(dl_in_vec[59]));

    assign proc_59_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_boundary_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_blk_n);
    assign proc_59_data_PIPO_blk[0] = 1'b0;
    assign proc_59_start_FIFO_blk[0] = 1'b0;
    assign proc_59_TLF_FIFO_blk[0] = 1'b0;
    assign proc_59_input_sync_blk[0] = 1'b0;
    assign proc_59_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_59[0] = dl_detect_out ? proc_dep_vld_vec_59_reg[0] : (proc_59_data_FIFO_blk[0] | proc_59_data_PIPO_blk[0] | proc_59_start_FIFO_blk[0] | proc_59_TLF_FIFO_blk[0] | proc_59_input_sync_blk[0] | proc_59_output_sync_blk[0]);
    assign proc_59_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_boundary_0_x0_U0.fifo_C_drain_PE_12_0_x095_blk_n);
    assign proc_59_data_PIPO_blk[1] = 1'b0;
    assign proc_59_start_FIFO_blk[1] = 1'b0;
    assign proc_59_TLF_FIFO_blk[1] = 1'b0;
    assign proc_59_input_sync_blk[1] = 1'b0;
    assign proc_59_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_59[1] = dl_detect_out ? proc_dep_vld_vec_59_reg[1] : (proc_59_data_FIFO_blk[1] | proc_59_data_PIPO_blk[1] | proc_59_start_FIFO_blk[1] | proc_59_TLF_FIFO_blk[1] | proc_59_input_sync_blk[1] | proc_59_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_59_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_59_reg <= proc_dep_vld_vec_59;
        end
    end
    assign in_chan_dep_vld_vec_59[0] = dep_chan_vld_42_59;
    assign in_chan_dep_data_vec_59[176 : 0] = dep_chan_data_42_59;
    assign token_in_vec_59[0] = token_42_59;
    assign in_chan_dep_vld_vec_59[1] = dep_chan_vld_60_59;
    assign in_chan_dep_data_vec_59[353 : 177] = dep_chan_data_60_59;
    assign token_in_vec_59[1] = token_60_59;
    assign dep_chan_vld_59_60 = out_chan_dep_vld_vec_59[0];
    assign dep_chan_data_59_60 = out_chan_dep_data_59;
    assign token_59_60 = token_out_vec_59[0];
    assign dep_chan_vld_59_42 = out_chan_dep_vld_vec_59[1];
    assign dep_chan_data_59_42 = out_chan_dep_data_59;
    assign token_59_42 = token_out_vec_59[1];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_0_x0_U0
    top_hls_deadlock_detect_unit #(177, 60, 3, 3) top_hls_deadlock_detect_unit_60 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_60),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_60),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_60),
        .token_in_vec(token_in_vec_60),
        .dl_detect_in(dl_detect_out),
        .origin(origin[60]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_60),
        .out_chan_dep_data(out_chan_dep_data_60),
        .token_out_vec(token_out_vec_60),
        .dl_detect_out(dl_in_vec[60]));

    assign proc_60_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_blk_n);
    assign proc_60_data_PIPO_blk[0] = 1'b0;
    assign proc_60_start_FIFO_blk[0] = 1'b0;
    assign proc_60_TLF_FIFO_blk[0] = 1'b0;
    assign proc_60_input_sync_blk[0] = 1'b0;
    assign proc_60_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_60[0] = dl_detect_out ? proc_dep_vld_vec_60_reg[0] : (proc_60_data_FIFO_blk[0] | proc_60_data_PIPO_blk[0] | proc_60_start_FIFO_blk[0] | proc_60_TLF_FIFO_blk[0] | proc_60_input_sync_blk[0] | proc_60_output_sync_blk[0]);
    assign proc_60_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_blk_n);
    assign proc_60_data_PIPO_blk[1] = 1'b0;
    assign proc_60_start_FIFO_blk[1] = 1'b0;
    assign proc_60_TLF_FIFO_blk[1] = 1'b0;
    assign proc_60_input_sync_blk[1] = 1'b0;
    assign proc_60_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_60[1] = dl_detect_out ? proc_dep_vld_vec_60_reg[1] : (proc_60_data_FIFO_blk[1] | proc_60_data_PIPO_blk[1] | proc_60_start_FIFO_blk[1] | proc_60_TLF_FIFO_blk[1] | proc_60_input_sync_blk[1] | proc_60_output_sync_blk[1]);
    assign proc_60_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_0_x0_U0.fifo_C_drain_PE_11_0_x094_blk_n);
    assign proc_60_data_PIPO_blk[2] = 1'b0;
    assign proc_60_start_FIFO_blk[2] = 1'b0;
    assign proc_60_TLF_FIFO_blk[2] = 1'b0;
    assign proc_60_input_sync_blk[2] = 1'b0;
    assign proc_60_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_60[2] = dl_detect_out ? proc_dep_vld_vec_60_reg[2] : (proc_60_data_FIFO_blk[2] | proc_60_data_PIPO_blk[2] | proc_60_start_FIFO_blk[2] | proc_60_TLF_FIFO_blk[2] | proc_60_input_sync_blk[2] | proc_60_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_60_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_60_reg <= proc_dep_vld_vec_60;
        end
    end
    assign in_chan_dep_vld_vec_60[0] = dep_chan_vld_40_60;
    assign in_chan_dep_data_vec_60[176 : 0] = dep_chan_data_40_60;
    assign token_in_vec_60[0] = token_40_60;
    assign in_chan_dep_vld_vec_60[1] = dep_chan_vld_59_60;
    assign in_chan_dep_data_vec_60[353 : 177] = dep_chan_data_59_60;
    assign token_in_vec_60[1] = token_59_60;
    assign in_chan_dep_vld_vec_60[2] = dep_chan_vld_61_60;
    assign in_chan_dep_data_vec_60[530 : 354] = dep_chan_data_61_60;
    assign token_in_vec_60[2] = token_61_60;
    assign dep_chan_vld_60_59 = out_chan_dep_vld_vec_60[0];
    assign dep_chan_data_60_59 = out_chan_dep_data_60;
    assign token_60_59 = token_out_vec_60[0];
    assign dep_chan_vld_60_61 = out_chan_dep_vld_vec_60[1];
    assign dep_chan_data_60_61 = out_chan_dep_data_60;
    assign token_60_61 = token_out_vec_60[1];
    assign dep_chan_vld_60_40 = out_chan_dep_vld_vec_60[2];
    assign dep_chan_data_60_40 = out_chan_dep_data_60;
    assign token_60_40 = token_out_vec_60[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 61, 3, 3) top_hls_deadlock_detect_unit_61 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_61),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_61),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_61),
        .token_in_vec(token_in_vec_61),
        .dl_detect_in(dl_detect_out),
        .origin(origin[61]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_61),
        .out_chan_dep_data(out_chan_dep_data_61),
        .token_out_vec(token_out_vec_61),
        .dl_detect_out(dl_in_vec[61]));

    assign proc_61_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_blk_n);
    assign proc_61_data_PIPO_blk[0] = 1'b0;
    assign proc_61_start_FIFO_blk[0] = 1'b0;
    assign proc_61_TLF_FIFO_blk[0] = 1'b0;
    assign proc_61_input_sync_blk[0] = 1'b0;
    assign proc_61_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_61[0] = dl_detect_out ? proc_dep_vld_vec_61_reg[0] : (proc_61_data_FIFO_blk[0] | proc_61_data_PIPO_blk[0] | proc_61_start_FIFO_blk[0] | proc_61_TLF_FIFO_blk[0] | proc_61_input_sync_blk[0] | proc_61_output_sync_blk[0]);
    assign proc_61_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_blk_n);
    assign proc_61_data_PIPO_blk[1] = 1'b0;
    assign proc_61_start_FIFO_blk[1] = 1'b0;
    assign proc_61_TLF_FIFO_blk[1] = 1'b0;
    assign proc_61_input_sync_blk[1] = 1'b0;
    assign proc_61_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_61[1] = dl_detect_out ? proc_dep_vld_vec_61_reg[1] : (proc_61_data_FIFO_blk[1] | proc_61_data_PIPO_blk[1] | proc_61_start_FIFO_blk[1] | proc_61_TLF_FIFO_blk[1] | proc_61_input_sync_blk[1] | proc_61_output_sync_blk[1]);
    assign proc_61_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_1_x0_U0.fifo_C_drain_PE_10_0_x093_blk_n);
    assign proc_61_data_PIPO_blk[2] = 1'b0;
    assign proc_61_start_FIFO_blk[2] = 1'b0;
    assign proc_61_TLF_FIFO_blk[2] = 1'b0;
    assign proc_61_input_sync_blk[2] = 1'b0;
    assign proc_61_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_61[2] = dl_detect_out ? proc_dep_vld_vec_61_reg[2] : (proc_61_data_FIFO_blk[2] | proc_61_data_PIPO_blk[2] | proc_61_start_FIFO_blk[2] | proc_61_TLF_FIFO_blk[2] | proc_61_input_sync_blk[2] | proc_61_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_61_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_61_reg <= proc_dep_vld_vec_61;
        end
    end
    assign in_chan_dep_vld_vec_61[0] = dep_chan_vld_38_61;
    assign in_chan_dep_data_vec_61[176 : 0] = dep_chan_data_38_61;
    assign token_in_vec_61[0] = token_38_61;
    assign in_chan_dep_vld_vec_61[1] = dep_chan_vld_60_61;
    assign in_chan_dep_data_vec_61[353 : 177] = dep_chan_data_60_61;
    assign token_in_vec_61[1] = token_60_61;
    assign in_chan_dep_vld_vec_61[2] = dep_chan_vld_62_61;
    assign in_chan_dep_data_vec_61[530 : 354] = dep_chan_data_62_61;
    assign token_in_vec_61[2] = token_62_61;
    assign dep_chan_vld_61_60 = out_chan_dep_vld_vec_61[0];
    assign dep_chan_data_61_60 = out_chan_dep_data_61;
    assign token_61_60 = token_out_vec_61[0];
    assign dep_chan_vld_61_62 = out_chan_dep_vld_vec_61[1];
    assign dep_chan_data_61_62 = out_chan_dep_data_61;
    assign token_61_62 = token_out_vec_61[1];
    assign dep_chan_vld_61_38 = out_chan_dep_vld_vec_61[2];
    assign dep_chan_data_61_38 = out_chan_dep_data_61;
    assign token_61_38 = token_out_vec_61[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_2_x0_U0
    top_hls_deadlock_detect_unit #(177, 62, 3, 3) top_hls_deadlock_detect_unit_62 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_62),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_62),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_62),
        .token_in_vec(token_in_vec_62),
        .dl_detect_in(dl_detect_out),
        .origin(origin[62]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_62),
        .out_chan_dep_data(out_chan_dep_data_62),
        .token_out_vec(token_out_vec_62),
        .dl_detect_out(dl_in_vec[62]));

    assign proc_62_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_blk_n);
    assign proc_62_data_PIPO_blk[0] = 1'b0;
    assign proc_62_start_FIFO_blk[0] = 1'b0;
    assign proc_62_TLF_FIFO_blk[0] = 1'b0;
    assign proc_62_input_sync_blk[0] = 1'b0;
    assign proc_62_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_62[0] = dl_detect_out ? proc_dep_vld_vec_62_reg[0] : (proc_62_data_FIFO_blk[0] | proc_62_data_PIPO_blk[0] | proc_62_start_FIFO_blk[0] | proc_62_TLF_FIFO_blk[0] | proc_62_input_sync_blk[0] | proc_62_output_sync_blk[0]);
    assign proc_62_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_blk_n);
    assign proc_62_data_PIPO_blk[1] = 1'b0;
    assign proc_62_start_FIFO_blk[1] = 1'b0;
    assign proc_62_TLF_FIFO_blk[1] = 1'b0;
    assign proc_62_input_sync_blk[1] = 1'b0;
    assign proc_62_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_62[1] = dl_detect_out ? proc_dep_vld_vec_62_reg[1] : (proc_62_data_FIFO_blk[1] | proc_62_data_PIPO_blk[1] | proc_62_start_FIFO_blk[1] | proc_62_TLF_FIFO_blk[1] | proc_62_input_sync_blk[1] | proc_62_output_sync_blk[1]);
    assign proc_62_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_2_x0_U0.fifo_C_drain_PE_9_0_x092_blk_n);
    assign proc_62_data_PIPO_blk[2] = 1'b0;
    assign proc_62_start_FIFO_blk[2] = 1'b0;
    assign proc_62_TLF_FIFO_blk[2] = 1'b0;
    assign proc_62_input_sync_blk[2] = 1'b0;
    assign proc_62_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_62[2] = dl_detect_out ? proc_dep_vld_vec_62_reg[2] : (proc_62_data_FIFO_blk[2] | proc_62_data_PIPO_blk[2] | proc_62_start_FIFO_blk[2] | proc_62_TLF_FIFO_blk[2] | proc_62_input_sync_blk[2] | proc_62_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_62_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_62_reg <= proc_dep_vld_vec_62;
        end
    end
    assign in_chan_dep_vld_vec_62[0] = dep_chan_vld_36_62;
    assign in_chan_dep_data_vec_62[176 : 0] = dep_chan_data_36_62;
    assign token_in_vec_62[0] = token_36_62;
    assign in_chan_dep_vld_vec_62[1] = dep_chan_vld_61_62;
    assign in_chan_dep_data_vec_62[353 : 177] = dep_chan_data_61_62;
    assign token_in_vec_62[1] = token_61_62;
    assign in_chan_dep_vld_vec_62[2] = dep_chan_vld_63_62;
    assign in_chan_dep_data_vec_62[530 : 354] = dep_chan_data_63_62;
    assign token_in_vec_62[2] = token_63_62;
    assign dep_chan_vld_62_61 = out_chan_dep_vld_vec_62[0];
    assign dep_chan_data_62_61 = out_chan_dep_data_62;
    assign token_62_61 = token_out_vec_62[0];
    assign dep_chan_vld_62_63 = out_chan_dep_vld_vec_62[1];
    assign dep_chan_data_62_63 = out_chan_dep_data_62;
    assign token_62_63 = token_out_vec_62[1];
    assign dep_chan_vld_62_36 = out_chan_dep_vld_vec_62[2];
    assign dep_chan_data_62_36 = out_chan_dep_data_62;
    assign token_62_36 = token_out_vec_62[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_3_x0_U0
    top_hls_deadlock_detect_unit #(177, 63, 3, 3) top_hls_deadlock_detect_unit_63 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_63),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_63),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_63),
        .token_in_vec(token_in_vec_63),
        .dl_detect_in(dl_detect_out),
        .origin(origin[63]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_63),
        .out_chan_dep_data(out_chan_dep_data_63),
        .token_out_vec(token_out_vec_63),
        .dl_detect_out(dl_in_vec[63]));

    assign proc_63_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_blk_n);
    assign proc_63_data_PIPO_blk[0] = 1'b0;
    assign proc_63_start_FIFO_blk[0] = 1'b0;
    assign proc_63_TLF_FIFO_blk[0] = 1'b0;
    assign proc_63_input_sync_blk[0] = 1'b0;
    assign proc_63_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_63[0] = dl_detect_out ? proc_dep_vld_vec_63_reg[0] : (proc_63_data_FIFO_blk[0] | proc_63_data_PIPO_blk[0] | proc_63_start_FIFO_blk[0] | proc_63_TLF_FIFO_blk[0] | proc_63_input_sync_blk[0] | proc_63_output_sync_blk[0]);
    assign proc_63_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_blk_n);
    assign proc_63_data_PIPO_blk[1] = 1'b0;
    assign proc_63_start_FIFO_blk[1] = 1'b0;
    assign proc_63_TLF_FIFO_blk[1] = 1'b0;
    assign proc_63_input_sync_blk[1] = 1'b0;
    assign proc_63_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_63[1] = dl_detect_out ? proc_dep_vld_vec_63_reg[1] : (proc_63_data_FIFO_blk[1] | proc_63_data_PIPO_blk[1] | proc_63_start_FIFO_blk[1] | proc_63_TLF_FIFO_blk[1] | proc_63_input_sync_blk[1] | proc_63_output_sync_blk[1]);
    assign proc_63_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_3_x0_U0.fifo_C_drain_PE_8_0_x091_blk_n);
    assign proc_63_data_PIPO_blk[2] = 1'b0;
    assign proc_63_start_FIFO_blk[2] = 1'b0;
    assign proc_63_TLF_FIFO_blk[2] = 1'b0;
    assign proc_63_input_sync_blk[2] = 1'b0;
    assign proc_63_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_63[2] = dl_detect_out ? proc_dep_vld_vec_63_reg[2] : (proc_63_data_FIFO_blk[2] | proc_63_data_PIPO_blk[2] | proc_63_start_FIFO_blk[2] | proc_63_TLF_FIFO_blk[2] | proc_63_input_sync_blk[2] | proc_63_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_63_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_63_reg <= proc_dep_vld_vec_63;
        end
    end
    assign in_chan_dep_vld_vec_63[0] = dep_chan_vld_34_63;
    assign in_chan_dep_data_vec_63[176 : 0] = dep_chan_data_34_63;
    assign token_in_vec_63[0] = token_34_63;
    assign in_chan_dep_vld_vec_63[1] = dep_chan_vld_62_63;
    assign in_chan_dep_data_vec_63[353 : 177] = dep_chan_data_62_63;
    assign token_in_vec_63[1] = token_62_63;
    assign in_chan_dep_vld_vec_63[2] = dep_chan_vld_64_63;
    assign in_chan_dep_data_vec_63[530 : 354] = dep_chan_data_64_63;
    assign token_in_vec_63[2] = token_64_63;
    assign dep_chan_vld_63_62 = out_chan_dep_vld_vec_63[0];
    assign dep_chan_data_63_62 = out_chan_dep_data_63;
    assign token_63_62 = token_out_vec_63[0];
    assign dep_chan_vld_63_64 = out_chan_dep_vld_vec_63[1];
    assign dep_chan_data_63_64 = out_chan_dep_data_63;
    assign token_63_64 = token_out_vec_63[1];
    assign dep_chan_vld_63_34 = out_chan_dep_vld_vec_63[2];
    assign dep_chan_data_63_34 = out_chan_dep_data_63;
    assign token_63_34 = token_out_vec_63[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_4_x0_U0
    top_hls_deadlock_detect_unit #(177, 64, 3, 3) top_hls_deadlock_detect_unit_64 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_64),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_64),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_64),
        .token_in_vec(token_in_vec_64),
        .dl_detect_in(dl_detect_out),
        .origin(origin[64]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_64),
        .out_chan_dep_data(out_chan_dep_data_64),
        .token_out_vec(token_out_vec_64),
        .dl_detect_out(dl_in_vec[64]));

    assign proc_64_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_blk_n);
    assign proc_64_data_PIPO_blk[0] = 1'b0;
    assign proc_64_start_FIFO_blk[0] = 1'b0;
    assign proc_64_TLF_FIFO_blk[0] = 1'b0;
    assign proc_64_input_sync_blk[0] = 1'b0;
    assign proc_64_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_64[0] = dl_detect_out ? proc_dep_vld_vec_64_reg[0] : (proc_64_data_FIFO_blk[0] | proc_64_data_PIPO_blk[0] | proc_64_start_FIFO_blk[0] | proc_64_TLF_FIFO_blk[0] | proc_64_input_sync_blk[0] | proc_64_output_sync_blk[0]);
    assign proc_64_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_blk_n);
    assign proc_64_data_PIPO_blk[1] = 1'b0;
    assign proc_64_start_FIFO_blk[1] = 1'b0;
    assign proc_64_TLF_FIFO_blk[1] = 1'b0;
    assign proc_64_input_sync_blk[1] = 1'b0;
    assign proc_64_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_64[1] = dl_detect_out ? proc_dep_vld_vec_64_reg[1] : (proc_64_data_FIFO_blk[1] | proc_64_data_PIPO_blk[1] | proc_64_start_FIFO_blk[1] | proc_64_TLF_FIFO_blk[1] | proc_64_input_sync_blk[1] | proc_64_output_sync_blk[1]);
    assign proc_64_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_4_x0_U0.fifo_C_drain_PE_7_0_x090_blk_n);
    assign proc_64_data_PIPO_blk[2] = 1'b0;
    assign proc_64_start_FIFO_blk[2] = 1'b0;
    assign proc_64_TLF_FIFO_blk[2] = 1'b0;
    assign proc_64_input_sync_blk[2] = 1'b0;
    assign proc_64_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_64[2] = dl_detect_out ? proc_dep_vld_vec_64_reg[2] : (proc_64_data_FIFO_blk[2] | proc_64_data_PIPO_blk[2] | proc_64_start_FIFO_blk[2] | proc_64_TLF_FIFO_blk[2] | proc_64_input_sync_blk[2] | proc_64_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_64_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_64_reg <= proc_dep_vld_vec_64;
        end
    end
    assign in_chan_dep_vld_vec_64[0] = dep_chan_vld_32_64;
    assign in_chan_dep_data_vec_64[176 : 0] = dep_chan_data_32_64;
    assign token_in_vec_64[0] = token_32_64;
    assign in_chan_dep_vld_vec_64[1] = dep_chan_vld_63_64;
    assign in_chan_dep_data_vec_64[353 : 177] = dep_chan_data_63_64;
    assign token_in_vec_64[1] = token_63_64;
    assign in_chan_dep_vld_vec_64[2] = dep_chan_vld_65_64;
    assign in_chan_dep_data_vec_64[530 : 354] = dep_chan_data_65_64;
    assign token_in_vec_64[2] = token_65_64;
    assign dep_chan_vld_64_63 = out_chan_dep_vld_vec_64[0];
    assign dep_chan_data_64_63 = out_chan_dep_data_64;
    assign token_64_63 = token_out_vec_64[0];
    assign dep_chan_vld_64_65 = out_chan_dep_vld_vec_64[1];
    assign dep_chan_data_64_65 = out_chan_dep_data_64;
    assign token_64_65 = token_out_vec_64[1];
    assign dep_chan_vld_64_32 = out_chan_dep_vld_vec_64[2];
    assign dep_chan_data_64_32 = out_chan_dep_data_64;
    assign token_64_32 = token_out_vec_64[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_5_x0_U0
    top_hls_deadlock_detect_unit #(177, 65, 3, 3) top_hls_deadlock_detect_unit_65 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_65),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_65),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_65),
        .token_in_vec(token_in_vec_65),
        .dl_detect_in(dl_detect_out),
        .origin(origin[65]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_65),
        .out_chan_dep_data(out_chan_dep_data_65),
        .token_out_vec(token_out_vec_65),
        .dl_detect_out(dl_in_vec[65]));

    assign proc_65_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_blk_n);
    assign proc_65_data_PIPO_blk[0] = 1'b0;
    assign proc_65_start_FIFO_blk[0] = 1'b0;
    assign proc_65_TLF_FIFO_blk[0] = 1'b0;
    assign proc_65_input_sync_blk[0] = 1'b0;
    assign proc_65_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_65[0] = dl_detect_out ? proc_dep_vld_vec_65_reg[0] : (proc_65_data_FIFO_blk[0] | proc_65_data_PIPO_blk[0] | proc_65_start_FIFO_blk[0] | proc_65_TLF_FIFO_blk[0] | proc_65_input_sync_blk[0] | proc_65_output_sync_blk[0]);
    assign proc_65_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_blk_n);
    assign proc_65_data_PIPO_blk[1] = 1'b0;
    assign proc_65_start_FIFO_blk[1] = 1'b0;
    assign proc_65_TLF_FIFO_blk[1] = 1'b0;
    assign proc_65_input_sync_blk[1] = 1'b0;
    assign proc_65_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_65[1] = dl_detect_out ? proc_dep_vld_vec_65_reg[1] : (proc_65_data_FIFO_blk[1] | proc_65_data_PIPO_blk[1] | proc_65_start_FIFO_blk[1] | proc_65_TLF_FIFO_blk[1] | proc_65_input_sync_blk[1] | proc_65_output_sync_blk[1]);
    assign proc_65_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_5_x0_U0.fifo_C_drain_PE_6_0_x089_blk_n);
    assign proc_65_data_PIPO_blk[2] = 1'b0;
    assign proc_65_start_FIFO_blk[2] = 1'b0;
    assign proc_65_TLF_FIFO_blk[2] = 1'b0;
    assign proc_65_input_sync_blk[2] = 1'b0;
    assign proc_65_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_65[2] = dl_detect_out ? proc_dep_vld_vec_65_reg[2] : (proc_65_data_FIFO_blk[2] | proc_65_data_PIPO_blk[2] | proc_65_start_FIFO_blk[2] | proc_65_TLF_FIFO_blk[2] | proc_65_input_sync_blk[2] | proc_65_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_65_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_65_reg <= proc_dep_vld_vec_65;
        end
    end
    assign in_chan_dep_vld_vec_65[0] = dep_chan_vld_30_65;
    assign in_chan_dep_data_vec_65[176 : 0] = dep_chan_data_30_65;
    assign token_in_vec_65[0] = token_30_65;
    assign in_chan_dep_vld_vec_65[1] = dep_chan_vld_64_65;
    assign in_chan_dep_data_vec_65[353 : 177] = dep_chan_data_64_65;
    assign token_in_vec_65[1] = token_64_65;
    assign in_chan_dep_vld_vec_65[2] = dep_chan_vld_66_65;
    assign in_chan_dep_data_vec_65[530 : 354] = dep_chan_data_66_65;
    assign token_in_vec_65[2] = token_66_65;
    assign dep_chan_vld_65_64 = out_chan_dep_vld_vec_65[0];
    assign dep_chan_data_65_64 = out_chan_dep_data_65;
    assign token_65_64 = token_out_vec_65[0];
    assign dep_chan_vld_65_66 = out_chan_dep_vld_vec_65[1];
    assign dep_chan_data_65_66 = out_chan_dep_data_65;
    assign token_65_66 = token_out_vec_65[1];
    assign dep_chan_vld_65_30 = out_chan_dep_vld_vec_65[2];
    assign dep_chan_data_65_30 = out_chan_dep_data_65;
    assign token_65_30 = token_out_vec_65[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_6_x0_U0
    top_hls_deadlock_detect_unit #(177, 66, 3, 3) top_hls_deadlock_detect_unit_66 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_66),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_66),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_66),
        .token_in_vec(token_in_vec_66),
        .dl_detect_in(dl_detect_out),
        .origin(origin[66]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_66),
        .out_chan_dep_data(out_chan_dep_data_66),
        .token_out_vec(token_out_vec_66),
        .dl_detect_out(dl_in_vec[66]));

    assign proc_66_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_blk_n);
    assign proc_66_data_PIPO_blk[0] = 1'b0;
    assign proc_66_start_FIFO_blk[0] = 1'b0;
    assign proc_66_TLF_FIFO_blk[0] = 1'b0;
    assign proc_66_input_sync_blk[0] = 1'b0;
    assign proc_66_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_66[0] = dl_detect_out ? proc_dep_vld_vec_66_reg[0] : (proc_66_data_FIFO_blk[0] | proc_66_data_PIPO_blk[0] | proc_66_start_FIFO_blk[0] | proc_66_TLF_FIFO_blk[0] | proc_66_input_sync_blk[0] | proc_66_output_sync_blk[0]);
    assign proc_66_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_blk_n);
    assign proc_66_data_PIPO_blk[1] = 1'b0;
    assign proc_66_start_FIFO_blk[1] = 1'b0;
    assign proc_66_TLF_FIFO_blk[1] = 1'b0;
    assign proc_66_input_sync_blk[1] = 1'b0;
    assign proc_66_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_66[1] = dl_detect_out ? proc_dep_vld_vec_66_reg[1] : (proc_66_data_FIFO_blk[1] | proc_66_data_PIPO_blk[1] | proc_66_start_FIFO_blk[1] | proc_66_TLF_FIFO_blk[1] | proc_66_input_sync_blk[1] | proc_66_output_sync_blk[1]);
    assign proc_66_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_6_x0_U0.fifo_C_drain_PE_5_0_x088_blk_n);
    assign proc_66_data_PIPO_blk[2] = 1'b0;
    assign proc_66_start_FIFO_blk[2] = 1'b0;
    assign proc_66_TLF_FIFO_blk[2] = 1'b0;
    assign proc_66_input_sync_blk[2] = 1'b0;
    assign proc_66_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_66[2] = dl_detect_out ? proc_dep_vld_vec_66_reg[2] : (proc_66_data_FIFO_blk[2] | proc_66_data_PIPO_blk[2] | proc_66_start_FIFO_blk[2] | proc_66_TLF_FIFO_blk[2] | proc_66_input_sync_blk[2] | proc_66_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_66_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_66_reg <= proc_dep_vld_vec_66;
        end
    end
    assign in_chan_dep_vld_vec_66[0] = dep_chan_vld_28_66;
    assign in_chan_dep_data_vec_66[176 : 0] = dep_chan_data_28_66;
    assign token_in_vec_66[0] = token_28_66;
    assign in_chan_dep_vld_vec_66[1] = dep_chan_vld_65_66;
    assign in_chan_dep_data_vec_66[353 : 177] = dep_chan_data_65_66;
    assign token_in_vec_66[1] = token_65_66;
    assign in_chan_dep_vld_vec_66[2] = dep_chan_vld_67_66;
    assign in_chan_dep_data_vec_66[530 : 354] = dep_chan_data_67_66;
    assign token_in_vec_66[2] = token_67_66;
    assign dep_chan_vld_66_65 = out_chan_dep_vld_vec_66[0];
    assign dep_chan_data_66_65 = out_chan_dep_data_66;
    assign token_66_65 = token_out_vec_66[0];
    assign dep_chan_vld_66_67 = out_chan_dep_vld_vec_66[1];
    assign dep_chan_data_66_67 = out_chan_dep_data_66;
    assign token_66_67 = token_out_vec_66[1];
    assign dep_chan_vld_66_28 = out_chan_dep_vld_vec_66[2];
    assign dep_chan_data_66_28 = out_chan_dep_data_66;
    assign token_66_28 = token_out_vec_66[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_7_x0_U0
    top_hls_deadlock_detect_unit #(177, 67, 3, 3) top_hls_deadlock_detect_unit_67 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_67),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_67),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_67),
        .token_in_vec(token_in_vec_67),
        .dl_detect_in(dl_detect_out),
        .origin(origin[67]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_67),
        .out_chan_dep_data(out_chan_dep_data_67),
        .token_out_vec(token_out_vec_67),
        .dl_detect_out(dl_in_vec[67]));

    assign proc_67_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_7_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_blk_n);
    assign proc_67_data_PIPO_blk[0] = 1'b0;
    assign proc_67_start_FIFO_blk[0] = 1'b0;
    assign proc_67_TLF_FIFO_blk[0] = 1'b0;
    assign proc_67_input_sync_blk[0] = 1'b0;
    assign proc_67_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_67[0] = dl_detect_out ? proc_dep_vld_vec_67_reg[0] : (proc_67_data_FIFO_blk[0] | proc_67_data_PIPO_blk[0] | proc_67_start_FIFO_blk[0] | proc_67_TLF_FIFO_blk[0] | proc_67_input_sync_blk[0] | proc_67_output_sync_blk[0]);
    assign proc_67_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_7_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_blk_n);
    assign proc_67_data_PIPO_blk[1] = 1'b0;
    assign proc_67_start_FIFO_blk[1] = 1'b0;
    assign proc_67_TLF_FIFO_blk[1] = 1'b0;
    assign proc_67_input_sync_blk[1] = 1'b0;
    assign proc_67_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_67[1] = dl_detect_out ? proc_dep_vld_vec_67_reg[1] : (proc_67_data_FIFO_blk[1] | proc_67_data_PIPO_blk[1] | proc_67_start_FIFO_blk[1] | proc_67_TLF_FIFO_blk[1] | proc_67_input_sync_blk[1] | proc_67_output_sync_blk[1]);
    assign proc_67_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_7_x0_U0.fifo_C_drain_PE_4_0_x087_blk_n);
    assign proc_67_data_PIPO_blk[2] = 1'b0;
    assign proc_67_start_FIFO_blk[2] = 1'b0;
    assign proc_67_TLF_FIFO_blk[2] = 1'b0;
    assign proc_67_input_sync_blk[2] = 1'b0;
    assign proc_67_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_67[2] = dl_detect_out ? proc_dep_vld_vec_67_reg[2] : (proc_67_data_FIFO_blk[2] | proc_67_data_PIPO_blk[2] | proc_67_start_FIFO_blk[2] | proc_67_TLF_FIFO_blk[2] | proc_67_input_sync_blk[2] | proc_67_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_67_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_67_reg <= proc_dep_vld_vec_67;
        end
    end
    assign in_chan_dep_vld_vec_67[0] = dep_chan_vld_26_67;
    assign in_chan_dep_data_vec_67[176 : 0] = dep_chan_data_26_67;
    assign token_in_vec_67[0] = token_26_67;
    assign in_chan_dep_vld_vec_67[1] = dep_chan_vld_66_67;
    assign in_chan_dep_data_vec_67[353 : 177] = dep_chan_data_66_67;
    assign token_in_vec_67[1] = token_66_67;
    assign in_chan_dep_vld_vec_67[2] = dep_chan_vld_68_67;
    assign in_chan_dep_data_vec_67[530 : 354] = dep_chan_data_68_67;
    assign token_in_vec_67[2] = token_68_67;
    assign dep_chan_vld_67_66 = out_chan_dep_vld_vec_67[0];
    assign dep_chan_data_67_66 = out_chan_dep_data_67;
    assign token_67_66 = token_out_vec_67[0];
    assign dep_chan_vld_67_68 = out_chan_dep_vld_vec_67[1];
    assign dep_chan_data_67_68 = out_chan_dep_data_67;
    assign token_67_68 = token_out_vec_67[1];
    assign dep_chan_vld_67_26 = out_chan_dep_vld_vec_67[2];
    assign dep_chan_data_67_26 = out_chan_dep_data_67;
    assign token_67_26 = token_out_vec_67[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_8_x0_U0
    top_hls_deadlock_detect_unit #(177, 68, 3, 3) top_hls_deadlock_detect_unit_68 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_68),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_68),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_68),
        .token_in_vec(token_in_vec_68),
        .dl_detect_in(dl_detect_out),
        .origin(origin[68]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_68),
        .out_chan_dep_data(out_chan_dep_data_68),
        .token_out_vec(token_out_vec_68),
        .dl_detect_out(dl_in_vec[68]));

    assign proc_68_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_8_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_blk_n);
    assign proc_68_data_PIPO_blk[0] = 1'b0;
    assign proc_68_start_FIFO_blk[0] = 1'b0;
    assign proc_68_TLF_FIFO_blk[0] = 1'b0;
    assign proc_68_input_sync_blk[0] = 1'b0;
    assign proc_68_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_68[0] = dl_detect_out ? proc_dep_vld_vec_68_reg[0] : (proc_68_data_FIFO_blk[0] | proc_68_data_PIPO_blk[0] | proc_68_start_FIFO_blk[0] | proc_68_TLF_FIFO_blk[0] | proc_68_input_sync_blk[0] | proc_68_output_sync_blk[0]);
    assign proc_68_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_8_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_blk_n);
    assign proc_68_data_PIPO_blk[1] = 1'b0;
    assign proc_68_start_FIFO_blk[1] = 1'b0;
    assign proc_68_TLF_FIFO_blk[1] = 1'b0;
    assign proc_68_input_sync_blk[1] = 1'b0;
    assign proc_68_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_68[1] = dl_detect_out ? proc_dep_vld_vec_68_reg[1] : (proc_68_data_FIFO_blk[1] | proc_68_data_PIPO_blk[1] | proc_68_start_FIFO_blk[1] | proc_68_TLF_FIFO_blk[1] | proc_68_input_sync_blk[1] | proc_68_output_sync_blk[1]);
    assign proc_68_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_8_x0_U0.fifo_C_drain_PE_3_0_x086_blk_n);
    assign proc_68_data_PIPO_blk[2] = 1'b0;
    assign proc_68_start_FIFO_blk[2] = 1'b0;
    assign proc_68_TLF_FIFO_blk[2] = 1'b0;
    assign proc_68_input_sync_blk[2] = 1'b0;
    assign proc_68_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_68[2] = dl_detect_out ? proc_dep_vld_vec_68_reg[2] : (proc_68_data_FIFO_blk[2] | proc_68_data_PIPO_blk[2] | proc_68_start_FIFO_blk[2] | proc_68_TLF_FIFO_blk[2] | proc_68_input_sync_blk[2] | proc_68_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_68_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_68_reg <= proc_dep_vld_vec_68;
        end
    end
    assign in_chan_dep_vld_vec_68[0] = dep_chan_vld_24_68;
    assign in_chan_dep_data_vec_68[176 : 0] = dep_chan_data_24_68;
    assign token_in_vec_68[0] = token_24_68;
    assign in_chan_dep_vld_vec_68[1] = dep_chan_vld_67_68;
    assign in_chan_dep_data_vec_68[353 : 177] = dep_chan_data_67_68;
    assign token_in_vec_68[1] = token_67_68;
    assign in_chan_dep_vld_vec_68[2] = dep_chan_vld_69_68;
    assign in_chan_dep_data_vec_68[530 : 354] = dep_chan_data_69_68;
    assign token_in_vec_68[2] = token_69_68;
    assign dep_chan_vld_68_67 = out_chan_dep_vld_vec_68[0];
    assign dep_chan_data_68_67 = out_chan_dep_data_68;
    assign token_68_67 = token_out_vec_68[0];
    assign dep_chan_vld_68_69 = out_chan_dep_vld_vec_68[1];
    assign dep_chan_data_68_69 = out_chan_dep_data_68;
    assign token_68_69 = token_out_vec_68[1];
    assign dep_chan_vld_68_24 = out_chan_dep_vld_vec_68[2];
    assign dep_chan_data_68_24 = out_chan_dep_data_68;
    assign token_68_24 = token_out_vec_68[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_9_x0_U0
    top_hls_deadlock_detect_unit #(177, 69, 3, 3) top_hls_deadlock_detect_unit_69 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_69),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_69),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_69),
        .token_in_vec(token_in_vec_69),
        .dl_detect_in(dl_detect_out),
        .origin(origin[69]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_69),
        .out_chan_dep_data(out_chan_dep_data_69),
        .token_out_vec(token_out_vec_69),
        .dl_detect_out(dl_in_vec[69]));

    assign proc_69_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_9_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_blk_n);
    assign proc_69_data_PIPO_blk[0] = 1'b0;
    assign proc_69_start_FIFO_blk[0] = 1'b0;
    assign proc_69_TLF_FIFO_blk[0] = 1'b0;
    assign proc_69_input_sync_blk[0] = 1'b0;
    assign proc_69_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_69[0] = dl_detect_out ? proc_dep_vld_vec_69_reg[0] : (proc_69_data_FIFO_blk[0] | proc_69_data_PIPO_blk[0] | proc_69_start_FIFO_blk[0] | proc_69_TLF_FIFO_blk[0] | proc_69_input_sync_blk[0] | proc_69_output_sync_blk[0]);
    assign proc_69_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_9_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_blk_n);
    assign proc_69_data_PIPO_blk[1] = 1'b0;
    assign proc_69_start_FIFO_blk[1] = 1'b0;
    assign proc_69_TLF_FIFO_blk[1] = 1'b0;
    assign proc_69_input_sync_blk[1] = 1'b0;
    assign proc_69_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_69[1] = dl_detect_out ? proc_dep_vld_vec_69_reg[1] : (proc_69_data_FIFO_blk[1] | proc_69_data_PIPO_blk[1] | proc_69_start_FIFO_blk[1] | proc_69_TLF_FIFO_blk[1] | proc_69_input_sync_blk[1] | proc_69_output_sync_blk[1]);
    assign proc_69_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_9_x0_U0.fifo_C_drain_PE_2_0_x085_blk_n);
    assign proc_69_data_PIPO_blk[2] = 1'b0;
    assign proc_69_start_FIFO_blk[2] = 1'b0;
    assign proc_69_TLF_FIFO_blk[2] = 1'b0;
    assign proc_69_input_sync_blk[2] = 1'b0;
    assign proc_69_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_69[2] = dl_detect_out ? proc_dep_vld_vec_69_reg[2] : (proc_69_data_FIFO_blk[2] | proc_69_data_PIPO_blk[2] | proc_69_start_FIFO_blk[2] | proc_69_TLF_FIFO_blk[2] | proc_69_input_sync_blk[2] | proc_69_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_69_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_69_reg <= proc_dep_vld_vec_69;
        end
    end
    assign in_chan_dep_vld_vec_69[0] = dep_chan_vld_22_69;
    assign in_chan_dep_data_vec_69[176 : 0] = dep_chan_data_22_69;
    assign token_in_vec_69[0] = token_22_69;
    assign in_chan_dep_vld_vec_69[1] = dep_chan_vld_68_69;
    assign in_chan_dep_data_vec_69[353 : 177] = dep_chan_data_68_69;
    assign token_in_vec_69[1] = token_68_69;
    assign in_chan_dep_vld_vec_69[2] = dep_chan_vld_70_69;
    assign in_chan_dep_data_vec_69[530 : 354] = dep_chan_data_70_69;
    assign token_in_vec_69[2] = token_70_69;
    assign dep_chan_vld_69_68 = out_chan_dep_vld_vec_69[0];
    assign dep_chan_data_69_68 = out_chan_dep_data_69;
    assign token_69_68 = token_out_vec_69[0];
    assign dep_chan_vld_69_70 = out_chan_dep_vld_vec_69[1];
    assign dep_chan_data_69_70 = out_chan_dep_data_69;
    assign token_69_70 = token_out_vec_69[1];
    assign dep_chan_vld_69_22 = out_chan_dep_vld_vec_69[2];
    assign dep_chan_data_69_22 = out_chan_dep_data_69;
    assign token_69_22 = token_out_vec_69[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_10_x0_U0
    top_hls_deadlock_detect_unit #(177, 70, 3, 3) top_hls_deadlock_detect_unit_70 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_70),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_70),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_70),
        .token_in_vec(token_in_vec_70),
        .dl_detect_in(dl_detect_out),
        .origin(origin[70]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_70),
        .out_chan_dep_data(out_chan_dep_data_70),
        .token_out_vec(token_out_vec_70),
        .dl_detect_out(dl_in_vec[70]));

    assign proc_70_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_10_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_blk_n);
    assign proc_70_data_PIPO_blk[0] = 1'b0;
    assign proc_70_start_FIFO_blk[0] = 1'b0;
    assign proc_70_TLF_FIFO_blk[0] = 1'b0;
    assign proc_70_input_sync_blk[0] = 1'b0;
    assign proc_70_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_70[0] = dl_detect_out ? proc_dep_vld_vec_70_reg[0] : (proc_70_data_FIFO_blk[0] | proc_70_data_PIPO_blk[0] | proc_70_start_FIFO_blk[0] | proc_70_TLF_FIFO_blk[0] | proc_70_input_sync_blk[0] | proc_70_output_sync_blk[0]);
    assign proc_70_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_10_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_blk_n);
    assign proc_70_data_PIPO_blk[1] = 1'b0;
    assign proc_70_start_FIFO_blk[1] = 1'b0;
    assign proc_70_TLF_FIFO_blk[1] = 1'b0;
    assign proc_70_input_sync_blk[1] = 1'b0;
    assign proc_70_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_70[1] = dl_detect_out ? proc_dep_vld_vec_70_reg[1] : (proc_70_data_FIFO_blk[1] | proc_70_data_PIPO_blk[1] | proc_70_start_FIFO_blk[1] | proc_70_TLF_FIFO_blk[1] | proc_70_input_sync_blk[1] | proc_70_output_sync_blk[1]);
    assign proc_70_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_10_x0_U0.fifo_C_drain_PE_1_0_x084_blk_n);
    assign proc_70_data_PIPO_blk[2] = 1'b0;
    assign proc_70_start_FIFO_blk[2] = 1'b0;
    assign proc_70_TLF_FIFO_blk[2] = 1'b0;
    assign proc_70_input_sync_blk[2] = 1'b0;
    assign proc_70_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_70[2] = dl_detect_out ? proc_dep_vld_vec_70_reg[2] : (proc_70_data_FIFO_blk[2] | proc_70_data_PIPO_blk[2] | proc_70_start_FIFO_blk[2] | proc_70_TLF_FIFO_blk[2] | proc_70_input_sync_blk[2] | proc_70_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_70_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_70_reg <= proc_dep_vld_vec_70;
        end
    end
    assign in_chan_dep_vld_vec_70[0] = dep_chan_vld_20_70;
    assign in_chan_dep_data_vec_70[176 : 0] = dep_chan_data_20_70;
    assign token_in_vec_70[0] = token_20_70;
    assign in_chan_dep_vld_vec_70[1] = dep_chan_vld_69_70;
    assign in_chan_dep_data_vec_70[353 : 177] = dep_chan_data_69_70;
    assign token_in_vec_70[1] = token_69_70;
    assign in_chan_dep_vld_vec_70[2] = dep_chan_vld_71_70;
    assign in_chan_dep_data_vec_70[530 : 354] = dep_chan_data_71_70;
    assign token_in_vec_70[2] = token_71_70;
    assign dep_chan_vld_70_69 = out_chan_dep_vld_vec_70[0];
    assign dep_chan_data_70_69 = out_chan_dep_data_70;
    assign token_70_69 = token_out_vec_70[0];
    assign dep_chan_vld_70_71 = out_chan_dep_vld_vec_70[1];
    assign dep_chan_data_70_71 = out_chan_dep_data_70;
    assign token_70_71 = token_out_vec_70[1];
    assign dep_chan_vld_70_20 = out_chan_dep_vld_vec_70[2];
    assign dep_chan_data_70_20 = out_chan_dep_data_70;
    assign token_70_20 = token_out_vec_70[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_11_x0_U0
    top_hls_deadlock_detect_unit #(177, 71, 3, 3) top_hls_deadlock_detect_unit_71 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_71),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_71),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_71),
        .token_in_vec(token_in_vec_71),
        .dl_detect_in(dl_detect_out),
        .origin(origin[71]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_71),
        .out_chan_dep_data(out_chan_dep_data_71),
        .token_out_vec(token_out_vec_71),
        .dl_detect_out(dl_in_vec[71]));

    assign proc_71_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_11_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_blk_n);
    assign proc_71_data_PIPO_blk[0] = 1'b0;
    assign proc_71_start_FIFO_blk[0] = 1'b0;
    assign proc_71_TLF_FIFO_blk[0] = 1'b0;
    assign proc_71_input_sync_blk[0] = 1'b0;
    assign proc_71_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_71[0] = dl_detect_out ? proc_dep_vld_vec_71_reg[0] : (proc_71_data_FIFO_blk[0] | proc_71_data_PIPO_blk[0] | proc_71_start_FIFO_blk[0] | proc_71_TLF_FIFO_blk[0] | proc_71_input_sync_blk[0] | proc_71_output_sync_blk[0]);
    assign proc_71_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_11_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_blk_n);
    assign proc_71_data_PIPO_blk[1] = 1'b0;
    assign proc_71_start_FIFO_blk[1] = 1'b0;
    assign proc_71_TLF_FIFO_blk[1] = 1'b0;
    assign proc_71_input_sync_blk[1] = 1'b0;
    assign proc_71_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_71[1] = dl_detect_out ? proc_dep_vld_vec_71_reg[1] : (proc_71_data_FIFO_blk[1] | proc_71_data_PIPO_blk[1] | proc_71_start_FIFO_blk[1] | proc_71_TLF_FIFO_blk[1] | proc_71_input_sync_blk[1] | proc_71_output_sync_blk[1]);
    assign proc_71_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_11_x0_U0.fifo_C_drain_PE_0_0_x083_blk_n);
    assign proc_71_data_PIPO_blk[2] = 1'b0;
    assign proc_71_start_FIFO_blk[2] = 1'b0;
    assign proc_71_TLF_FIFO_blk[2] = 1'b0;
    assign proc_71_input_sync_blk[2] = 1'b0;
    assign proc_71_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_71[2] = dl_detect_out ? proc_dep_vld_vec_71_reg[2] : (proc_71_data_FIFO_blk[2] | proc_71_data_PIPO_blk[2] | proc_71_start_FIFO_blk[2] | proc_71_TLF_FIFO_blk[2] | proc_71_input_sync_blk[2] | proc_71_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_71_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_71_reg <= proc_dep_vld_vec_71;
        end
    end
    assign in_chan_dep_vld_vec_71[0] = dep_chan_vld_18_71;
    assign in_chan_dep_data_vec_71[176 : 0] = dep_chan_data_18_71;
    assign token_in_vec_71[0] = token_18_71;
    assign in_chan_dep_vld_vec_71[1] = dep_chan_vld_70_71;
    assign in_chan_dep_data_vec_71[353 : 177] = dep_chan_data_70_71;
    assign token_in_vec_71[1] = token_70_71;
    assign in_chan_dep_vld_vec_71[2] = dep_chan_vld_86_71;
    assign in_chan_dep_data_vec_71[530 : 354] = dep_chan_data_86_71;
    assign token_in_vec_71[2] = token_86_71;
    assign dep_chan_vld_71_70 = out_chan_dep_vld_vec_71[0];
    assign dep_chan_data_71_70 = out_chan_dep_data_71;
    assign token_71_70 = token_out_vec_71[0];
    assign dep_chan_vld_71_86 = out_chan_dep_vld_vec_71[1];
    assign dep_chan_data_71_86 = out_chan_dep_data_71;
    assign token_71_86 = token_out_vec_71[1];
    assign dep_chan_vld_71_18 = out_chan_dep_vld_vec_71[2];
    assign dep_chan_data_71_18 = out_chan_dep_data_71;
    assign token_71_18 = token_out_vec_71[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_boundary_1_x0_U0
    top_hls_deadlock_detect_unit #(177, 72, 2, 2) top_hls_deadlock_detect_unit_72 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_72),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_72),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_72),
        .token_in_vec(token_in_vec_72),
        .dl_detect_in(dl_detect_out),
        .origin(origin[72]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_72),
        .out_chan_dep_data(out_chan_dep_data_72),
        .token_out_vec(token_out_vec_72),
        .dl_detect_out(dl_in_vec[72]));

    assign proc_72_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_boundary_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_blk_n);
    assign proc_72_data_PIPO_blk[0] = 1'b0;
    assign proc_72_start_FIFO_blk[0] = 1'b0;
    assign proc_72_TLF_FIFO_blk[0] = 1'b0;
    assign proc_72_input_sync_blk[0] = 1'b0;
    assign proc_72_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_72[0] = dl_detect_out ? proc_dep_vld_vec_72_reg[0] : (proc_72_data_FIFO_blk[0] | proc_72_data_PIPO_blk[0] | proc_72_start_FIFO_blk[0] | proc_72_TLF_FIFO_blk[0] | proc_72_input_sync_blk[0] | proc_72_output_sync_blk[0]);
    assign proc_72_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_boundary_1_x0_U0.fifo_C_drain_PE_12_1_x0108_blk_n);
    assign proc_72_data_PIPO_blk[1] = 1'b0;
    assign proc_72_start_FIFO_blk[1] = 1'b0;
    assign proc_72_TLF_FIFO_blk[1] = 1'b0;
    assign proc_72_input_sync_blk[1] = 1'b0;
    assign proc_72_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_72[1] = dl_detect_out ? proc_dep_vld_vec_72_reg[1] : (proc_72_data_FIFO_blk[1] | proc_72_data_PIPO_blk[1] | proc_72_start_FIFO_blk[1] | proc_72_TLF_FIFO_blk[1] | proc_72_input_sync_blk[1] | proc_72_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_72_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_72_reg <= proc_dep_vld_vec_72;
        end
    end
    assign in_chan_dep_vld_vec_72[0] = dep_chan_vld_43_72;
    assign in_chan_dep_data_vec_72[176 : 0] = dep_chan_data_43_72;
    assign token_in_vec_72[0] = token_43_72;
    assign in_chan_dep_vld_vec_72[1] = dep_chan_vld_73_72;
    assign in_chan_dep_data_vec_72[353 : 177] = dep_chan_data_73_72;
    assign token_in_vec_72[1] = token_73_72;
    assign dep_chan_vld_72_73 = out_chan_dep_vld_vec_72[0];
    assign dep_chan_data_72_73 = out_chan_dep_data_72;
    assign token_72_73 = token_out_vec_72[0];
    assign dep_chan_vld_72_43 = out_chan_dep_vld_vec_72[1];
    assign dep_chan_data_72_43 = out_chan_dep_data_72;
    assign token_72_43 = token_out_vec_72[1];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_12_x0_U0
    top_hls_deadlock_detect_unit #(177, 73, 3, 3) top_hls_deadlock_detect_unit_73 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_73),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_73),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_73),
        .token_in_vec(token_in_vec_73),
        .dl_detect_in(dl_detect_out),
        .origin(origin[73]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_73),
        .out_chan_dep_data(out_chan_dep_data_73),
        .token_out_vec(token_out_vec_73),
        .dl_detect_out(dl_in_vec[73]));

    assign proc_73_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_12_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_blk_n);
    assign proc_73_data_PIPO_blk[0] = 1'b0;
    assign proc_73_start_FIFO_blk[0] = 1'b0;
    assign proc_73_TLF_FIFO_blk[0] = 1'b0;
    assign proc_73_input_sync_blk[0] = 1'b0;
    assign proc_73_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_73[0] = dl_detect_out ? proc_dep_vld_vec_73_reg[0] : (proc_73_data_FIFO_blk[0] | proc_73_data_PIPO_blk[0] | proc_73_start_FIFO_blk[0] | proc_73_TLF_FIFO_blk[0] | proc_73_input_sync_blk[0] | proc_73_output_sync_blk[0]);
    assign proc_73_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_12_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_blk_n);
    assign proc_73_data_PIPO_blk[1] = 1'b0;
    assign proc_73_start_FIFO_blk[1] = 1'b0;
    assign proc_73_TLF_FIFO_blk[1] = 1'b0;
    assign proc_73_input_sync_blk[1] = 1'b0;
    assign proc_73_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_73[1] = dl_detect_out ? proc_dep_vld_vec_73_reg[1] : (proc_73_data_FIFO_blk[1] | proc_73_data_PIPO_blk[1] | proc_73_start_FIFO_blk[1] | proc_73_TLF_FIFO_blk[1] | proc_73_input_sync_blk[1] | proc_73_output_sync_blk[1]);
    assign proc_73_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_12_x0_U0.fifo_C_drain_PE_11_1_x0107_blk_n);
    assign proc_73_data_PIPO_blk[2] = 1'b0;
    assign proc_73_start_FIFO_blk[2] = 1'b0;
    assign proc_73_TLF_FIFO_blk[2] = 1'b0;
    assign proc_73_input_sync_blk[2] = 1'b0;
    assign proc_73_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_73[2] = dl_detect_out ? proc_dep_vld_vec_73_reg[2] : (proc_73_data_FIFO_blk[2] | proc_73_data_PIPO_blk[2] | proc_73_start_FIFO_blk[2] | proc_73_TLF_FIFO_blk[2] | proc_73_input_sync_blk[2] | proc_73_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_73_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_73_reg <= proc_dep_vld_vec_73;
        end
    end
    assign in_chan_dep_vld_vec_73[0] = dep_chan_vld_41_73;
    assign in_chan_dep_data_vec_73[176 : 0] = dep_chan_data_41_73;
    assign token_in_vec_73[0] = token_41_73;
    assign in_chan_dep_vld_vec_73[1] = dep_chan_vld_72_73;
    assign in_chan_dep_data_vec_73[353 : 177] = dep_chan_data_72_73;
    assign token_in_vec_73[1] = token_72_73;
    assign in_chan_dep_vld_vec_73[2] = dep_chan_vld_74_73;
    assign in_chan_dep_data_vec_73[530 : 354] = dep_chan_data_74_73;
    assign token_in_vec_73[2] = token_74_73;
    assign dep_chan_vld_73_72 = out_chan_dep_vld_vec_73[0];
    assign dep_chan_data_73_72 = out_chan_dep_data_73;
    assign token_73_72 = token_out_vec_73[0];
    assign dep_chan_vld_73_74 = out_chan_dep_vld_vec_73[1];
    assign dep_chan_data_73_74 = out_chan_dep_data_73;
    assign token_73_74 = token_out_vec_73[1];
    assign dep_chan_vld_73_41 = out_chan_dep_vld_vec_73[2];
    assign dep_chan_data_73_41 = out_chan_dep_data_73;
    assign token_73_41 = token_out_vec_73[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_13_x0_U0
    top_hls_deadlock_detect_unit #(177, 74, 3, 3) top_hls_deadlock_detect_unit_74 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_74),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_74),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_74),
        .token_in_vec(token_in_vec_74),
        .dl_detect_in(dl_detect_out),
        .origin(origin[74]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_74),
        .out_chan_dep_data(out_chan_dep_data_74),
        .token_out_vec(token_out_vec_74),
        .dl_detect_out(dl_in_vec[74]));

    assign proc_74_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_13_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_blk_n);
    assign proc_74_data_PIPO_blk[0] = 1'b0;
    assign proc_74_start_FIFO_blk[0] = 1'b0;
    assign proc_74_TLF_FIFO_blk[0] = 1'b0;
    assign proc_74_input_sync_blk[0] = 1'b0;
    assign proc_74_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_74[0] = dl_detect_out ? proc_dep_vld_vec_74_reg[0] : (proc_74_data_FIFO_blk[0] | proc_74_data_PIPO_blk[0] | proc_74_start_FIFO_blk[0] | proc_74_TLF_FIFO_blk[0] | proc_74_input_sync_blk[0] | proc_74_output_sync_blk[0]);
    assign proc_74_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_13_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_blk_n);
    assign proc_74_data_PIPO_blk[1] = 1'b0;
    assign proc_74_start_FIFO_blk[1] = 1'b0;
    assign proc_74_TLF_FIFO_blk[1] = 1'b0;
    assign proc_74_input_sync_blk[1] = 1'b0;
    assign proc_74_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_74[1] = dl_detect_out ? proc_dep_vld_vec_74_reg[1] : (proc_74_data_FIFO_blk[1] | proc_74_data_PIPO_blk[1] | proc_74_start_FIFO_blk[1] | proc_74_TLF_FIFO_blk[1] | proc_74_input_sync_blk[1] | proc_74_output_sync_blk[1]);
    assign proc_74_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_13_x0_U0.fifo_C_drain_PE_10_1_x0106_blk_n);
    assign proc_74_data_PIPO_blk[2] = 1'b0;
    assign proc_74_start_FIFO_blk[2] = 1'b0;
    assign proc_74_TLF_FIFO_blk[2] = 1'b0;
    assign proc_74_input_sync_blk[2] = 1'b0;
    assign proc_74_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_74[2] = dl_detect_out ? proc_dep_vld_vec_74_reg[2] : (proc_74_data_FIFO_blk[2] | proc_74_data_PIPO_blk[2] | proc_74_start_FIFO_blk[2] | proc_74_TLF_FIFO_blk[2] | proc_74_input_sync_blk[2] | proc_74_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_74_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_74_reg <= proc_dep_vld_vec_74;
        end
    end
    assign in_chan_dep_vld_vec_74[0] = dep_chan_vld_39_74;
    assign in_chan_dep_data_vec_74[176 : 0] = dep_chan_data_39_74;
    assign token_in_vec_74[0] = token_39_74;
    assign in_chan_dep_vld_vec_74[1] = dep_chan_vld_73_74;
    assign in_chan_dep_data_vec_74[353 : 177] = dep_chan_data_73_74;
    assign token_in_vec_74[1] = token_73_74;
    assign in_chan_dep_vld_vec_74[2] = dep_chan_vld_75_74;
    assign in_chan_dep_data_vec_74[530 : 354] = dep_chan_data_75_74;
    assign token_in_vec_74[2] = token_75_74;
    assign dep_chan_vld_74_73 = out_chan_dep_vld_vec_74[0];
    assign dep_chan_data_74_73 = out_chan_dep_data_74;
    assign token_74_73 = token_out_vec_74[0];
    assign dep_chan_vld_74_75 = out_chan_dep_vld_vec_74[1];
    assign dep_chan_data_74_75 = out_chan_dep_data_74;
    assign token_74_75 = token_out_vec_74[1];
    assign dep_chan_vld_74_39 = out_chan_dep_vld_vec_74[2];
    assign dep_chan_data_74_39 = out_chan_dep_data_74;
    assign token_74_39 = token_out_vec_74[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_14_x0_U0
    top_hls_deadlock_detect_unit #(177, 75, 3, 3) top_hls_deadlock_detect_unit_75 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_75),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_75),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_75),
        .token_in_vec(token_in_vec_75),
        .dl_detect_in(dl_detect_out),
        .origin(origin[75]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_75),
        .out_chan_dep_data(out_chan_dep_data_75),
        .token_out_vec(token_out_vec_75),
        .dl_detect_out(dl_in_vec[75]));

    assign proc_75_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_14_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_blk_n);
    assign proc_75_data_PIPO_blk[0] = 1'b0;
    assign proc_75_start_FIFO_blk[0] = 1'b0;
    assign proc_75_TLF_FIFO_blk[0] = 1'b0;
    assign proc_75_input_sync_blk[0] = 1'b0;
    assign proc_75_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_75[0] = dl_detect_out ? proc_dep_vld_vec_75_reg[0] : (proc_75_data_FIFO_blk[0] | proc_75_data_PIPO_blk[0] | proc_75_start_FIFO_blk[0] | proc_75_TLF_FIFO_blk[0] | proc_75_input_sync_blk[0] | proc_75_output_sync_blk[0]);
    assign proc_75_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_14_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_blk_n);
    assign proc_75_data_PIPO_blk[1] = 1'b0;
    assign proc_75_start_FIFO_blk[1] = 1'b0;
    assign proc_75_TLF_FIFO_blk[1] = 1'b0;
    assign proc_75_input_sync_blk[1] = 1'b0;
    assign proc_75_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_75[1] = dl_detect_out ? proc_dep_vld_vec_75_reg[1] : (proc_75_data_FIFO_blk[1] | proc_75_data_PIPO_blk[1] | proc_75_start_FIFO_blk[1] | proc_75_TLF_FIFO_blk[1] | proc_75_input_sync_blk[1] | proc_75_output_sync_blk[1]);
    assign proc_75_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_14_x0_U0.fifo_C_drain_PE_9_1_x0105_blk_n);
    assign proc_75_data_PIPO_blk[2] = 1'b0;
    assign proc_75_start_FIFO_blk[2] = 1'b0;
    assign proc_75_TLF_FIFO_blk[2] = 1'b0;
    assign proc_75_input_sync_blk[2] = 1'b0;
    assign proc_75_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_75[2] = dl_detect_out ? proc_dep_vld_vec_75_reg[2] : (proc_75_data_FIFO_blk[2] | proc_75_data_PIPO_blk[2] | proc_75_start_FIFO_blk[2] | proc_75_TLF_FIFO_blk[2] | proc_75_input_sync_blk[2] | proc_75_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_75_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_75_reg <= proc_dep_vld_vec_75;
        end
    end
    assign in_chan_dep_vld_vec_75[0] = dep_chan_vld_37_75;
    assign in_chan_dep_data_vec_75[176 : 0] = dep_chan_data_37_75;
    assign token_in_vec_75[0] = token_37_75;
    assign in_chan_dep_vld_vec_75[1] = dep_chan_vld_74_75;
    assign in_chan_dep_data_vec_75[353 : 177] = dep_chan_data_74_75;
    assign token_in_vec_75[1] = token_74_75;
    assign in_chan_dep_vld_vec_75[2] = dep_chan_vld_76_75;
    assign in_chan_dep_data_vec_75[530 : 354] = dep_chan_data_76_75;
    assign token_in_vec_75[2] = token_76_75;
    assign dep_chan_vld_75_74 = out_chan_dep_vld_vec_75[0];
    assign dep_chan_data_75_74 = out_chan_dep_data_75;
    assign token_75_74 = token_out_vec_75[0];
    assign dep_chan_vld_75_76 = out_chan_dep_vld_vec_75[1];
    assign dep_chan_data_75_76 = out_chan_dep_data_75;
    assign token_75_76 = token_out_vec_75[1];
    assign dep_chan_vld_75_37 = out_chan_dep_vld_vec_75[2];
    assign dep_chan_data_75_37 = out_chan_dep_data_75;
    assign token_75_37 = token_out_vec_75[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_15_x0_U0
    top_hls_deadlock_detect_unit #(177, 76, 3, 3) top_hls_deadlock_detect_unit_76 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_76),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_76),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_76),
        .token_in_vec(token_in_vec_76),
        .dl_detect_in(dl_detect_out),
        .origin(origin[76]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_76),
        .out_chan_dep_data(out_chan_dep_data_76),
        .token_out_vec(token_out_vec_76),
        .dl_detect_out(dl_in_vec[76]));

    assign proc_76_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_15_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_blk_n);
    assign proc_76_data_PIPO_blk[0] = 1'b0;
    assign proc_76_start_FIFO_blk[0] = 1'b0;
    assign proc_76_TLF_FIFO_blk[0] = 1'b0;
    assign proc_76_input_sync_blk[0] = 1'b0;
    assign proc_76_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_76[0] = dl_detect_out ? proc_dep_vld_vec_76_reg[0] : (proc_76_data_FIFO_blk[0] | proc_76_data_PIPO_blk[0] | proc_76_start_FIFO_blk[0] | proc_76_TLF_FIFO_blk[0] | proc_76_input_sync_blk[0] | proc_76_output_sync_blk[0]);
    assign proc_76_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_15_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_blk_n);
    assign proc_76_data_PIPO_blk[1] = 1'b0;
    assign proc_76_start_FIFO_blk[1] = 1'b0;
    assign proc_76_TLF_FIFO_blk[1] = 1'b0;
    assign proc_76_input_sync_blk[1] = 1'b0;
    assign proc_76_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_76[1] = dl_detect_out ? proc_dep_vld_vec_76_reg[1] : (proc_76_data_FIFO_blk[1] | proc_76_data_PIPO_blk[1] | proc_76_start_FIFO_blk[1] | proc_76_TLF_FIFO_blk[1] | proc_76_input_sync_blk[1] | proc_76_output_sync_blk[1]);
    assign proc_76_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_15_x0_U0.fifo_C_drain_PE_8_1_x0104_blk_n);
    assign proc_76_data_PIPO_blk[2] = 1'b0;
    assign proc_76_start_FIFO_blk[2] = 1'b0;
    assign proc_76_TLF_FIFO_blk[2] = 1'b0;
    assign proc_76_input_sync_blk[2] = 1'b0;
    assign proc_76_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_76[2] = dl_detect_out ? proc_dep_vld_vec_76_reg[2] : (proc_76_data_FIFO_blk[2] | proc_76_data_PIPO_blk[2] | proc_76_start_FIFO_blk[2] | proc_76_TLF_FIFO_blk[2] | proc_76_input_sync_blk[2] | proc_76_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_76_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_76_reg <= proc_dep_vld_vec_76;
        end
    end
    assign in_chan_dep_vld_vec_76[0] = dep_chan_vld_35_76;
    assign in_chan_dep_data_vec_76[176 : 0] = dep_chan_data_35_76;
    assign token_in_vec_76[0] = token_35_76;
    assign in_chan_dep_vld_vec_76[1] = dep_chan_vld_75_76;
    assign in_chan_dep_data_vec_76[353 : 177] = dep_chan_data_75_76;
    assign token_in_vec_76[1] = token_75_76;
    assign in_chan_dep_vld_vec_76[2] = dep_chan_vld_77_76;
    assign in_chan_dep_data_vec_76[530 : 354] = dep_chan_data_77_76;
    assign token_in_vec_76[2] = token_77_76;
    assign dep_chan_vld_76_75 = out_chan_dep_vld_vec_76[0];
    assign dep_chan_data_76_75 = out_chan_dep_data_76;
    assign token_76_75 = token_out_vec_76[0];
    assign dep_chan_vld_76_77 = out_chan_dep_vld_vec_76[1];
    assign dep_chan_data_76_77 = out_chan_dep_data_76;
    assign token_76_77 = token_out_vec_76[1];
    assign dep_chan_vld_76_35 = out_chan_dep_vld_vec_76[2];
    assign dep_chan_data_76_35 = out_chan_dep_data_76;
    assign token_76_35 = token_out_vec_76[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_16_x0_U0
    top_hls_deadlock_detect_unit #(177, 77, 3, 3) top_hls_deadlock_detect_unit_77 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_77),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_77),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_77),
        .token_in_vec(token_in_vec_77),
        .dl_detect_in(dl_detect_out),
        .origin(origin[77]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_77),
        .out_chan_dep_data(out_chan_dep_data_77),
        .token_out_vec(token_out_vec_77),
        .dl_detect_out(dl_in_vec[77]));

    assign proc_77_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_16_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_blk_n);
    assign proc_77_data_PIPO_blk[0] = 1'b0;
    assign proc_77_start_FIFO_blk[0] = 1'b0;
    assign proc_77_TLF_FIFO_blk[0] = 1'b0;
    assign proc_77_input_sync_blk[0] = 1'b0;
    assign proc_77_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_77[0] = dl_detect_out ? proc_dep_vld_vec_77_reg[0] : (proc_77_data_FIFO_blk[0] | proc_77_data_PIPO_blk[0] | proc_77_start_FIFO_blk[0] | proc_77_TLF_FIFO_blk[0] | proc_77_input_sync_blk[0] | proc_77_output_sync_blk[0]);
    assign proc_77_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_16_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_blk_n);
    assign proc_77_data_PIPO_blk[1] = 1'b0;
    assign proc_77_start_FIFO_blk[1] = 1'b0;
    assign proc_77_TLF_FIFO_blk[1] = 1'b0;
    assign proc_77_input_sync_blk[1] = 1'b0;
    assign proc_77_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_77[1] = dl_detect_out ? proc_dep_vld_vec_77_reg[1] : (proc_77_data_FIFO_blk[1] | proc_77_data_PIPO_blk[1] | proc_77_start_FIFO_blk[1] | proc_77_TLF_FIFO_blk[1] | proc_77_input_sync_blk[1] | proc_77_output_sync_blk[1]);
    assign proc_77_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_16_x0_U0.fifo_C_drain_PE_7_1_x0103_blk_n);
    assign proc_77_data_PIPO_blk[2] = 1'b0;
    assign proc_77_start_FIFO_blk[2] = 1'b0;
    assign proc_77_TLF_FIFO_blk[2] = 1'b0;
    assign proc_77_input_sync_blk[2] = 1'b0;
    assign proc_77_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_77[2] = dl_detect_out ? proc_dep_vld_vec_77_reg[2] : (proc_77_data_FIFO_blk[2] | proc_77_data_PIPO_blk[2] | proc_77_start_FIFO_blk[2] | proc_77_TLF_FIFO_blk[2] | proc_77_input_sync_blk[2] | proc_77_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_77_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_77_reg <= proc_dep_vld_vec_77;
        end
    end
    assign in_chan_dep_vld_vec_77[0] = dep_chan_vld_33_77;
    assign in_chan_dep_data_vec_77[176 : 0] = dep_chan_data_33_77;
    assign token_in_vec_77[0] = token_33_77;
    assign in_chan_dep_vld_vec_77[1] = dep_chan_vld_76_77;
    assign in_chan_dep_data_vec_77[353 : 177] = dep_chan_data_76_77;
    assign token_in_vec_77[1] = token_76_77;
    assign in_chan_dep_vld_vec_77[2] = dep_chan_vld_78_77;
    assign in_chan_dep_data_vec_77[530 : 354] = dep_chan_data_78_77;
    assign token_in_vec_77[2] = token_78_77;
    assign dep_chan_vld_77_76 = out_chan_dep_vld_vec_77[0];
    assign dep_chan_data_77_76 = out_chan_dep_data_77;
    assign token_77_76 = token_out_vec_77[0];
    assign dep_chan_vld_77_78 = out_chan_dep_vld_vec_77[1];
    assign dep_chan_data_77_78 = out_chan_dep_data_77;
    assign token_77_78 = token_out_vec_77[1];
    assign dep_chan_vld_77_33 = out_chan_dep_vld_vec_77[2];
    assign dep_chan_data_77_33 = out_chan_dep_data_77;
    assign token_77_33 = token_out_vec_77[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_17_x0_U0
    top_hls_deadlock_detect_unit #(177, 78, 3, 3) top_hls_deadlock_detect_unit_78 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_78),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_78),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_78),
        .token_in_vec(token_in_vec_78),
        .dl_detect_in(dl_detect_out),
        .origin(origin[78]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_78),
        .out_chan_dep_data(out_chan_dep_data_78),
        .token_out_vec(token_out_vec_78),
        .dl_detect_out(dl_in_vec[78]));

    assign proc_78_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_17_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_blk_n);
    assign proc_78_data_PIPO_blk[0] = 1'b0;
    assign proc_78_start_FIFO_blk[0] = 1'b0;
    assign proc_78_TLF_FIFO_blk[0] = 1'b0;
    assign proc_78_input_sync_blk[0] = 1'b0;
    assign proc_78_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_78[0] = dl_detect_out ? proc_dep_vld_vec_78_reg[0] : (proc_78_data_FIFO_blk[0] | proc_78_data_PIPO_blk[0] | proc_78_start_FIFO_blk[0] | proc_78_TLF_FIFO_blk[0] | proc_78_input_sync_blk[0] | proc_78_output_sync_blk[0]);
    assign proc_78_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_17_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_blk_n);
    assign proc_78_data_PIPO_blk[1] = 1'b0;
    assign proc_78_start_FIFO_blk[1] = 1'b0;
    assign proc_78_TLF_FIFO_blk[1] = 1'b0;
    assign proc_78_input_sync_blk[1] = 1'b0;
    assign proc_78_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_78[1] = dl_detect_out ? proc_dep_vld_vec_78_reg[1] : (proc_78_data_FIFO_blk[1] | proc_78_data_PIPO_blk[1] | proc_78_start_FIFO_blk[1] | proc_78_TLF_FIFO_blk[1] | proc_78_input_sync_blk[1] | proc_78_output_sync_blk[1]);
    assign proc_78_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_17_x0_U0.fifo_C_drain_PE_6_1_x0102_blk_n);
    assign proc_78_data_PIPO_blk[2] = 1'b0;
    assign proc_78_start_FIFO_blk[2] = 1'b0;
    assign proc_78_TLF_FIFO_blk[2] = 1'b0;
    assign proc_78_input_sync_blk[2] = 1'b0;
    assign proc_78_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_78[2] = dl_detect_out ? proc_dep_vld_vec_78_reg[2] : (proc_78_data_FIFO_blk[2] | proc_78_data_PIPO_blk[2] | proc_78_start_FIFO_blk[2] | proc_78_TLF_FIFO_blk[2] | proc_78_input_sync_blk[2] | proc_78_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_78_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_78_reg <= proc_dep_vld_vec_78;
        end
    end
    assign in_chan_dep_vld_vec_78[0] = dep_chan_vld_31_78;
    assign in_chan_dep_data_vec_78[176 : 0] = dep_chan_data_31_78;
    assign token_in_vec_78[0] = token_31_78;
    assign in_chan_dep_vld_vec_78[1] = dep_chan_vld_77_78;
    assign in_chan_dep_data_vec_78[353 : 177] = dep_chan_data_77_78;
    assign token_in_vec_78[1] = token_77_78;
    assign in_chan_dep_vld_vec_78[2] = dep_chan_vld_79_78;
    assign in_chan_dep_data_vec_78[530 : 354] = dep_chan_data_79_78;
    assign token_in_vec_78[2] = token_79_78;
    assign dep_chan_vld_78_77 = out_chan_dep_vld_vec_78[0];
    assign dep_chan_data_78_77 = out_chan_dep_data_78;
    assign token_78_77 = token_out_vec_78[0];
    assign dep_chan_vld_78_79 = out_chan_dep_vld_vec_78[1];
    assign dep_chan_data_78_79 = out_chan_dep_data_78;
    assign token_78_79 = token_out_vec_78[1];
    assign dep_chan_vld_78_31 = out_chan_dep_vld_vec_78[2];
    assign dep_chan_data_78_31 = out_chan_dep_data_78;
    assign token_78_31 = token_out_vec_78[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_18_x0_U0
    top_hls_deadlock_detect_unit #(177, 79, 3, 3) top_hls_deadlock_detect_unit_79 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_79),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_79),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_79),
        .token_in_vec(token_in_vec_79),
        .dl_detect_in(dl_detect_out),
        .origin(origin[79]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_79),
        .out_chan_dep_data(out_chan_dep_data_79),
        .token_out_vec(token_out_vec_79),
        .dl_detect_out(dl_in_vec[79]));

    assign proc_79_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_18_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_blk_n);
    assign proc_79_data_PIPO_blk[0] = 1'b0;
    assign proc_79_start_FIFO_blk[0] = 1'b0;
    assign proc_79_TLF_FIFO_blk[0] = 1'b0;
    assign proc_79_input_sync_blk[0] = 1'b0;
    assign proc_79_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_79[0] = dl_detect_out ? proc_dep_vld_vec_79_reg[0] : (proc_79_data_FIFO_blk[0] | proc_79_data_PIPO_blk[0] | proc_79_start_FIFO_blk[0] | proc_79_TLF_FIFO_blk[0] | proc_79_input_sync_blk[0] | proc_79_output_sync_blk[0]);
    assign proc_79_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_18_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_blk_n);
    assign proc_79_data_PIPO_blk[1] = 1'b0;
    assign proc_79_start_FIFO_blk[1] = 1'b0;
    assign proc_79_TLF_FIFO_blk[1] = 1'b0;
    assign proc_79_input_sync_blk[1] = 1'b0;
    assign proc_79_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_79[1] = dl_detect_out ? proc_dep_vld_vec_79_reg[1] : (proc_79_data_FIFO_blk[1] | proc_79_data_PIPO_blk[1] | proc_79_start_FIFO_blk[1] | proc_79_TLF_FIFO_blk[1] | proc_79_input_sync_blk[1] | proc_79_output_sync_blk[1]);
    assign proc_79_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_18_x0_U0.fifo_C_drain_PE_5_1_x0101_blk_n);
    assign proc_79_data_PIPO_blk[2] = 1'b0;
    assign proc_79_start_FIFO_blk[2] = 1'b0;
    assign proc_79_TLF_FIFO_blk[2] = 1'b0;
    assign proc_79_input_sync_blk[2] = 1'b0;
    assign proc_79_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_79[2] = dl_detect_out ? proc_dep_vld_vec_79_reg[2] : (proc_79_data_FIFO_blk[2] | proc_79_data_PIPO_blk[2] | proc_79_start_FIFO_blk[2] | proc_79_TLF_FIFO_blk[2] | proc_79_input_sync_blk[2] | proc_79_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_79_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_79_reg <= proc_dep_vld_vec_79;
        end
    end
    assign in_chan_dep_vld_vec_79[0] = dep_chan_vld_29_79;
    assign in_chan_dep_data_vec_79[176 : 0] = dep_chan_data_29_79;
    assign token_in_vec_79[0] = token_29_79;
    assign in_chan_dep_vld_vec_79[1] = dep_chan_vld_78_79;
    assign in_chan_dep_data_vec_79[353 : 177] = dep_chan_data_78_79;
    assign token_in_vec_79[1] = token_78_79;
    assign in_chan_dep_vld_vec_79[2] = dep_chan_vld_80_79;
    assign in_chan_dep_data_vec_79[530 : 354] = dep_chan_data_80_79;
    assign token_in_vec_79[2] = token_80_79;
    assign dep_chan_vld_79_78 = out_chan_dep_vld_vec_79[0];
    assign dep_chan_data_79_78 = out_chan_dep_data_79;
    assign token_79_78 = token_out_vec_79[0];
    assign dep_chan_vld_79_80 = out_chan_dep_vld_vec_79[1];
    assign dep_chan_data_79_80 = out_chan_dep_data_79;
    assign token_79_80 = token_out_vec_79[1];
    assign dep_chan_vld_79_29 = out_chan_dep_vld_vec_79[2];
    assign dep_chan_data_79_29 = out_chan_dep_data_79;
    assign token_79_29 = token_out_vec_79[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_19_x0_U0
    top_hls_deadlock_detect_unit #(177, 80, 3, 3) top_hls_deadlock_detect_unit_80 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_80),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_80),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_80),
        .token_in_vec(token_in_vec_80),
        .dl_detect_in(dl_detect_out),
        .origin(origin[80]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_80),
        .out_chan_dep_data(out_chan_dep_data_80),
        .token_out_vec(token_out_vec_80),
        .dl_detect_out(dl_in_vec[80]));

    assign proc_80_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_19_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_blk_n);
    assign proc_80_data_PIPO_blk[0] = 1'b0;
    assign proc_80_start_FIFO_blk[0] = 1'b0;
    assign proc_80_TLF_FIFO_blk[0] = 1'b0;
    assign proc_80_input_sync_blk[0] = 1'b0;
    assign proc_80_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_80[0] = dl_detect_out ? proc_dep_vld_vec_80_reg[0] : (proc_80_data_FIFO_blk[0] | proc_80_data_PIPO_blk[0] | proc_80_start_FIFO_blk[0] | proc_80_TLF_FIFO_blk[0] | proc_80_input_sync_blk[0] | proc_80_output_sync_blk[0]);
    assign proc_80_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_19_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_blk_n);
    assign proc_80_data_PIPO_blk[1] = 1'b0;
    assign proc_80_start_FIFO_blk[1] = 1'b0;
    assign proc_80_TLF_FIFO_blk[1] = 1'b0;
    assign proc_80_input_sync_blk[1] = 1'b0;
    assign proc_80_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_80[1] = dl_detect_out ? proc_dep_vld_vec_80_reg[1] : (proc_80_data_FIFO_blk[1] | proc_80_data_PIPO_blk[1] | proc_80_start_FIFO_blk[1] | proc_80_TLF_FIFO_blk[1] | proc_80_input_sync_blk[1] | proc_80_output_sync_blk[1]);
    assign proc_80_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_19_x0_U0.fifo_C_drain_PE_4_1_x0100_blk_n);
    assign proc_80_data_PIPO_blk[2] = 1'b0;
    assign proc_80_start_FIFO_blk[2] = 1'b0;
    assign proc_80_TLF_FIFO_blk[2] = 1'b0;
    assign proc_80_input_sync_blk[2] = 1'b0;
    assign proc_80_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_80[2] = dl_detect_out ? proc_dep_vld_vec_80_reg[2] : (proc_80_data_FIFO_blk[2] | proc_80_data_PIPO_blk[2] | proc_80_start_FIFO_blk[2] | proc_80_TLF_FIFO_blk[2] | proc_80_input_sync_blk[2] | proc_80_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_80_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_80_reg <= proc_dep_vld_vec_80;
        end
    end
    assign in_chan_dep_vld_vec_80[0] = dep_chan_vld_27_80;
    assign in_chan_dep_data_vec_80[176 : 0] = dep_chan_data_27_80;
    assign token_in_vec_80[0] = token_27_80;
    assign in_chan_dep_vld_vec_80[1] = dep_chan_vld_79_80;
    assign in_chan_dep_data_vec_80[353 : 177] = dep_chan_data_79_80;
    assign token_in_vec_80[1] = token_79_80;
    assign in_chan_dep_vld_vec_80[2] = dep_chan_vld_81_80;
    assign in_chan_dep_data_vec_80[530 : 354] = dep_chan_data_81_80;
    assign token_in_vec_80[2] = token_81_80;
    assign dep_chan_vld_80_79 = out_chan_dep_vld_vec_80[0];
    assign dep_chan_data_80_79 = out_chan_dep_data_80;
    assign token_80_79 = token_out_vec_80[0];
    assign dep_chan_vld_80_81 = out_chan_dep_vld_vec_80[1];
    assign dep_chan_data_80_81 = out_chan_dep_data_80;
    assign token_80_81 = token_out_vec_80[1];
    assign dep_chan_vld_80_27 = out_chan_dep_vld_vec_80[2];
    assign dep_chan_data_80_27 = out_chan_dep_data_80;
    assign token_80_27 = token_out_vec_80[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_20_x0_U0
    top_hls_deadlock_detect_unit #(177, 81, 3, 3) top_hls_deadlock_detect_unit_81 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_81),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_81),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_81),
        .token_in_vec(token_in_vec_81),
        .dl_detect_in(dl_detect_out),
        .origin(origin[81]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_81),
        .out_chan_dep_data(out_chan_dep_data_81),
        .token_out_vec(token_out_vec_81),
        .dl_detect_out(dl_in_vec[81]));

    assign proc_81_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_20_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_blk_n);
    assign proc_81_data_PIPO_blk[0] = 1'b0;
    assign proc_81_start_FIFO_blk[0] = 1'b0;
    assign proc_81_TLF_FIFO_blk[0] = 1'b0;
    assign proc_81_input_sync_blk[0] = 1'b0;
    assign proc_81_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_81[0] = dl_detect_out ? proc_dep_vld_vec_81_reg[0] : (proc_81_data_FIFO_blk[0] | proc_81_data_PIPO_blk[0] | proc_81_start_FIFO_blk[0] | proc_81_TLF_FIFO_blk[0] | proc_81_input_sync_blk[0] | proc_81_output_sync_blk[0]);
    assign proc_81_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_20_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_blk_n);
    assign proc_81_data_PIPO_blk[1] = 1'b0;
    assign proc_81_start_FIFO_blk[1] = 1'b0;
    assign proc_81_TLF_FIFO_blk[1] = 1'b0;
    assign proc_81_input_sync_blk[1] = 1'b0;
    assign proc_81_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_81[1] = dl_detect_out ? proc_dep_vld_vec_81_reg[1] : (proc_81_data_FIFO_blk[1] | proc_81_data_PIPO_blk[1] | proc_81_start_FIFO_blk[1] | proc_81_TLF_FIFO_blk[1] | proc_81_input_sync_blk[1] | proc_81_output_sync_blk[1]);
    assign proc_81_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_20_x0_U0.fifo_C_drain_PE_3_1_x099_blk_n);
    assign proc_81_data_PIPO_blk[2] = 1'b0;
    assign proc_81_start_FIFO_blk[2] = 1'b0;
    assign proc_81_TLF_FIFO_blk[2] = 1'b0;
    assign proc_81_input_sync_blk[2] = 1'b0;
    assign proc_81_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_81[2] = dl_detect_out ? proc_dep_vld_vec_81_reg[2] : (proc_81_data_FIFO_blk[2] | proc_81_data_PIPO_blk[2] | proc_81_start_FIFO_blk[2] | proc_81_TLF_FIFO_blk[2] | proc_81_input_sync_blk[2] | proc_81_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_81_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_81_reg <= proc_dep_vld_vec_81;
        end
    end
    assign in_chan_dep_vld_vec_81[0] = dep_chan_vld_25_81;
    assign in_chan_dep_data_vec_81[176 : 0] = dep_chan_data_25_81;
    assign token_in_vec_81[0] = token_25_81;
    assign in_chan_dep_vld_vec_81[1] = dep_chan_vld_80_81;
    assign in_chan_dep_data_vec_81[353 : 177] = dep_chan_data_80_81;
    assign token_in_vec_81[1] = token_80_81;
    assign in_chan_dep_vld_vec_81[2] = dep_chan_vld_82_81;
    assign in_chan_dep_data_vec_81[530 : 354] = dep_chan_data_82_81;
    assign token_in_vec_81[2] = token_82_81;
    assign dep_chan_vld_81_80 = out_chan_dep_vld_vec_81[0];
    assign dep_chan_data_81_80 = out_chan_dep_data_81;
    assign token_81_80 = token_out_vec_81[0];
    assign dep_chan_vld_81_82 = out_chan_dep_vld_vec_81[1];
    assign dep_chan_data_81_82 = out_chan_dep_data_81;
    assign token_81_82 = token_out_vec_81[1];
    assign dep_chan_vld_81_25 = out_chan_dep_vld_vec_81[2];
    assign dep_chan_data_81_25 = out_chan_dep_data_81;
    assign token_81_25 = token_out_vec_81[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_21_x0_U0
    top_hls_deadlock_detect_unit #(177, 82, 3, 3) top_hls_deadlock_detect_unit_82 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_82),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_82),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_82),
        .token_in_vec(token_in_vec_82),
        .dl_detect_in(dl_detect_out),
        .origin(origin[82]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_82),
        .out_chan_dep_data(out_chan_dep_data_82),
        .token_out_vec(token_out_vec_82),
        .dl_detect_out(dl_in_vec[82]));

    assign proc_82_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_21_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_blk_n);
    assign proc_82_data_PIPO_blk[0] = 1'b0;
    assign proc_82_start_FIFO_blk[0] = 1'b0;
    assign proc_82_TLF_FIFO_blk[0] = 1'b0;
    assign proc_82_input_sync_blk[0] = 1'b0;
    assign proc_82_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_82[0] = dl_detect_out ? proc_dep_vld_vec_82_reg[0] : (proc_82_data_FIFO_blk[0] | proc_82_data_PIPO_blk[0] | proc_82_start_FIFO_blk[0] | proc_82_TLF_FIFO_blk[0] | proc_82_input_sync_blk[0] | proc_82_output_sync_blk[0]);
    assign proc_82_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_21_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_blk_n);
    assign proc_82_data_PIPO_blk[1] = 1'b0;
    assign proc_82_start_FIFO_blk[1] = 1'b0;
    assign proc_82_TLF_FIFO_blk[1] = 1'b0;
    assign proc_82_input_sync_blk[1] = 1'b0;
    assign proc_82_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_82[1] = dl_detect_out ? proc_dep_vld_vec_82_reg[1] : (proc_82_data_FIFO_blk[1] | proc_82_data_PIPO_blk[1] | proc_82_start_FIFO_blk[1] | proc_82_TLF_FIFO_blk[1] | proc_82_input_sync_blk[1] | proc_82_output_sync_blk[1]);
    assign proc_82_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_21_x0_U0.fifo_C_drain_PE_2_1_x098_blk_n);
    assign proc_82_data_PIPO_blk[2] = 1'b0;
    assign proc_82_start_FIFO_blk[2] = 1'b0;
    assign proc_82_TLF_FIFO_blk[2] = 1'b0;
    assign proc_82_input_sync_blk[2] = 1'b0;
    assign proc_82_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_82[2] = dl_detect_out ? proc_dep_vld_vec_82_reg[2] : (proc_82_data_FIFO_blk[2] | proc_82_data_PIPO_blk[2] | proc_82_start_FIFO_blk[2] | proc_82_TLF_FIFO_blk[2] | proc_82_input_sync_blk[2] | proc_82_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_82_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_82_reg <= proc_dep_vld_vec_82;
        end
    end
    assign in_chan_dep_vld_vec_82[0] = dep_chan_vld_23_82;
    assign in_chan_dep_data_vec_82[176 : 0] = dep_chan_data_23_82;
    assign token_in_vec_82[0] = token_23_82;
    assign in_chan_dep_vld_vec_82[1] = dep_chan_vld_81_82;
    assign in_chan_dep_data_vec_82[353 : 177] = dep_chan_data_81_82;
    assign token_in_vec_82[1] = token_81_82;
    assign in_chan_dep_vld_vec_82[2] = dep_chan_vld_83_82;
    assign in_chan_dep_data_vec_82[530 : 354] = dep_chan_data_83_82;
    assign token_in_vec_82[2] = token_83_82;
    assign dep_chan_vld_82_81 = out_chan_dep_vld_vec_82[0];
    assign dep_chan_data_82_81 = out_chan_dep_data_82;
    assign token_82_81 = token_out_vec_82[0];
    assign dep_chan_vld_82_83 = out_chan_dep_vld_vec_82[1];
    assign dep_chan_data_82_83 = out_chan_dep_data_82;
    assign token_82_83 = token_out_vec_82[1];
    assign dep_chan_vld_82_23 = out_chan_dep_vld_vec_82[2];
    assign dep_chan_data_82_23 = out_chan_dep_data_82;
    assign token_82_23 = token_out_vec_82[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_22_x0_U0
    top_hls_deadlock_detect_unit #(177, 83, 3, 3) top_hls_deadlock_detect_unit_83 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_83),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_83),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_83),
        .token_in_vec(token_in_vec_83),
        .dl_detect_in(dl_detect_out),
        .origin(origin[83]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_83),
        .out_chan_dep_data(out_chan_dep_data_83),
        .token_out_vec(token_out_vec_83),
        .dl_detect_out(dl_in_vec[83]));

    assign proc_83_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_22_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_blk_n);
    assign proc_83_data_PIPO_blk[0] = 1'b0;
    assign proc_83_start_FIFO_blk[0] = 1'b0;
    assign proc_83_TLF_FIFO_blk[0] = 1'b0;
    assign proc_83_input_sync_blk[0] = 1'b0;
    assign proc_83_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_83[0] = dl_detect_out ? proc_dep_vld_vec_83_reg[0] : (proc_83_data_FIFO_blk[0] | proc_83_data_PIPO_blk[0] | proc_83_start_FIFO_blk[0] | proc_83_TLF_FIFO_blk[0] | proc_83_input_sync_blk[0] | proc_83_output_sync_blk[0]);
    assign proc_83_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_22_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_blk_n);
    assign proc_83_data_PIPO_blk[1] = 1'b0;
    assign proc_83_start_FIFO_blk[1] = 1'b0;
    assign proc_83_TLF_FIFO_blk[1] = 1'b0;
    assign proc_83_input_sync_blk[1] = 1'b0;
    assign proc_83_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_83[1] = dl_detect_out ? proc_dep_vld_vec_83_reg[1] : (proc_83_data_FIFO_blk[1] | proc_83_data_PIPO_blk[1] | proc_83_start_FIFO_blk[1] | proc_83_TLF_FIFO_blk[1] | proc_83_input_sync_blk[1] | proc_83_output_sync_blk[1]);
    assign proc_83_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_22_x0_U0.fifo_C_drain_PE_1_1_x097_blk_n);
    assign proc_83_data_PIPO_blk[2] = 1'b0;
    assign proc_83_start_FIFO_blk[2] = 1'b0;
    assign proc_83_TLF_FIFO_blk[2] = 1'b0;
    assign proc_83_input_sync_blk[2] = 1'b0;
    assign proc_83_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_83[2] = dl_detect_out ? proc_dep_vld_vec_83_reg[2] : (proc_83_data_FIFO_blk[2] | proc_83_data_PIPO_blk[2] | proc_83_start_FIFO_blk[2] | proc_83_TLF_FIFO_blk[2] | proc_83_input_sync_blk[2] | proc_83_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_83_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_83_reg <= proc_dep_vld_vec_83;
        end
    end
    assign in_chan_dep_vld_vec_83[0] = dep_chan_vld_21_83;
    assign in_chan_dep_data_vec_83[176 : 0] = dep_chan_data_21_83;
    assign token_in_vec_83[0] = token_21_83;
    assign in_chan_dep_vld_vec_83[1] = dep_chan_vld_82_83;
    assign in_chan_dep_data_vec_83[353 : 177] = dep_chan_data_82_83;
    assign token_in_vec_83[1] = token_82_83;
    assign in_chan_dep_vld_vec_83[2] = dep_chan_vld_84_83;
    assign in_chan_dep_data_vec_83[530 : 354] = dep_chan_data_84_83;
    assign token_in_vec_83[2] = token_84_83;
    assign dep_chan_vld_83_82 = out_chan_dep_vld_vec_83[0];
    assign dep_chan_data_83_82 = out_chan_dep_data_83;
    assign token_83_82 = token_out_vec_83[0];
    assign dep_chan_vld_83_84 = out_chan_dep_vld_vec_83[1];
    assign dep_chan_data_83_84 = out_chan_dep_data_83;
    assign token_83_84 = token_out_vec_83[1];
    assign dep_chan_vld_83_21 = out_chan_dep_vld_vec_83[2];
    assign dep_chan_data_83_21 = out_chan_dep_data_83;
    assign token_83_21 = token_out_vec_83[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L1_out_23_x0_U0
    top_hls_deadlock_detect_unit #(177, 84, 3, 3) top_hls_deadlock_detect_unit_84 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_84),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_84),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_84),
        .token_in_vec(token_in_vec_84),
        .dl_detect_in(dl_detect_out),
        .origin(origin[84]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_84),
        .out_chan_dep_data(out_chan_dep_data_84),
        .token_out_vec(token_out_vec_84),
        .dl_detect_out(dl_in_vec[84]));

    assign proc_84_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_23_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_blk_n);
    assign proc_84_data_PIPO_blk[0] = 1'b0;
    assign proc_84_start_FIFO_blk[0] = 1'b0;
    assign proc_84_TLF_FIFO_blk[0] = 1'b0;
    assign proc_84_input_sync_blk[0] = 1'b0;
    assign proc_84_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_84[0] = dl_detect_out ? proc_dep_vld_vec_84_reg[0] : (proc_84_data_FIFO_blk[0] | proc_84_data_PIPO_blk[0] | proc_84_start_FIFO_blk[0] | proc_84_TLF_FIFO_blk[0] | proc_84_input_sync_blk[0] | proc_84_output_sync_blk[0]);
    assign proc_84_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_23_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_blk_n);
    assign proc_84_data_PIPO_blk[1] = 1'b0;
    assign proc_84_start_FIFO_blk[1] = 1'b0;
    assign proc_84_TLF_FIFO_blk[1] = 1'b0;
    assign proc_84_input_sync_blk[1] = 1'b0;
    assign proc_84_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_84[1] = dl_detect_out ? proc_dep_vld_vec_84_reg[1] : (proc_84_data_FIFO_blk[1] | proc_84_data_PIPO_blk[1] | proc_84_start_FIFO_blk[1] | proc_84_TLF_FIFO_blk[1] | proc_84_input_sync_blk[1] | proc_84_output_sync_blk[1]);
    assign proc_84_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L1_out_23_x0_U0.fifo_C_drain_PE_0_1_x096_blk_n);
    assign proc_84_data_PIPO_blk[2] = 1'b0;
    assign proc_84_start_FIFO_blk[2] = 1'b0;
    assign proc_84_TLF_FIFO_blk[2] = 1'b0;
    assign proc_84_input_sync_blk[2] = 1'b0;
    assign proc_84_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_84[2] = dl_detect_out ? proc_dep_vld_vec_84_reg[2] : (proc_84_data_FIFO_blk[2] | proc_84_data_PIPO_blk[2] | proc_84_start_FIFO_blk[2] | proc_84_TLF_FIFO_blk[2] | proc_84_input_sync_blk[2] | proc_84_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_84_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_84_reg <= proc_dep_vld_vec_84;
        end
    end
    assign in_chan_dep_vld_vec_84[0] = dep_chan_vld_19_84;
    assign in_chan_dep_data_vec_84[176 : 0] = dep_chan_data_19_84;
    assign token_in_vec_84[0] = token_19_84;
    assign in_chan_dep_vld_vec_84[1] = dep_chan_vld_83_84;
    assign in_chan_dep_data_vec_84[353 : 177] = dep_chan_data_83_84;
    assign token_in_vec_84[1] = token_83_84;
    assign in_chan_dep_vld_vec_84[2] = dep_chan_vld_85_84;
    assign in_chan_dep_data_vec_84[530 : 354] = dep_chan_data_85_84;
    assign token_in_vec_84[2] = token_85_84;
    assign dep_chan_vld_84_83 = out_chan_dep_vld_vec_84[0];
    assign dep_chan_data_84_83 = out_chan_dep_data_84;
    assign token_84_83 = token_out_vec_84[0];
    assign dep_chan_vld_84_85 = out_chan_dep_vld_vec_84[1];
    assign dep_chan_data_84_85 = out_chan_dep_data_84;
    assign token_84_85 = token_out_vec_84[1];
    assign dep_chan_vld_84_19 = out_chan_dep_vld_vec_84[2];
    assign dep_chan_data_84_19 = out_chan_dep_data_84;
    assign token_84_19 = token_out_vec_84[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L2_out_boundary_x0_U0
    top_hls_deadlock_detect_unit #(177, 85, 2, 2) top_hls_deadlock_detect_unit_85 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_85),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_85),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_85),
        .token_in_vec(token_in_vec_85),
        .dl_detect_in(dl_detect_out),
        .origin(origin[85]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_85),
        .out_chan_dep_data(out_chan_dep_data_85),
        .token_out_vec(token_out_vec_85),
        .dl_detect_out(dl_in_vec[85]));

    assign proc_85_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0136_blk_n);
    assign proc_85_data_PIPO_blk[0] = 1'b0;
    assign proc_85_start_FIFO_blk[0] = 1'b0;
    assign proc_85_TLF_FIFO_blk[0] = 1'b0;
    assign proc_85_input_sync_blk[0] = 1'b0;
    assign proc_85_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_85[0] = dl_detect_out ? proc_dep_vld_vec_85_reg[0] : (proc_85_data_FIFO_blk[0] | proc_85_data_PIPO_blk[0] | proc_85_start_FIFO_blk[0] | proc_85_TLF_FIFO_blk[0] | proc_85_input_sync_blk[0] | proc_85_output_sync_blk[0]);
    assign proc_85_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_blk_n);
    assign proc_85_data_PIPO_blk[1] = 1'b0;
    assign proc_85_start_FIFO_blk[1] = 1'b0;
    assign proc_85_TLF_FIFO_blk[1] = 1'b0;
    assign proc_85_input_sync_blk[1] = 1'b0;
    assign proc_85_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_85[1] = dl_detect_out ? proc_dep_vld_vec_85_reg[1] : (proc_85_data_FIFO_blk[1] | proc_85_data_PIPO_blk[1] | proc_85_start_FIFO_blk[1] | proc_85_TLF_FIFO_blk[1] | proc_85_input_sync_blk[1] | proc_85_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_85_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_85_reg <= proc_dep_vld_vec_85;
        end
    end
    assign in_chan_dep_vld_vec_85[0] = dep_chan_vld_84_85;
    assign in_chan_dep_data_vec_85[176 : 0] = dep_chan_data_84_85;
    assign token_in_vec_85[0] = token_84_85;
    assign in_chan_dep_vld_vec_85[1] = dep_chan_vld_86_85;
    assign in_chan_dep_data_vec_85[353 : 177] = dep_chan_data_86_85;
    assign token_in_vec_85[1] = token_86_85;
    assign dep_chan_vld_85_86 = out_chan_dep_vld_vec_85[0];
    assign dep_chan_data_85_86 = out_chan_dep_data_85;
    assign token_85_86 = token_out_vec_85[0];
    assign dep_chan_vld_85_84 = out_chan_dep_vld_vec_85[1];
    assign dep_chan_data_85_84 = out_chan_dep_data_85;
    assign token_85_84 = token_out_vec_85[1];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L2_out_x0_U0
    top_hls_deadlock_detect_unit #(177, 86, 3, 3) top_hls_deadlock_detect_unit_86 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_86),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_86),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_86),
        .token_in_vec(token_in_vec_86),
        .dl_detect_in(dl_detect_out),
        .origin(origin[86]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_86),
        .out_chan_dep_data(out_chan_dep_data_86),
        .token_out_vec(token_out_vec_86),
        .dl_detect_out(dl_in_vec[86]));

    assign proc_86_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L2_out_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0136_blk_n);
    assign proc_86_data_PIPO_blk[0] = 1'b0;
    assign proc_86_start_FIFO_blk[0] = 1'b0;
    assign proc_86_TLF_FIFO_blk[0] = 1'b0;
    assign proc_86_input_sync_blk[0] = 1'b0;
    assign proc_86_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_86[0] = dl_detect_out ? proc_dep_vld_vec_86_reg[0] : (proc_86_data_FIFO_blk[0] | proc_86_data_PIPO_blk[0] | proc_86_start_FIFO_blk[0] | proc_86_TLF_FIFO_blk[0] | proc_86_input_sync_blk[0] | proc_86_output_sync_blk[0]);
    assign proc_86_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L2_out_x0_U0.fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n);
    assign proc_86_data_PIPO_blk[1] = 1'b0;
    assign proc_86_start_FIFO_blk[1] = 1'b0;
    assign proc_86_TLF_FIFO_blk[1] = 1'b0;
    assign proc_86_input_sync_blk[1] = 1'b0;
    assign proc_86_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_86[1] = dl_detect_out ? proc_dep_vld_vec_86_reg[1] : (proc_86_data_FIFO_blk[1] | proc_86_data_PIPO_blk[1] | proc_86_start_FIFO_blk[1] | proc_86_TLF_FIFO_blk[1] | proc_86_input_sync_blk[1] | proc_86_output_sync_blk[1]);
    assign proc_86_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L2_out_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_blk_n);
    assign proc_86_data_PIPO_blk[2] = 1'b0;
    assign proc_86_start_FIFO_blk[2] = 1'b0;
    assign proc_86_TLF_FIFO_blk[2] = 1'b0;
    assign proc_86_input_sync_blk[2] = 1'b0;
    assign proc_86_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_86[2] = dl_detect_out ? proc_dep_vld_vec_86_reg[2] : (proc_86_data_FIFO_blk[2] | proc_86_data_PIPO_blk[2] | proc_86_start_FIFO_blk[2] | proc_86_TLF_FIFO_blk[2] | proc_86_input_sync_blk[2] | proc_86_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_86_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_86_reg <= proc_dep_vld_vec_86;
        end
    end
    assign in_chan_dep_vld_vec_86[0] = dep_chan_vld_71_86;
    assign in_chan_dep_data_vec_86[176 : 0] = dep_chan_data_71_86;
    assign token_in_vec_86[0] = token_71_86;
    assign in_chan_dep_vld_vec_86[1] = dep_chan_vld_85_86;
    assign in_chan_dep_data_vec_86[353 : 177] = dep_chan_data_85_86;
    assign token_in_vec_86[1] = token_85_86;
    assign in_chan_dep_vld_vec_86[2] = dep_chan_vld_87_86;
    assign in_chan_dep_data_vec_86[530 : 354] = dep_chan_data_87_86;
    assign token_in_vec_86[2] = token_87_86;
    assign dep_chan_vld_86_85 = out_chan_dep_vld_vec_86[0];
    assign dep_chan_data_86_85 = out_chan_dep_data_86;
    assign token_86_85 = token_out_vec_86[0];
    assign dep_chan_vld_86_87 = out_chan_dep_vld_vec_86[1];
    assign dep_chan_data_86_87 = out_chan_dep_data_86;
    assign token_86_87 = token_out_vec_86[1];
    assign dep_chan_vld_86_71 = out_chan_dep_vld_vec_86[2];
    assign dep_chan_data_86_71 = out_chan_dep_data_86;
    assign token_86_71 = token_out_vec_86[2];

    // Process: grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0
    top_hls_deadlock_detect_unit #(177, 87, 16, 16) top_hls_deadlock_detect_unit_87 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_87),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_87),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_87),
        .token_in_vec(token_in_vec_87),
        .dl_detect_in(dl_detect_out),
        .origin(origin[87]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_87),
        .out_chan_dep_data(out_chan_dep_data_87),
        .token_out_vec(token_out_vec_87),
        .dl_detect_out(dl_in_vec[87]));

    assign proc_87_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n);
    assign proc_87_data_PIPO_blk[0] = 1'b0;
    assign proc_87_start_FIFO_blk[0] = 1'b0;
    assign proc_87_TLF_FIFO_blk[0] = 1'b0;
    assign proc_87_input_sync_blk[0] = 1'b0;
    assign proc_87_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_87[0] = dl_detect_out ? proc_dep_vld_vec_87_reg[0] : (proc_87_data_FIFO_blk[0] | proc_87_data_PIPO_blk[0] | proc_87_start_FIFO_blk[0] | proc_87_TLF_FIFO_blk[0] | proc_87_input_sync_blk[0] | proc_87_output_sync_blk[0]);
    assign proc_87_data_FIFO_blk[1] = 1'b0;
    assign proc_87_data_PIPO_blk[1] = 1'b0;
    assign proc_87_start_FIFO_blk[1] = 1'b0;
    assign proc_87_TLF_FIFO_blk[1] = 1'b0;
    assign proc_87_input_sync_blk[1] = 1'b0;
    assign proc_87_output_sync_blk[1] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[1] = dl_detect_out ? proc_dep_vld_vec_87_reg[1] : (proc_87_data_FIFO_blk[1] | proc_87_data_PIPO_blk[1] | proc_87_start_FIFO_blk[1] | proc_87_TLF_FIFO_blk[1] | proc_87_input_sync_blk[1] | proc_87_output_sync_blk[1]);
    assign proc_87_data_FIFO_blk[2] = 1'b0;
    assign proc_87_data_PIPO_blk[2] = 1'b0;
    assign proc_87_start_FIFO_blk[2] = 1'b0;
    assign proc_87_TLF_FIFO_blk[2] = 1'b0;
    assign proc_87_input_sync_blk[2] = 1'b0;
    assign proc_87_output_sync_blk[2] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[2] = dl_detect_out ? proc_dep_vld_vec_87_reg[2] : (proc_87_data_FIFO_blk[2] | proc_87_data_PIPO_blk[2] | proc_87_start_FIFO_blk[2] | proc_87_TLF_FIFO_blk[2] | proc_87_input_sync_blk[2] | proc_87_output_sync_blk[2]);
    assign proc_87_data_FIFO_blk[3] = 1'b0;
    assign proc_87_data_PIPO_blk[3] = 1'b0;
    assign proc_87_start_FIFO_blk[3] = 1'b0;
    assign proc_87_TLF_FIFO_blk[3] = 1'b0;
    assign proc_87_input_sync_blk[3] = 1'b0;
    assign proc_87_output_sync_blk[3] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[3] = dl_detect_out ? proc_dep_vld_vec_87_reg[3] : (proc_87_data_FIFO_blk[3] | proc_87_data_PIPO_blk[3] | proc_87_start_FIFO_blk[3] | proc_87_TLF_FIFO_blk[3] | proc_87_input_sync_blk[3] | proc_87_output_sync_blk[3]);
    assign proc_87_data_FIFO_blk[4] = 1'b0;
    assign proc_87_data_PIPO_blk[4] = 1'b0;
    assign proc_87_start_FIFO_blk[4] = 1'b0;
    assign proc_87_TLF_FIFO_blk[4] = 1'b0;
    assign proc_87_input_sync_blk[4] = 1'b0;
    assign proc_87_output_sync_blk[4] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[4] = dl_detect_out ? proc_dep_vld_vec_87_reg[4] : (proc_87_data_FIFO_blk[4] | proc_87_data_PIPO_blk[4] | proc_87_start_FIFO_blk[4] | proc_87_TLF_FIFO_blk[4] | proc_87_input_sync_blk[4] | proc_87_output_sync_blk[4]);
    assign proc_87_data_FIFO_blk[5] = 1'b0;
    assign proc_87_data_PIPO_blk[5] = 1'b0;
    assign proc_87_start_FIFO_blk[5] = 1'b0;
    assign proc_87_TLF_FIFO_blk[5] = 1'b0;
    assign proc_87_input_sync_blk[5] = 1'b0;
    assign proc_87_output_sync_blk[5] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[5] = dl_detect_out ? proc_dep_vld_vec_87_reg[5] : (proc_87_data_FIFO_blk[5] | proc_87_data_PIPO_blk[5] | proc_87_start_FIFO_blk[5] | proc_87_TLF_FIFO_blk[5] | proc_87_input_sync_blk[5] | proc_87_output_sync_blk[5]);
    assign proc_87_data_FIFO_blk[6] = 1'b0;
    assign proc_87_data_PIPO_blk[6] = 1'b0;
    assign proc_87_start_FIFO_blk[6] = 1'b0;
    assign proc_87_TLF_FIFO_blk[6] = 1'b0;
    assign proc_87_input_sync_blk[6] = 1'b0;
    assign proc_87_output_sync_blk[6] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[6] = dl_detect_out ? proc_dep_vld_vec_87_reg[6] : (proc_87_data_FIFO_blk[6] | proc_87_data_PIPO_blk[6] | proc_87_start_FIFO_blk[6] | proc_87_TLF_FIFO_blk[6] | proc_87_input_sync_blk[6] | proc_87_output_sync_blk[6]);
    assign proc_87_data_FIFO_blk[7] = 1'b0;
    assign proc_87_data_PIPO_blk[7] = 1'b0;
    assign proc_87_start_FIFO_blk[7] = 1'b0;
    assign proc_87_TLF_FIFO_blk[7] = 1'b0;
    assign proc_87_input_sync_blk[7] = 1'b0;
    assign proc_87_output_sync_blk[7] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[7] = dl_detect_out ? proc_dep_vld_vec_87_reg[7] : (proc_87_data_FIFO_blk[7] | proc_87_data_PIPO_blk[7] | proc_87_start_FIFO_blk[7] | proc_87_TLF_FIFO_blk[7] | proc_87_input_sync_blk[7] | proc_87_output_sync_blk[7]);
    assign proc_87_data_FIFO_blk[8] = 1'b0;
    assign proc_87_data_PIPO_blk[8] = 1'b0;
    assign proc_87_start_FIFO_blk[8] = 1'b0;
    assign proc_87_TLF_FIFO_blk[8] = 1'b0;
    assign proc_87_input_sync_blk[8] = 1'b0;
    assign proc_87_output_sync_blk[8] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[8] = dl_detect_out ? proc_dep_vld_vec_87_reg[8] : (proc_87_data_FIFO_blk[8] | proc_87_data_PIPO_blk[8] | proc_87_start_FIFO_blk[8] | proc_87_TLF_FIFO_blk[8] | proc_87_input_sync_blk[8] | proc_87_output_sync_blk[8]);
    assign proc_87_data_FIFO_blk[9] = 1'b0;
    assign proc_87_data_PIPO_blk[9] = 1'b0;
    assign proc_87_start_FIFO_blk[9] = 1'b0;
    assign proc_87_TLF_FIFO_blk[9] = 1'b0;
    assign proc_87_input_sync_blk[9] = 1'b0;
    assign proc_87_output_sync_blk[9] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[9] = dl_detect_out ? proc_dep_vld_vec_87_reg[9] : (proc_87_data_FIFO_blk[9] | proc_87_data_PIPO_blk[9] | proc_87_start_FIFO_blk[9] | proc_87_TLF_FIFO_blk[9] | proc_87_input_sync_blk[9] | proc_87_output_sync_blk[9]);
    assign proc_87_data_FIFO_blk[10] = 1'b0;
    assign proc_87_data_PIPO_blk[10] = 1'b0;
    assign proc_87_start_FIFO_blk[10] = 1'b0;
    assign proc_87_TLF_FIFO_blk[10] = 1'b0;
    assign proc_87_input_sync_blk[10] = 1'b0;
    assign proc_87_output_sync_blk[10] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[10] = dl_detect_out ? proc_dep_vld_vec_87_reg[10] : (proc_87_data_FIFO_blk[10] | proc_87_data_PIPO_blk[10] | proc_87_start_FIFO_blk[10] | proc_87_TLF_FIFO_blk[10] | proc_87_input_sync_blk[10] | proc_87_output_sync_blk[10]);
    assign proc_87_data_FIFO_blk[11] = 1'b0;
    assign proc_87_data_PIPO_blk[11] = 1'b0;
    assign proc_87_start_FIFO_blk[11] = 1'b0;
    assign proc_87_TLF_FIFO_blk[11] = 1'b0;
    assign proc_87_input_sync_blk[11] = 1'b0;
    assign proc_87_output_sync_blk[11] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[11] = dl_detect_out ? proc_dep_vld_vec_87_reg[11] : (proc_87_data_FIFO_blk[11] | proc_87_data_PIPO_blk[11] | proc_87_start_FIFO_blk[11] | proc_87_TLF_FIFO_blk[11] | proc_87_input_sync_blk[11] | proc_87_output_sync_blk[11]);
    assign proc_87_data_FIFO_blk[12] = 1'b0;
    assign proc_87_data_PIPO_blk[12] = 1'b0;
    assign proc_87_start_FIFO_blk[12] = 1'b0;
    assign proc_87_TLF_FIFO_blk[12] = 1'b0;
    assign proc_87_input_sync_blk[12] = 1'b0;
    assign proc_87_output_sync_blk[12] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[12] = dl_detect_out ? proc_dep_vld_vec_87_reg[12] : (proc_87_data_FIFO_blk[12] | proc_87_data_PIPO_blk[12] | proc_87_start_FIFO_blk[12] | proc_87_TLF_FIFO_blk[12] | proc_87_input_sync_blk[12] | proc_87_output_sync_blk[12]);
    assign proc_87_data_FIFO_blk[13] = 1'b0;
    assign proc_87_data_PIPO_blk[13] = 1'b0;
    assign proc_87_start_FIFO_blk[13] = 1'b0;
    assign proc_87_TLF_FIFO_blk[13] = 1'b0;
    assign proc_87_input_sync_blk[13] = 1'b0;
    assign proc_87_output_sync_blk[13] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[13] = dl_detect_out ? proc_dep_vld_vec_87_reg[13] : (proc_87_data_FIFO_blk[13] | proc_87_data_PIPO_blk[13] | proc_87_start_FIFO_blk[13] | proc_87_TLF_FIFO_blk[13] | proc_87_input_sync_blk[13] | proc_87_output_sync_blk[13]);
    assign proc_87_data_FIFO_blk[14] = 1'b0;
    assign proc_87_data_PIPO_blk[14] = 1'b0;
    assign proc_87_start_FIFO_blk[14] = 1'b0;
    assign proc_87_TLF_FIFO_blk[14] = 1'b0;
    assign proc_87_input_sync_blk[14] = 1'b0;
    assign proc_87_output_sync_blk[14] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[14] = dl_detect_out ? proc_dep_vld_vec_87_reg[14] : (proc_87_data_FIFO_blk[14] | proc_87_data_PIPO_blk[14] | proc_87_start_FIFO_blk[14] | proc_87_TLF_FIFO_blk[14] | proc_87_input_sync_blk[14] | proc_87_output_sync_blk[14]);
    assign proc_87_data_FIFO_blk[15] = 1'b0;
    assign proc_87_data_PIPO_blk[15] = 1'b0;
    assign proc_87_start_FIFO_blk[15] = 1'b0;
    assign proc_87_TLF_FIFO_blk[15] = 1'b0;
    assign proc_87_input_sync_blk[15] = 1'b0;
    assign proc_87_output_sync_blk[15] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_98.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_98.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[15] = dl_detect_out ? proc_dep_vld_vec_87_reg[15] : (proc_87_data_FIFO_blk[15] | proc_87_data_PIPO_blk[15] | proc_87_start_FIFO_blk[15] | proc_87_TLF_FIFO_blk[15] | proc_87_input_sync_blk[15] | proc_87_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_87_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_87_reg <= proc_dep_vld_vec_87;
        end
    end
    assign in_chan_dep_vld_vec_87[0] = dep_chan_vld_44_87;
    assign in_chan_dep_data_vec_87[176 : 0] = dep_chan_data_44_87;
    assign token_in_vec_87[0] = token_44_87;
    assign in_chan_dep_vld_vec_87[1] = dep_chan_vld_45_87;
    assign in_chan_dep_data_vec_87[353 : 177] = dep_chan_data_45_87;
    assign token_in_vec_87[1] = token_45_87;
    assign in_chan_dep_vld_vec_87[2] = dep_chan_vld_46_87;
    assign in_chan_dep_data_vec_87[530 : 354] = dep_chan_data_46_87;
    assign token_in_vec_87[2] = token_46_87;
    assign in_chan_dep_vld_vec_87[3] = dep_chan_vld_47_87;
    assign in_chan_dep_data_vec_87[707 : 531] = dep_chan_data_47_87;
    assign token_in_vec_87[3] = token_47_87;
    assign in_chan_dep_vld_vec_87[4] = dep_chan_vld_48_87;
    assign in_chan_dep_data_vec_87[884 : 708] = dep_chan_data_48_87;
    assign token_in_vec_87[4] = token_48_87;
    assign in_chan_dep_vld_vec_87[5] = dep_chan_vld_49_87;
    assign in_chan_dep_data_vec_87[1061 : 885] = dep_chan_data_49_87;
    assign token_in_vec_87[5] = token_49_87;
    assign in_chan_dep_vld_vec_87[6] = dep_chan_vld_50_87;
    assign in_chan_dep_data_vec_87[1238 : 1062] = dep_chan_data_50_87;
    assign token_in_vec_87[6] = token_50_87;
    assign in_chan_dep_vld_vec_87[7] = dep_chan_vld_51_87;
    assign in_chan_dep_data_vec_87[1415 : 1239] = dep_chan_data_51_87;
    assign token_in_vec_87[7] = token_51_87;
    assign in_chan_dep_vld_vec_87[8] = dep_chan_vld_52_87;
    assign in_chan_dep_data_vec_87[1592 : 1416] = dep_chan_data_52_87;
    assign token_in_vec_87[8] = token_52_87;
    assign in_chan_dep_vld_vec_87[9] = dep_chan_vld_53_87;
    assign in_chan_dep_data_vec_87[1769 : 1593] = dep_chan_data_53_87;
    assign token_in_vec_87[9] = token_53_87;
    assign in_chan_dep_vld_vec_87[10] = dep_chan_vld_54_87;
    assign in_chan_dep_data_vec_87[1946 : 1770] = dep_chan_data_54_87;
    assign token_in_vec_87[10] = token_54_87;
    assign in_chan_dep_vld_vec_87[11] = dep_chan_vld_55_87;
    assign in_chan_dep_data_vec_87[2123 : 1947] = dep_chan_data_55_87;
    assign token_in_vec_87[11] = token_55_87;
    assign in_chan_dep_vld_vec_87[12] = dep_chan_vld_56_87;
    assign in_chan_dep_data_vec_87[2300 : 2124] = dep_chan_data_56_87;
    assign token_in_vec_87[12] = token_56_87;
    assign in_chan_dep_vld_vec_87[13] = dep_chan_vld_57_87;
    assign in_chan_dep_data_vec_87[2477 : 2301] = dep_chan_data_57_87;
    assign token_in_vec_87[13] = token_57_87;
    assign in_chan_dep_vld_vec_87[14] = dep_chan_vld_58_87;
    assign in_chan_dep_data_vec_87[2654 : 2478] = dep_chan_data_58_87;
    assign token_in_vec_87[14] = token_58_87;
    assign in_chan_dep_vld_vec_87[15] = dep_chan_vld_86_87;
    assign in_chan_dep_data_vec_87[2831 : 2655] = dep_chan_data_86_87;
    assign token_in_vec_87[15] = token_86_87;
    assign dep_chan_vld_87_86 = out_chan_dep_vld_vec_87[0];
    assign dep_chan_data_87_86 = out_chan_dep_data_87;
    assign token_87_86 = token_out_vec_87[0];
    assign dep_chan_vld_87_44 = out_chan_dep_vld_vec_87[1];
    assign dep_chan_data_87_44 = out_chan_dep_data_87;
    assign token_87_44 = token_out_vec_87[1];
    assign dep_chan_vld_87_45 = out_chan_dep_vld_vec_87[2];
    assign dep_chan_data_87_45 = out_chan_dep_data_87;
    assign token_87_45 = token_out_vec_87[2];
    assign dep_chan_vld_87_46 = out_chan_dep_vld_vec_87[3];
    assign dep_chan_data_87_46 = out_chan_dep_data_87;
    assign token_87_46 = token_out_vec_87[3];
    assign dep_chan_vld_87_47 = out_chan_dep_vld_vec_87[4];
    assign dep_chan_data_87_47 = out_chan_dep_data_87;
    assign token_87_47 = token_out_vec_87[4];
    assign dep_chan_vld_87_48 = out_chan_dep_vld_vec_87[5];
    assign dep_chan_data_87_48 = out_chan_dep_data_87;
    assign token_87_48 = token_out_vec_87[5];
    assign dep_chan_vld_87_49 = out_chan_dep_vld_vec_87[6];
    assign dep_chan_data_87_49 = out_chan_dep_data_87;
    assign token_87_49 = token_out_vec_87[6];
    assign dep_chan_vld_87_50 = out_chan_dep_vld_vec_87[7];
    assign dep_chan_data_87_50 = out_chan_dep_data_87;
    assign token_87_50 = token_out_vec_87[7];
    assign dep_chan_vld_87_51 = out_chan_dep_vld_vec_87[8];
    assign dep_chan_data_87_51 = out_chan_dep_data_87;
    assign token_87_51 = token_out_vec_87[8];
    assign dep_chan_vld_87_52 = out_chan_dep_vld_vec_87[9];
    assign dep_chan_data_87_52 = out_chan_dep_data_87;
    assign token_87_52 = token_out_vec_87[9];
    assign dep_chan_vld_87_53 = out_chan_dep_vld_vec_87[10];
    assign dep_chan_data_87_53 = out_chan_dep_data_87;
    assign token_87_53 = token_out_vec_87[10];
    assign dep_chan_vld_87_54 = out_chan_dep_vld_vec_87[11];
    assign dep_chan_data_87_54 = out_chan_dep_data_87;
    assign token_87_54 = token_out_vec_87[11];
    assign dep_chan_vld_87_55 = out_chan_dep_vld_vec_87[12];
    assign dep_chan_data_87_55 = out_chan_dep_data_87;
    assign token_87_55 = token_out_vec_87[12];
    assign dep_chan_vld_87_56 = out_chan_dep_vld_vec_87[13];
    assign dep_chan_data_87_56 = out_chan_dep_data_87;
    assign token_87_56 = token_out_vec_87[13];
    assign dep_chan_vld_87_57 = out_chan_dep_vld_vec_87[14];
    assign dep_chan_data_87_57 = out_chan_dep_data_87;
    assign token_87_57 = token_out_vec_87[14];
    assign dep_chan_vld_87_58 = out_chan_dep_vld_vec_87[15];
    assign dep_chan_data_87_58 = out_chan_dep_data_87;
    assign token_87_58 = token_out_vec_87[15];

    // Process: grp_kernel3_x1_fu_112.kernel3_x1_entry31_U0
    top_hls_deadlock_detect_unit #(177, 88, 3, 3) top_hls_deadlock_detect_unit_88 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_88),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_88),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_88),
        .token_in_vec(token_in_vec_88),
        .dl_detect_in(dl_detect_out),
        .origin(origin[88]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_88),
        .out_chan_dep_data(out_chan_dep_data_88),
        .token_out_vec(token_out_vec_88),
        .dl_detect_out(dl_in_vec[88]));

    assign proc_88_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.kernel3_x1_entry31_U0.C_out_blk_n);
    assign proc_88_data_PIPO_blk[0] = 1'b0;
    assign proc_88_start_FIFO_blk[0] = 1'b0;
    assign proc_88_TLF_FIFO_blk[0] = 1'b0;
    assign proc_88_input_sync_blk[0] = 1'b0;
    assign proc_88_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_88[0] = dl_detect_out ? proc_dep_vld_vec_88_reg[0] : (proc_88_data_FIFO_blk[0] | proc_88_data_PIPO_blk[0] | proc_88_start_FIFO_blk[0] | proc_88_TLF_FIFO_blk[0] | proc_88_input_sync_blk[0] | proc_88_output_sync_blk[0]);
    assign proc_88_data_FIFO_blk[1] = 1'b0;
    assign proc_88_data_PIPO_blk[1] = 1'b0;
    assign proc_88_start_FIFO_blk[1] = 1'b0;
    assign proc_88_TLF_FIFO_blk[1] = 1'b0;
    assign proc_88_input_sync_blk[1] = 1'b0 | (grp_kernel3_x1_fu_112.ap_sync_kernel3_x1_entry31_U0_ap_ready & grp_kernel3_x1_fu_112.kernel3_x1_entry31_U0.ap_idle & ~grp_kernel3_x1_fu_112.ap_sync_A_IO_L3_in_x1_U0_ap_ready);
    assign proc_88_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_88[1] = dl_detect_out ? proc_dep_vld_vec_88_reg[1] : (proc_88_data_FIFO_blk[1] | proc_88_data_PIPO_blk[1] | proc_88_start_FIFO_blk[1] | proc_88_TLF_FIFO_blk[1] | proc_88_input_sync_blk[1] | proc_88_output_sync_blk[1]);
    assign proc_88_data_FIFO_blk[2] = 1'b0;
    assign proc_88_data_PIPO_blk[2] = 1'b0;
    assign proc_88_start_FIFO_blk[2] = 1'b0;
    assign proc_88_TLF_FIFO_blk[2] = 1'b0;
    assign proc_88_input_sync_blk[2] = 1'b0 | (grp_kernel3_x1_fu_112.ap_sync_kernel3_x1_entry31_U0_ap_ready & grp_kernel3_x1_fu_112.kernel3_x1_entry31_U0.ap_idle & ~grp_kernel3_x1_fu_112.ap_sync_B_IO_L3_in_x1_U0_ap_ready);
    assign proc_88_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_88[2] = dl_detect_out ? proc_dep_vld_vec_88_reg[2] : (proc_88_data_FIFO_blk[2] | proc_88_data_PIPO_blk[2] | proc_88_start_FIFO_blk[2] | proc_88_TLF_FIFO_blk[2] | proc_88_input_sync_blk[2] | proc_88_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_88_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_88_reg <= proc_dep_vld_vec_88;
        end
    end
    assign in_chan_dep_vld_vec_88[0] = dep_chan_vld_89_88;
    assign in_chan_dep_data_vec_88[176 : 0] = dep_chan_data_89_88;
    assign token_in_vec_88[0] = token_89_88;
    assign in_chan_dep_vld_vec_88[1] = dep_chan_vld_90_88;
    assign in_chan_dep_data_vec_88[353 : 177] = dep_chan_data_90_88;
    assign token_in_vec_88[1] = token_90_88;
    assign in_chan_dep_vld_vec_88[2] = dep_chan_vld_104_88;
    assign in_chan_dep_data_vec_88[530 : 354] = dep_chan_data_104_88;
    assign token_in_vec_88[2] = token_104_88;
    assign dep_chan_vld_88_89 = out_chan_dep_vld_vec_88[0];
    assign dep_chan_data_88_89 = out_chan_dep_data_88;
    assign token_88_89 = token_out_vec_88[0];
    assign dep_chan_vld_88_90 = out_chan_dep_vld_vec_88[1];
    assign dep_chan_data_88_90 = out_chan_dep_data_88;
    assign token_88_90 = token_out_vec_88[1];
    assign dep_chan_vld_88_104 = out_chan_dep_vld_vec_88[2];
    assign dep_chan_data_88_104 = out_chan_dep_data_88;
    assign token_88_104 = token_out_vec_88[2];

    // Process: grp_kernel3_x1_fu_112.kernel3_x1_entry42_U0
    top_hls_deadlock_detect_unit #(177, 89, 2, 2) top_hls_deadlock_detect_unit_89 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_89),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_89),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_89),
        .token_in_vec(token_in_vec_89),
        .dl_detect_in(dl_detect_out),
        .origin(origin[89]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_89),
        .out_chan_dep_data(out_chan_dep_data_89),
        .token_out_vec(token_out_vec_89),
        .dl_detect_out(dl_in_vec[89]));

    assign proc_89_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.kernel3_x1_entry42_U0.C_blk_n);
    assign proc_89_data_PIPO_blk[0] = 1'b0;
    assign proc_89_start_FIFO_blk[0] = 1'b0;
    assign proc_89_TLF_FIFO_blk[0] = 1'b0;
    assign proc_89_input_sync_blk[0] = 1'b0;
    assign proc_89_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_89[0] = dl_detect_out ? proc_dep_vld_vec_89_reg[0] : (proc_89_data_FIFO_blk[0] | proc_89_data_PIPO_blk[0] | proc_89_start_FIFO_blk[0] | proc_89_TLF_FIFO_blk[0] | proc_89_input_sync_blk[0] | proc_89_output_sync_blk[0]);
    assign proc_89_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.kernel3_x1_entry42_U0.C_out_blk_n);
    assign proc_89_data_PIPO_blk[1] = 1'b0;
    assign proc_89_start_FIFO_blk[1] = 1'b0;
    assign proc_89_TLF_FIFO_blk[1] = 1'b0;
    assign proc_89_input_sync_blk[1] = 1'b0;
    assign proc_89_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_89[1] = dl_detect_out ? proc_dep_vld_vec_89_reg[1] : (proc_89_data_FIFO_blk[1] | proc_89_data_PIPO_blk[1] | proc_89_start_FIFO_blk[1] | proc_89_TLF_FIFO_blk[1] | proc_89_input_sync_blk[1] | proc_89_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_89_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_89_reg <= proc_dep_vld_vec_89;
        end
    end
    assign in_chan_dep_vld_vec_89[0] = dep_chan_vld_88_89;
    assign in_chan_dep_data_vec_89[176 : 0] = dep_chan_data_88_89;
    assign token_in_vec_89[0] = token_88_89;
    assign in_chan_dep_vld_vec_89[1] = dep_chan_vld_176_89;
    assign in_chan_dep_data_vec_89[353 : 177] = dep_chan_data_176_89;
    assign token_in_vec_89[1] = token_176_89;
    assign dep_chan_vld_89_88 = out_chan_dep_vld_vec_89[0];
    assign dep_chan_data_89_88 = out_chan_dep_data_89;
    assign token_89_88 = token_out_vec_89[0];
    assign dep_chan_vld_89_176 = out_chan_dep_vld_vec_89[1];
    assign dep_chan_data_89_176 = out_chan_dep_data_89;
    assign token_89_176 = token_out_vec_89[1];

    // Process: grp_kernel3_x1_fu_112.A_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(177, 90, 3, 3) top_hls_deadlock_detect_unit_90 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_90),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_90),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_90),
        .token_in_vec(token_in_vec_90),
        .dl_detect_in(dl_detect_out),
        .origin(origin[90]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_90),
        .out_chan_dep_data(out_chan_dep_data_90),
        .token_out_vec(token_out_vec_90),
        .dl_detect_out(dl_in_vec[90]));

    assign proc_90_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L3_in_x1_U0.fifo_A_A_IO_L2_in_0_x11_blk_n);
    assign proc_90_data_PIPO_blk[0] = 1'b0;
    assign proc_90_start_FIFO_blk[0] = 1'b0;
    assign proc_90_TLF_FIFO_blk[0] = 1'b0;
    assign proc_90_input_sync_blk[0] = 1'b0;
    assign proc_90_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_90[0] = dl_detect_out ? proc_dep_vld_vec_90_reg[0] : (proc_90_data_FIFO_blk[0] | proc_90_data_PIPO_blk[0] | proc_90_start_FIFO_blk[0] | proc_90_TLF_FIFO_blk[0] | proc_90_input_sync_blk[0] | proc_90_output_sync_blk[0]);
    assign proc_90_data_FIFO_blk[1] = 1'b0;
    assign proc_90_data_PIPO_blk[1] = 1'b0;
    assign proc_90_start_FIFO_blk[1] = 1'b0;
    assign proc_90_TLF_FIFO_blk[1] = 1'b0;
    assign proc_90_input_sync_blk[1] = 1'b0 | (grp_kernel3_x1_fu_112.ap_sync_A_IO_L3_in_x1_U0_ap_ready & grp_kernel3_x1_fu_112.A_IO_L3_in_x1_U0.ap_idle & ~grp_kernel3_x1_fu_112.ap_sync_kernel3_x1_entry31_U0_ap_ready);
    assign proc_90_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_90[1] = dl_detect_out ? proc_dep_vld_vec_90_reg[1] : (proc_90_data_FIFO_blk[1] | proc_90_data_PIPO_blk[1] | proc_90_start_FIFO_blk[1] | proc_90_TLF_FIFO_blk[1] | proc_90_input_sync_blk[1] | proc_90_output_sync_blk[1]);
    assign proc_90_data_FIFO_blk[2] = 1'b0;
    assign proc_90_data_PIPO_blk[2] = 1'b0;
    assign proc_90_start_FIFO_blk[2] = 1'b0;
    assign proc_90_TLF_FIFO_blk[2] = 1'b0;
    assign proc_90_input_sync_blk[2] = 1'b0 | (grp_kernel3_x1_fu_112.ap_sync_A_IO_L3_in_x1_U0_ap_ready & grp_kernel3_x1_fu_112.A_IO_L3_in_x1_U0.ap_idle & ~grp_kernel3_x1_fu_112.ap_sync_B_IO_L3_in_x1_U0_ap_ready);
    assign proc_90_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_90[2] = dl_detect_out ? proc_dep_vld_vec_90_reg[2] : (proc_90_data_FIFO_blk[2] | proc_90_data_PIPO_blk[2] | proc_90_start_FIFO_blk[2] | proc_90_TLF_FIFO_blk[2] | proc_90_input_sync_blk[2] | proc_90_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_90_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_90_reg <= proc_dep_vld_vec_90;
        end
    end
    assign in_chan_dep_vld_vec_90[0] = dep_chan_vld_88_90;
    assign in_chan_dep_data_vec_90[176 : 0] = dep_chan_data_88_90;
    assign token_in_vec_90[0] = token_88_90;
    assign in_chan_dep_vld_vec_90[1] = dep_chan_vld_91_90;
    assign in_chan_dep_data_vec_90[353 : 177] = dep_chan_data_91_90;
    assign token_in_vec_90[1] = token_91_90;
    assign in_chan_dep_vld_vec_90[2] = dep_chan_vld_104_90;
    assign in_chan_dep_data_vec_90[530 : 354] = dep_chan_data_104_90;
    assign token_in_vec_90[2] = token_104_90;
    assign dep_chan_vld_90_91 = out_chan_dep_vld_vec_90[0];
    assign dep_chan_data_90_91 = out_chan_dep_data_90;
    assign token_90_91 = token_out_vec_90[0];
    assign dep_chan_vld_90_88 = out_chan_dep_vld_vec_90[1];
    assign dep_chan_data_90_88 = out_chan_dep_data_90;
    assign token_90_88 = token_out_vec_90[1];
    assign dep_chan_vld_90_104 = out_chan_dep_vld_vec_90[2];
    assign dep_chan_data_90_104 = out_chan_dep_data_90;
    assign token_90_104 = token_out_vec_90[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 91, 3, 3) top_hls_deadlock_detect_unit_91 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_91),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_91),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_91),
        .token_in_vec(token_in_vec_91),
        .dl_detect_in(dl_detect_out),
        .origin(origin[91]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_91),
        .out_chan_dep_data(out_chan_dep_data_91),
        .token_out_vec(token_out_vec_91),
        .dl_detect_out(dl_in_vec[91]));

    assign proc_91_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_0_x11_blk_n);
    assign proc_91_data_PIPO_blk[0] = 1'b0;
    assign proc_91_start_FIFO_blk[0] = 1'b0;
    assign proc_91_TLF_FIFO_blk[0] = 1'b0;
    assign proc_91_input_sync_blk[0] = 1'b0;
    assign proc_91_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_91[0] = dl_detect_out ? proc_dep_vld_vec_91_reg[0] : (proc_91_data_FIFO_blk[0] | proc_91_data_PIPO_blk[0] | proc_91_start_FIFO_blk[0] | proc_91_TLF_FIFO_blk[0] | proc_91_input_sync_blk[0] | proc_91_output_sync_blk[0]);
    assign proc_91_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_1_x12_blk_n);
    assign proc_91_data_PIPO_blk[1] = 1'b0;
    assign proc_91_start_FIFO_blk[1] = 1'b0;
    assign proc_91_TLF_FIFO_blk[1] = 1'b0;
    assign proc_91_input_sync_blk[1] = 1'b0;
    assign proc_91_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_91[1] = dl_detect_out ? proc_dep_vld_vec_91_reg[1] : (proc_91_data_FIFO_blk[1] | proc_91_data_PIPO_blk[1] | proc_91_start_FIFO_blk[1] | proc_91_TLF_FIFO_blk[1] | proc_91_input_sync_blk[1] | proc_91_output_sync_blk[1]);
    assign proc_91_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_0_x1_U0.fifo_A_PE_0_0_x116_blk_n);
    assign proc_91_data_PIPO_blk[2] = 1'b0;
    assign proc_91_start_FIFO_blk[2] = 1'b0;
    assign proc_91_TLF_FIFO_blk[2] = 1'b0;
    assign proc_91_input_sync_blk[2] = 1'b0;
    assign proc_91_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_91[2] = dl_detect_out ? proc_dep_vld_vec_91_reg[2] : (proc_91_data_FIFO_blk[2] | proc_91_data_PIPO_blk[2] | proc_91_start_FIFO_blk[2] | proc_91_TLF_FIFO_blk[2] | proc_91_input_sync_blk[2] | proc_91_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_91_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_91_reg <= proc_dep_vld_vec_91;
        end
    end
    assign in_chan_dep_vld_vec_91[0] = dep_chan_vld_90_91;
    assign in_chan_dep_data_vec_91[176 : 0] = dep_chan_data_90_91;
    assign token_in_vec_91[0] = token_90_91;
    assign in_chan_dep_vld_vec_91[1] = dep_chan_vld_92_91;
    assign in_chan_dep_data_vec_91[353 : 177] = dep_chan_data_92_91;
    assign token_in_vec_91[1] = token_92_91;
    assign in_chan_dep_vld_vec_91[2] = dep_chan_vld_107_91;
    assign in_chan_dep_data_vec_91[530 : 354] = dep_chan_data_107_91;
    assign token_in_vec_91[2] = token_107_91;
    assign dep_chan_vld_91_90 = out_chan_dep_vld_vec_91[0];
    assign dep_chan_data_91_90 = out_chan_dep_data_91;
    assign token_91_90 = token_out_vec_91[0];
    assign dep_chan_vld_91_92 = out_chan_dep_vld_vec_91[1];
    assign dep_chan_data_91_92 = out_chan_dep_data_91;
    assign token_91_92 = token_out_vec_91[1];
    assign dep_chan_vld_91_107 = out_chan_dep_vld_vec_91[2];
    assign dep_chan_data_91_107 = out_chan_dep_data_91;
    assign token_91_107 = token_out_vec_91[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 92, 3, 3) top_hls_deadlock_detect_unit_92 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_92),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_92),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_92),
        .token_in_vec(token_in_vec_92),
        .dl_detect_in(dl_detect_out),
        .origin(origin[92]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_92),
        .out_chan_dep_data(out_chan_dep_data_92),
        .token_out_vec(token_out_vec_92),
        .dl_detect_out(dl_in_vec[92]));

    assign proc_92_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_1_x12_blk_n);
    assign proc_92_data_PIPO_blk[0] = 1'b0;
    assign proc_92_start_FIFO_blk[0] = 1'b0;
    assign proc_92_TLF_FIFO_blk[0] = 1'b0;
    assign proc_92_input_sync_blk[0] = 1'b0;
    assign proc_92_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_92[0] = dl_detect_out ? proc_dep_vld_vec_92_reg[0] : (proc_92_data_FIFO_blk[0] | proc_92_data_PIPO_blk[0] | proc_92_start_FIFO_blk[0] | proc_92_TLF_FIFO_blk[0] | proc_92_input_sync_blk[0] | proc_92_output_sync_blk[0]);
    assign proc_92_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_2_x13_blk_n);
    assign proc_92_data_PIPO_blk[1] = 1'b0;
    assign proc_92_start_FIFO_blk[1] = 1'b0;
    assign proc_92_TLF_FIFO_blk[1] = 1'b0;
    assign proc_92_input_sync_blk[1] = 1'b0;
    assign proc_92_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_92[1] = dl_detect_out ? proc_dep_vld_vec_92_reg[1] : (proc_92_data_FIFO_blk[1] | proc_92_data_PIPO_blk[1] | proc_92_start_FIFO_blk[1] | proc_92_TLF_FIFO_blk[1] | proc_92_input_sync_blk[1] | proc_92_output_sync_blk[1]);
    assign proc_92_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_1_x1_U0.fifo_A_PE_1_0_x119_blk_n);
    assign proc_92_data_PIPO_blk[2] = 1'b0;
    assign proc_92_start_FIFO_blk[2] = 1'b0;
    assign proc_92_TLF_FIFO_blk[2] = 1'b0;
    assign proc_92_input_sync_blk[2] = 1'b0;
    assign proc_92_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_92[2] = dl_detect_out ? proc_dep_vld_vec_92_reg[2] : (proc_92_data_FIFO_blk[2] | proc_92_data_PIPO_blk[2] | proc_92_start_FIFO_blk[2] | proc_92_TLF_FIFO_blk[2] | proc_92_input_sync_blk[2] | proc_92_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_92_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_92_reg <= proc_dep_vld_vec_92;
        end
    end
    assign in_chan_dep_vld_vec_92[0] = dep_chan_vld_91_92;
    assign in_chan_dep_data_vec_92[176 : 0] = dep_chan_data_91_92;
    assign token_in_vec_92[0] = token_91_92;
    assign in_chan_dep_vld_vec_92[1] = dep_chan_vld_93_92;
    assign in_chan_dep_data_vec_92[353 : 177] = dep_chan_data_93_92;
    assign token_in_vec_92[1] = token_93_92;
    assign in_chan_dep_vld_vec_92[2] = dep_chan_vld_109_92;
    assign in_chan_dep_data_vec_92[530 : 354] = dep_chan_data_109_92;
    assign token_in_vec_92[2] = token_109_92;
    assign dep_chan_vld_92_91 = out_chan_dep_vld_vec_92[0];
    assign dep_chan_data_92_91 = out_chan_dep_data_92;
    assign token_92_91 = token_out_vec_92[0];
    assign dep_chan_vld_92_93 = out_chan_dep_vld_vec_92[1];
    assign dep_chan_data_92_93 = out_chan_dep_data_92;
    assign token_92_93 = token_out_vec_92[1];
    assign dep_chan_vld_92_109 = out_chan_dep_vld_vec_92[2];
    assign dep_chan_data_92_109 = out_chan_dep_data_92;
    assign token_92_109 = token_out_vec_92[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(177, 93, 3, 3) top_hls_deadlock_detect_unit_93 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_93),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_93),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_93),
        .token_in_vec(token_in_vec_93),
        .dl_detect_in(dl_detect_out),
        .origin(origin[93]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_93),
        .out_chan_dep_data(out_chan_dep_data_93),
        .token_out_vec(token_out_vec_93),
        .dl_detect_out(dl_in_vec[93]));

    assign proc_93_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_2_x13_blk_n);
    assign proc_93_data_PIPO_blk[0] = 1'b0;
    assign proc_93_start_FIFO_blk[0] = 1'b0;
    assign proc_93_TLF_FIFO_blk[0] = 1'b0;
    assign proc_93_input_sync_blk[0] = 1'b0;
    assign proc_93_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_93[0] = dl_detect_out ? proc_dep_vld_vec_93_reg[0] : (proc_93_data_FIFO_blk[0] | proc_93_data_PIPO_blk[0] | proc_93_start_FIFO_blk[0] | proc_93_TLF_FIFO_blk[0] | proc_93_input_sync_blk[0] | proc_93_output_sync_blk[0]);
    assign proc_93_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_3_x14_blk_n);
    assign proc_93_data_PIPO_blk[1] = 1'b0;
    assign proc_93_start_FIFO_blk[1] = 1'b0;
    assign proc_93_TLF_FIFO_blk[1] = 1'b0;
    assign proc_93_input_sync_blk[1] = 1'b0;
    assign proc_93_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_93[1] = dl_detect_out ? proc_dep_vld_vec_93_reg[1] : (proc_93_data_FIFO_blk[1] | proc_93_data_PIPO_blk[1] | proc_93_start_FIFO_blk[1] | proc_93_TLF_FIFO_blk[1] | proc_93_input_sync_blk[1] | proc_93_output_sync_blk[1]);
    assign proc_93_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_2_x1_U0.fifo_A_PE_2_0_x122_blk_n);
    assign proc_93_data_PIPO_blk[2] = 1'b0;
    assign proc_93_start_FIFO_blk[2] = 1'b0;
    assign proc_93_TLF_FIFO_blk[2] = 1'b0;
    assign proc_93_input_sync_blk[2] = 1'b0;
    assign proc_93_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_93[2] = dl_detect_out ? proc_dep_vld_vec_93_reg[2] : (proc_93_data_FIFO_blk[2] | proc_93_data_PIPO_blk[2] | proc_93_start_FIFO_blk[2] | proc_93_TLF_FIFO_blk[2] | proc_93_input_sync_blk[2] | proc_93_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_93_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_93_reg <= proc_dep_vld_vec_93;
        end
    end
    assign in_chan_dep_vld_vec_93[0] = dep_chan_vld_92_93;
    assign in_chan_dep_data_vec_93[176 : 0] = dep_chan_data_92_93;
    assign token_in_vec_93[0] = token_92_93;
    assign in_chan_dep_vld_vec_93[1] = dep_chan_vld_94_93;
    assign in_chan_dep_data_vec_93[353 : 177] = dep_chan_data_94_93;
    assign token_in_vec_93[1] = token_94_93;
    assign in_chan_dep_vld_vec_93[2] = dep_chan_vld_111_93;
    assign in_chan_dep_data_vec_93[530 : 354] = dep_chan_data_111_93;
    assign token_in_vec_93[2] = token_111_93;
    assign dep_chan_vld_93_92 = out_chan_dep_vld_vec_93[0];
    assign dep_chan_data_93_92 = out_chan_dep_data_93;
    assign token_93_92 = token_out_vec_93[0];
    assign dep_chan_vld_93_94 = out_chan_dep_vld_vec_93[1];
    assign dep_chan_data_93_94 = out_chan_dep_data_93;
    assign token_93_94 = token_out_vec_93[1];
    assign dep_chan_vld_93_111 = out_chan_dep_vld_vec_93[2];
    assign dep_chan_data_93_111 = out_chan_dep_data_93;
    assign token_93_111 = token_out_vec_93[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_3_x1_U0
    top_hls_deadlock_detect_unit #(177, 94, 3, 3) top_hls_deadlock_detect_unit_94 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_94),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_94),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_94),
        .token_in_vec(token_in_vec_94),
        .dl_detect_in(dl_detect_out),
        .origin(origin[94]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_94),
        .out_chan_dep_data(out_chan_dep_data_94),
        .token_out_vec(token_out_vec_94),
        .dl_detect_out(dl_in_vec[94]));

    assign proc_94_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_3_x1_U0.fifo_A_A_IO_L2_in_3_x14_blk_n);
    assign proc_94_data_PIPO_blk[0] = 1'b0;
    assign proc_94_start_FIFO_blk[0] = 1'b0;
    assign proc_94_TLF_FIFO_blk[0] = 1'b0;
    assign proc_94_input_sync_blk[0] = 1'b0;
    assign proc_94_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_94[0] = dl_detect_out ? proc_dep_vld_vec_94_reg[0] : (proc_94_data_FIFO_blk[0] | proc_94_data_PIPO_blk[0] | proc_94_start_FIFO_blk[0] | proc_94_TLF_FIFO_blk[0] | proc_94_input_sync_blk[0] | proc_94_output_sync_blk[0]);
    assign proc_94_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_3_x1_U0.fifo_A_A_IO_L2_in_4_x15_blk_n);
    assign proc_94_data_PIPO_blk[1] = 1'b0;
    assign proc_94_start_FIFO_blk[1] = 1'b0;
    assign proc_94_TLF_FIFO_blk[1] = 1'b0;
    assign proc_94_input_sync_blk[1] = 1'b0;
    assign proc_94_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_94[1] = dl_detect_out ? proc_dep_vld_vec_94_reg[1] : (proc_94_data_FIFO_blk[1] | proc_94_data_PIPO_blk[1] | proc_94_start_FIFO_blk[1] | proc_94_TLF_FIFO_blk[1] | proc_94_input_sync_blk[1] | proc_94_output_sync_blk[1]);
    assign proc_94_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_3_x1_U0.fifo_A_PE_3_0_x125_blk_n);
    assign proc_94_data_PIPO_blk[2] = 1'b0;
    assign proc_94_start_FIFO_blk[2] = 1'b0;
    assign proc_94_TLF_FIFO_blk[2] = 1'b0;
    assign proc_94_input_sync_blk[2] = 1'b0;
    assign proc_94_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_94[2] = dl_detect_out ? proc_dep_vld_vec_94_reg[2] : (proc_94_data_FIFO_blk[2] | proc_94_data_PIPO_blk[2] | proc_94_start_FIFO_blk[2] | proc_94_TLF_FIFO_blk[2] | proc_94_input_sync_blk[2] | proc_94_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_94_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_94_reg <= proc_dep_vld_vec_94;
        end
    end
    assign in_chan_dep_vld_vec_94[0] = dep_chan_vld_93_94;
    assign in_chan_dep_data_vec_94[176 : 0] = dep_chan_data_93_94;
    assign token_in_vec_94[0] = token_93_94;
    assign in_chan_dep_vld_vec_94[1] = dep_chan_vld_95_94;
    assign in_chan_dep_data_vec_94[353 : 177] = dep_chan_data_95_94;
    assign token_in_vec_94[1] = token_95_94;
    assign in_chan_dep_vld_vec_94[2] = dep_chan_vld_113_94;
    assign in_chan_dep_data_vec_94[530 : 354] = dep_chan_data_113_94;
    assign token_in_vec_94[2] = token_113_94;
    assign dep_chan_vld_94_93 = out_chan_dep_vld_vec_94[0];
    assign dep_chan_data_94_93 = out_chan_dep_data_94;
    assign token_94_93 = token_out_vec_94[0];
    assign dep_chan_vld_94_95 = out_chan_dep_vld_vec_94[1];
    assign dep_chan_data_94_95 = out_chan_dep_data_94;
    assign token_94_95 = token_out_vec_94[1];
    assign dep_chan_vld_94_113 = out_chan_dep_vld_vec_94[2];
    assign dep_chan_data_94_113 = out_chan_dep_data_94;
    assign token_94_113 = token_out_vec_94[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_4_x1_U0
    top_hls_deadlock_detect_unit #(177, 95, 3, 3) top_hls_deadlock_detect_unit_95 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_95),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_95),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_95),
        .token_in_vec(token_in_vec_95),
        .dl_detect_in(dl_detect_out),
        .origin(origin[95]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_95),
        .out_chan_dep_data(out_chan_dep_data_95),
        .token_out_vec(token_out_vec_95),
        .dl_detect_out(dl_in_vec[95]));

    assign proc_95_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_4_x1_U0.fifo_A_A_IO_L2_in_4_x15_blk_n);
    assign proc_95_data_PIPO_blk[0] = 1'b0;
    assign proc_95_start_FIFO_blk[0] = 1'b0;
    assign proc_95_TLF_FIFO_blk[0] = 1'b0;
    assign proc_95_input_sync_blk[0] = 1'b0;
    assign proc_95_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_95[0] = dl_detect_out ? proc_dep_vld_vec_95_reg[0] : (proc_95_data_FIFO_blk[0] | proc_95_data_PIPO_blk[0] | proc_95_start_FIFO_blk[0] | proc_95_TLF_FIFO_blk[0] | proc_95_input_sync_blk[0] | proc_95_output_sync_blk[0]);
    assign proc_95_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_4_x1_U0.fifo_A_A_IO_L2_in_5_x16_blk_n);
    assign proc_95_data_PIPO_blk[1] = 1'b0;
    assign proc_95_start_FIFO_blk[1] = 1'b0;
    assign proc_95_TLF_FIFO_blk[1] = 1'b0;
    assign proc_95_input_sync_blk[1] = 1'b0;
    assign proc_95_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_95[1] = dl_detect_out ? proc_dep_vld_vec_95_reg[1] : (proc_95_data_FIFO_blk[1] | proc_95_data_PIPO_blk[1] | proc_95_start_FIFO_blk[1] | proc_95_TLF_FIFO_blk[1] | proc_95_input_sync_blk[1] | proc_95_output_sync_blk[1]);
    assign proc_95_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_4_x1_U0.fifo_A_PE_4_0_x128_blk_n);
    assign proc_95_data_PIPO_blk[2] = 1'b0;
    assign proc_95_start_FIFO_blk[2] = 1'b0;
    assign proc_95_TLF_FIFO_blk[2] = 1'b0;
    assign proc_95_input_sync_blk[2] = 1'b0;
    assign proc_95_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_95[2] = dl_detect_out ? proc_dep_vld_vec_95_reg[2] : (proc_95_data_FIFO_blk[2] | proc_95_data_PIPO_blk[2] | proc_95_start_FIFO_blk[2] | proc_95_TLF_FIFO_blk[2] | proc_95_input_sync_blk[2] | proc_95_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_95_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_95_reg <= proc_dep_vld_vec_95;
        end
    end
    assign in_chan_dep_vld_vec_95[0] = dep_chan_vld_94_95;
    assign in_chan_dep_data_vec_95[176 : 0] = dep_chan_data_94_95;
    assign token_in_vec_95[0] = token_94_95;
    assign in_chan_dep_vld_vec_95[1] = dep_chan_vld_96_95;
    assign in_chan_dep_data_vec_95[353 : 177] = dep_chan_data_96_95;
    assign token_in_vec_95[1] = token_96_95;
    assign in_chan_dep_vld_vec_95[2] = dep_chan_vld_115_95;
    assign in_chan_dep_data_vec_95[530 : 354] = dep_chan_data_115_95;
    assign token_in_vec_95[2] = token_115_95;
    assign dep_chan_vld_95_94 = out_chan_dep_vld_vec_95[0];
    assign dep_chan_data_95_94 = out_chan_dep_data_95;
    assign token_95_94 = token_out_vec_95[0];
    assign dep_chan_vld_95_96 = out_chan_dep_vld_vec_95[1];
    assign dep_chan_data_95_96 = out_chan_dep_data_95;
    assign token_95_96 = token_out_vec_95[1];
    assign dep_chan_vld_95_115 = out_chan_dep_vld_vec_95[2];
    assign dep_chan_data_95_115 = out_chan_dep_data_95;
    assign token_95_115 = token_out_vec_95[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_5_x1_U0
    top_hls_deadlock_detect_unit #(177, 96, 3, 3) top_hls_deadlock_detect_unit_96 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_96),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_96),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_96),
        .token_in_vec(token_in_vec_96),
        .dl_detect_in(dl_detect_out),
        .origin(origin[96]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_96),
        .out_chan_dep_data(out_chan_dep_data_96),
        .token_out_vec(token_out_vec_96),
        .dl_detect_out(dl_in_vec[96]));

    assign proc_96_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_5_x1_U0.fifo_A_A_IO_L2_in_5_x16_blk_n);
    assign proc_96_data_PIPO_blk[0] = 1'b0;
    assign proc_96_start_FIFO_blk[0] = 1'b0;
    assign proc_96_TLF_FIFO_blk[0] = 1'b0;
    assign proc_96_input_sync_blk[0] = 1'b0;
    assign proc_96_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_96[0] = dl_detect_out ? proc_dep_vld_vec_96_reg[0] : (proc_96_data_FIFO_blk[0] | proc_96_data_PIPO_blk[0] | proc_96_start_FIFO_blk[0] | proc_96_TLF_FIFO_blk[0] | proc_96_input_sync_blk[0] | proc_96_output_sync_blk[0]);
    assign proc_96_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_5_x1_U0.fifo_A_A_IO_L2_in_6_x17_blk_n);
    assign proc_96_data_PIPO_blk[1] = 1'b0;
    assign proc_96_start_FIFO_blk[1] = 1'b0;
    assign proc_96_TLF_FIFO_blk[1] = 1'b0;
    assign proc_96_input_sync_blk[1] = 1'b0;
    assign proc_96_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_96[1] = dl_detect_out ? proc_dep_vld_vec_96_reg[1] : (proc_96_data_FIFO_blk[1] | proc_96_data_PIPO_blk[1] | proc_96_start_FIFO_blk[1] | proc_96_TLF_FIFO_blk[1] | proc_96_input_sync_blk[1] | proc_96_output_sync_blk[1]);
    assign proc_96_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_5_x1_U0.fifo_A_PE_5_0_x131_blk_n);
    assign proc_96_data_PIPO_blk[2] = 1'b0;
    assign proc_96_start_FIFO_blk[2] = 1'b0;
    assign proc_96_TLF_FIFO_blk[2] = 1'b0;
    assign proc_96_input_sync_blk[2] = 1'b0;
    assign proc_96_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_96[2] = dl_detect_out ? proc_dep_vld_vec_96_reg[2] : (proc_96_data_FIFO_blk[2] | proc_96_data_PIPO_blk[2] | proc_96_start_FIFO_blk[2] | proc_96_TLF_FIFO_blk[2] | proc_96_input_sync_blk[2] | proc_96_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_96_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_96_reg <= proc_dep_vld_vec_96;
        end
    end
    assign in_chan_dep_vld_vec_96[0] = dep_chan_vld_95_96;
    assign in_chan_dep_data_vec_96[176 : 0] = dep_chan_data_95_96;
    assign token_in_vec_96[0] = token_95_96;
    assign in_chan_dep_vld_vec_96[1] = dep_chan_vld_97_96;
    assign in_chan_dep_data_vec_96[353 : 177] = dep_chan_data_97_96;
    assign token_in_vec_96[1] = token_97_96;
    assign in_chan_dep_vld_vec_96[2] = dep_chan_vld_117_96;
    assign in_chan_dep_data_vec_96[530 : 354] = dep_chan_data_117_96;
    assign token_in_vec_96[2] = token_117_96;
    assign dep_chan_vld_96_95 = out_chan_dep_vld_vec_96[0];
    assign dep_chan_data_96_95 = out_chan_dep_data_96;
    assign token_96_95 = token_out_vec_96[0];
    assign dep_chan_vld_96_97 = out_chan_dep_vld_vec_96[1];
    assign dep_chan_data_96_97 = out_chan_dep_data_96;
    assign token_96_97 = token_out_vec_96[1];
    assign dep_chan_vld_96_117 = out_chan_dep_vld_vec_96[2];
    assign dep_chan_data_96_117 = out_chan_dep_data_96;
    assign token_96_117 = token_out_vec_96[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_6_x1_U0
    top_hls_deadlock_detect_unit #(177, 97, 3, 3) top_hls_deadlock_detect_unit_97 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_97),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_97),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_97),
        .token_in_vec(token_in_vec_97),
        .dl_detect_in(dl_detect_out),
        .origin(origin[97]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_97),
        .out_chan_dep_data(out_chan_dep_data_97),
        .token_out_vec(token_out_vec_97),
        .dl_detect_out(dl_in_vec[97]));

    assign proc_97_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_6_x1_U0.fifo_A_A_IO_L2_in_6_x17_blk_n);
    assign proc_97_data_PIPO_blk[0] = 1'b0;
    assign proc_97_start_FIFO_blk[0] = 1'b0;
    assign proc_97_TLF_FIFO_blk[0] = 1'b0;
    assign proc_97_input_sync_blk[0] = 1'b0;
    assign proc_97_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_97[0] = dl_detect_out ? proc_dep_vld_vec_97_reg[0] : (proc_97_data_FIFO_blk[0] | proc_97_data_PIPO_blk[0] | proc_97_start_FIFO_blk[0] | proc_97_TLF_FIFO_blk[0] | proc_97_input_sync_blk[0] | proc_97_output_sync_blk[0]);
    assign proc_97_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_6_x1_U0.fifo_A_A_IO_L2_in_7_x18_blk_n);
    assign proc_97_data_PIPO_blk[1] = 1'b0;
    assign proc_97_start_FIFO_blk[1] = 1'b0;
    assign proc_97_TLF_FIFO_blk[1] = 1'b0;
    assign proc_97_input_sync_blk[1] = 1'b0;
    assign proc_97_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_97[1] = dl_detect_out ? proc_dep_vld_vec_97_reg[1] : (proc_97_data_FIFO_blk[1] | proc_97_data_PIPO_blk[1] | proc_97_start_FIFO_blk[1] | proc_97_TLF_FIFO_blk[1] | proc_97_input_sync_blk[1] | proc_97_output_sync_blk[1]);
    assign proc_97_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_6_x1_U0.fifo_A_PE_6_0_x134_blk_n);
    assign proc_97_data_PIPO_blk[2] = 1'b0;
    assign proc_97_start_FIFO_blk[2] = 1'b0;
    assign proc_97_TLF_FIFO_blk[2] = 1'b0;
    assign proc_97_input_sync_blk[2] = 1'b0;
    assign proc_97_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_97[2] = dl_detect_out ? proc_dep_vld_vec_97_reg[2] : (proc_97_data_FIFO_blk[2] | proc_97_data_PIPO_blk[2] | proc_97_start_FIFO_blk[2] | proc_97_TLF_FIFO_blk[2] | proc_97_input_sync_blk[2] | proc_97_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_97_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_97_reg <= proc_dep_vld_vec_97;
        end
    end
    assign in_chan_dep_vld_vec_97[0] = dep_chan_vld_96_97;
    assign in_chan_dep_data_vec_97[176 : 0] = dep_chan_data_96_97;
    assign token_in_vec_97[0] = token_96_97;
    assign in_chan_dep_vld_vec_97[1] = dep_chan_vld_98_97;
    assign in_chan_dep_data_vec_97[353 : 177] = dep_chan_data_98_97;
    assign token_in_vec_97[1] = token_98_97;
    assign in_chan_dep_vld_vec_97[2] = dep_chan_vld_119_97;
    assign in_chan_dep_data_vec_97[530 : 354] = dep_chan_data_119_97;
    assign token_in_vec_97[2] = token_119_97;
    assign dep_chan_vld_97_96 = out_chan_dep_vld_vec_97[0];
    assign dep_chan_data_97_96 = out_chan_dep_data_97;
    assign token_97_96 = token_out_vec_97[0];
    assign dep_chan_vld_97_98 = out_chan_dep_vld_vec_97[1];
    assign dep_chan_data_97_98 = out_chan_dep_data_97;
    assign token_97_98 = token_out_vec_97[1];
    assign dep_chan_vld_97_119 = out_chan_dep_vld_vec_97[2];
    assign dep_chan_data_97_119 = out_chan_dep_data_97;
    assign token_97_119 = token_out_vec_97[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_7_x1_U0
    top_hls_deadlock_detect_unit #(177, 98, 3, 3) top_hls_deadlock_detect_unit_98 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_98),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_98),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_98),
        .token_in_vec(token_in_vec_98),
        .dl_detect_in(dl_detect_out),
        .origin(origin[98]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_98),
        .out_chan_dep_data(out_chan_dep_data_98),
        .token_out_vec(token_out_vec_98),
        .dl_detect_out(dl_in_vec[98]));

    assign proc_98_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_7_x1_U0.fifo_A_A_IO_L2_in_7_x18_blk_n);
    assign proc_98_data_PIPO_blk[0] = 1'b0;
    assign proc_98_start_FIFO_blk[0] = 1'b0;
    assign proc_98_TLF_FIFO_blk[0] = 1'b0;
    assign proc_98_input_sync_blk[0] = 1'b0;
    assign proc_98_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_98[0] = dl_detect_out ? proc_dep_vld_vec_98_reg[0] : (proc_98_data_FIFO_blk[0] | proc_98_data_PIPO_blk[0] | proc_98_start_FIFO_blk[0] | proc_98_TLF_FIFO_blk[0] | proc_98_input_sync_blk[0] | proc_98_output_sync_blk[0]);
    assign proc_98_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_7_x1_U0.fifo_A_A_IO_L2_in_8_x19_blk_n);
    assign proc_98_data_PIPO_blk[1] = 1'b0;
    assign proc_98_start_FIFO_blk[1] = 1'b0;
    assign proc_98_TLF_FIFO_blk[1] = 1'b0;
    assign proc_98_input_sync_blk[1] = 1'b0;
    assign proc_98_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_98[1] = dl_detect_out ? proc_dep_vld_vec_98_reg[1] : (proc_98_data_FIFO_blk[1] | proc_98_data_PIPO_blk[1] | proc_98_start_FIFO_blk[1] | proc_98_TLF_FIFO_blk[1] | proc_98_input_sync_blk[1] | proc_98_output_sync_blk[1]);
    assign proc_98_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_7_x1_U0.fifo_A_PE_7_0_x137_blk_n);
    assign proc_98_data_PIPO_blk[2] = 1'b0;
    assign proc_98_start_FIFO_blk[2] = 1'b0;
    assign proc_98_TLF_FIFO_blk[2] = 1'b0;
    assign proc_98_input_sync_blk[2] = 1'b0;
    assign proc_98_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_98[2] = dl_detect_out ? proc_dep_vld_vec_98_reg[2] : (proc_98_data_FIFO_blk[2] | proc_98_data_PIPO_blk[2] | proc_98_start_FIFO_blk[2] | proc_98_TLF_FIFO_blk[2] | proc_98_input_sync_blk[2] | proc_98_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_98_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_98_reg <= proc_dep_vld_vec_98;
        end
    end
    assign in_chan_dep_vld_vec_98[0] = dep_chan_vld_97_98;
    assign in_chan_dep_data_vec_98[176 : 0] = dep_chan_data_97_98;
    assign token_in_vec_98[0] = token_97_98;
    assign in_chan_dep_vld_vec_98[1] = dep_chan_vld_99_98;
    assign in_chan_dep_data_vec_98[353 : 177] = dep_chan_data_99_98;
    assign token_in_vec_98[1] = token_99_98;
    assign in_chan_dep_vld_vec_98[2] = dep_chan_vld_121_98;
    assign in_chan_dep_data_vec_98[530 : 354] = dep_chan_data_121_98;
    assign token_in_vec_98[2] = token_121_98;
    assign dep_chan_vld_98_97 = out_chan_dep_vld_vec_98[0];
    assign dep_chan_data_98_97 = out_chan_dep_data_98;
    assign token_98_97 = token_out_vec_98[0];
    assign dep_chan_vld_98_99 = out_chan_dep_vld_vec_98[1];
    assign dep_chan_data_98_99 = out_chan_dep_data_98;
    assign token_98_99 = token_out_vec_98[1];
    assign dep_chan_vld_98_121 = out_chan_dep_vld_vec_98[2];
    assign dep_chan_data_98_121 = out_chan_dep_data_98;
    assign token_98_121 = token_out_vec_98[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_8_x1_U0
    top_hls_deadlock_detect_unit #(177, 99, 3, 3) top_hls_deadlock_detect_unit_99 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_99),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_99),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_99),
        .token_in_vec(token_in_vec_99),
        .dl_detect_in(dl_detect_out),
        .origin(origin[99]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_99),
        .out_chan_dep_data(out_chan_dep_data_99),
        .token_out_vec(token_out_vec_99),
        .dl_detect_out(dl_in_vec[99]));

    assign proc_99_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_8_x1_U0.fifo_A_A_IO_L2_in_8_x19_blk_n);
    assign proc_99_data_PIPO_blk[0] = 1'b0;
    assign proc_99_start_FIFO_blk[0] = 1'b0;
    assign proc_99_TLF_FIFO_blk[0] = 1'b0;
    assign proc_99_input_sync_blk[0] = 1'b0;
    assign proc_99_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_99[0] = dl_detect_out ? proc_dep_vld_vec_99_reg[0] : (proc_99_data_FIFO_blk[0] | proc_99_data_PIPO_blk[0] | proc_99_start_FIFO_blk[0] | proc_99_TLF_FIFO_blk[0] | proc_99_input_sync_blk[0] | proc_99_output_sync_blk[0]);
    assign proc_99_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_8_x1_U0.fifo_A_A_IO_L2_in_9_x110_blk_n);
    assign proc_99_data_PIPO_blk[1] = 1'b0;
    assign proc_99_start_FIFO_blk[1] = 1'b0;
    assign proc_99_TLF_FIFO_blk[1] = 1'b0;
    assign proc_99_input_sync_blk[1] = 1'b0;
    assign proc_99_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_99[1] = dl_detect_out ? proc_dep_vld_vec_99_reg[1] : (proc_99_data_FIFO_blk[1] | proc_99_data_PIPO_blk[1] | proc_99_start_FIFO_blk[1] | proc_99_TLF_FIFO_blk[1] | proc_99_input_sync_blk[1] | proc_99_output_sync_blk[1]);
    assign proc_99_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_8_x1_U0.fifo_A_PE_8_0_x140_blk_n);
    assign proc_99_data_PIPO_blk[2] = 1'b0;
    assign proc_99_start_FIFO_blk[2] = 1'b0;
    assign proc_99_TLF_FIFO_blk[2] = 1'b0;
    assign proc_99_input_sync_blk[2] = 1'b0;
    assign proc_99_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_99[2] = dl_detect_out ? proc_dep_vld_vec_99_reg[2] : (proc_99_data_FIFO_blk[2] | proc_99_data_PIPO_blk[2] | proc_99_start_FIFO_blk[2] | proc_99_TLF_FIFO_blk[2] | proc_99_input_sync_blk[2] | proc_99_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_99_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_99_reg <= proc_dep_vld_vec_99;
        end
    end
    assign in_chan_dep_vld_vec_99[0] = dep_chan_vld_98_99;
    assign in_chan_dep_data_vec_99[176 : 0] = dep_chan_data_98_99;
    assign token_in_vec_99[0] = token_98_99;
    assign in_chan_dep_vld_vec_99[1] = dep_chan_vld_100_99;
    assign in_chan_dep_data_vec_99[353 : 177] = dep_chan_data_100_99;
    assign token_in_vec_99[1] = token_100_99;
    assign in_chan_dep_vld_vec_99[2] = dep_chan_vld_123_99;
    assign in_chan_dep_data_vec_99[530 : 354] = dep_chan_data_123_99;
    assign token_in_vec_99[2] = token_123_99;
    assign dep_chan_vld_99_98 = out_chan_dep_vld_vec_99[0];
    assign dep_chan_data_99_98 = out_chan_dep_data_99;
    assign token_99_98 = token_out_vec_99[0];
    assign dep_chan_vld_99_100 = out_chan_dep_vld_vec_99[1];
    assign dep_chan_data_99_100 = out_chan_dep_data_99;
    assign token_99_100 = token_out_vec_99[1];
    assign dep_chan_vld_99_123 = out_chan_dep_vld_vec_99[2];
    assign dep_chan_data_99_123 = out_chan_dep_data_99;
    assign token_99_123 = token_out_vec_99[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_9_x1_U0
    top_hls_deadlock_detect_unit #(177, 100, 3, 3) top_hls_deadlock_detect_unit_100 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_100),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_100),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_100),
        .token_in_vec(token_in_vec_100),
        .dl_detect_in(dl_detect_out),
        .origin(origin[100]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_100),
        .out_chan_dep_data(out_chan_dep_data_100),
        .token_out_vec(token_out_vec_100),
        .dl_detect_out(dl_in_vec[100]));

    assign proc_100_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_9_x1_U0.fifo_A_A_IO_L2_in_9_x110_blk_n);
    assign proc_100_data_PIPO_blk[0] = 1'b0;
    assign proc_100_start_FIFO_blk[0] = 1'b0;
    assign proc_100_TLF_FIFO_blk[0] = 1'b0;
    assign proc_100_input_sync_blk[0] = 1'b0;
    assign proc_100_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_100[0] = dl_detect_out ? proc_dep_vld_vec_100_reg[0] : (proc_100_data_FIFO_blk[0] | proc_100_data_PIPO_blk[0] | proc_100_start_FIFO_blk[0] | proc_100_TLF_FIFO_blk[0] | proc_100_input_sync_blk[0] | proc_100_output_sync_blk[0]);
    assign proc_100_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_9_x1_U0.fifo_A_A_IO_L2_in_10_x111_blk_n);
    assign proc_100_data_PIPO_blk[1] = 1'b0;
    assign proc_100_start_FIFO_blk[1] = 1'b0;
    assign proc_100_TLF_FIFO_blk[1] = 1'b0;
    assign proc_100_input_sync_blk[1] = 1'b0;
    assign proc_100_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_100[1] = dl_detect_out ? proc_dep_vld_vec_100_reg[1] : (proc_100_data_FIFO_blk[1] | proc_100_data_PIPO_blk[1] | proc_100_start_FIFO_blk[1] | proc_100_TLF_FIFO_blk[1] | proc_100_input_sync_blk[1] | proc_100_output_sync_blk[1]);
    assign proc_100_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_9_x1_U0.fifo_A_PE_9_0_x143_blk_n);
    assign proc_100_data_PIPO_blk[2] = 1'b0;
    assign proc_100_start_FIFO_blk[2] = 1'b0;
    assign proc_100_TLF_FIFO_blk[2] = 1'b0;
    assign proc_100_input_sync_blk[2] = 1'b0;
    assign proc_100_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_100[2] = dl_detect_out ? proc_dep_vld_vec_100_reg[2] : (proc_100_data_FIFO_blk[2] | proc_100_data_PIPO_blk[2] | proc_100_start_FIFO_blk[2] | proc_100_TLF_FIFO_blk[2] | proc_100_input_sync_blk[2] | proc_100_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_100_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_100_reg <= proc_dep_vld_vec_100;
        end
    end
    assign in_chan_dep_vld_vec_100[0] = dep_chan_vld_99_100;
    assign in_chan_dep_data_vec_100[176 : 0] = dep_chan_data_99_100;
    assign token_in_vec_100[0] = token_99_100;
    assign in_chan_dep_vld_vec_100[1] = dep_chan_vld_101_100;
    assign in_chan_dep_data_vec_100[353 : 177] = dep_chan_data_101_100;
    assign token_in_vec_100[1] = token_101_100;
    assign in_chan_dep_vld_vec_100[2] = dep_chan_vld_125_100;
    assign in_chan_dep_data_vec_100[530 : 354] = dep_chan_data_125_100;
    assign token_in_vec_100[2] = token_125_100;
    assign dep_chan_vld_100_99 = out_chan_dep_vld_vec_100[0];
    assign dep_chan_data_100_99 = out_chan_dep_data_100;
    assign token_100_99 = token_out_vec_100[0];
    assign dep_chan_vld_100_101 = out_chan_dep_vld_vec_100[1];
    assign dep_chan_data_100_101 = out_chan_dep_data_100;
    assign token_100_101 = token_out_vec_100[1];
    assign dep_chan_vld_100_125 = out_chan_dep_vld_vec_100[2];
    assign dep_chan_data_100_125 = out_chan_dep_data_100;
    assign token_100_125 = token_out_vec_100[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_10_x1_U0
    top_hls_deadlock_detect_unit #(177, 101, 3, 3) top_hls_deadlock_detect_unit_101 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_101),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_101),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_101),
        .token_in_vec(token_in_vec_101),
        .dl_detect_in(dl_detect_out),
        .origin(origin[101]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_101),
        .out_chan_dep_data(out_chan_dep_data_101),
        .token_out_vec(token_out_vec_101),
        .dl_detect_out(dl_in_vec[101]));

    assign proc_101_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_10_x1_U0.fifo_A_A_IO_L2_in_10_x111_blk_n);
    assign proc_101_data_PIPO_blk[0] = 1'b0;
    assign proc_101_start_FIFO_blk[0] = 1'b0;
    assign proc_101_TLF_FIFO_blk[0] = 1'b0;
    assign proc_101_input_sync_blk[0] = 1'b0;
    assign proc_101_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_101[0] = dl_detect_out ? proc_dep_vld_vec_101_reg[0] : (proc_101_data_FIFO_blk[0] | proc_101_data_PIPO_blk[0] | proc_101_start_FIFO_blk[0] | proc_101_TLF_FIFO_blk[0] | proc_101_input_sync_blk[0] | proc_101_output_sync_blk[0]);
    assign proc_101_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_10_x1_U0.fifo_A_A_IO_L2_in_11_x112_blk_n);
    assign proc_101_data_PIPO_blk[1] = 1'b0;
    assign proc_101_start_FIFO_blk[1] = 1'b0;
    assign proc_101_TLF_FIFO_blk[1] = 1'b0;
    assign proc_101_input_sync_blk[1] = 1'b0;
    assign proc_101_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_101[1] = dl_detect_out ? proc_dep_vld_vec_101_reg[1] : (proc_101_data_FIFO_blk[1] | proc_101_data_PIPO_blk[1] | proc_101_start_FIFO_blk[1] | proc_101_TLF_FIFO_blk[1] | proc_101_input_sync_blk[1] | proc_101_output_sync_blk[1]);
    assign proc_101_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_10_x1_U0.fifo_A_PE_10_0_x146_blk_n);
    assign proc_101_data_PIPO_blk[2] = 1'b0;
    assign proc_101_start_FIFO_blk[2] = 1'b0;
    assign proc_101_TLF_FIFO_blk[2] = 1'b0;
    assign proc_101_input_sync_blk[2] = 1'b0;
    assign proc_101_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_101[2] = dl_detect_out ? proc_dep_vld_vec_101_reg[2] : (proc_101_data_FIFO_blk[2] | proc_101_data_PIPO_blk[2] | proc_101_start_FIFO_blk[2] | proc_101_TLF_FIFO_blk[2] | proc_101_input_sync_blk[2] | proc_101_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_101_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_101_reg <= proc_dep_vld_vec_101;
        end
    end
    assign in_chan_dep_vld_vec_101[0] = dep_chan_vld_100_101;
    assign in_chan_dep_data_vec_101[176 : 0] = dep_chan_data_100_101;
    assign token_in_vec_101[0] = token_100_101;
    assign in_chan_dep_vld_vec_101[1] = dep_chan_vld_102_101;
    assign in_chan_dep_data_vec_101[353 : 177] = dep_chan_data_102_101;
    assign token_in_vec_101[1] = token_102_101;
    assign in_chan_dep_vld_vec_101[2] = dep_chan_vld_127_101;
    assign in_chan_dep_data_vec_101[530 : 354] = dep_chan_data_127_101;
    assign token_in_vec_101[2] = token_127_101;
    assign dep_chan_vld_101_100 = out_chan_dep_vld_vec_101[0];
    assign dep_chan_data_101_100 = out_chan_dep_data_101;
    assign token_101_100 = token_out_vec_101[0];
    assign dep_chan_vld_101_102 = out_chan_dep_vld_vec_101[1];
    assign dep_chan_data_101_102 = out_chan_dep_data_101;
    assign token_101_102 = token_out_vec_101[1];
    assign dep_chan_vld_101_127 = out_chan_dep_vld_vec_101[2];
    assign dep_chan_data_101_127 = out_chan_dep_data_101;
    assign token_101_127 = token_out_vec_101[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_11_x1_U0
    top_hls_deadlock_detect_unit #(177, 102, 3, 3) top_hls_deadlock_detect_unit_102 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_102),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_102),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_102),
        .token_in_vec(token_in_vec_102),
        .dl_detect_in(dl_detect_out),
        .origin(origin[102]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_102),
        .out_chan_dep_data(out_chan_dep_data_102),
        .token_out_vec(token_out_vec_102),
        .dl_detect_out(dl_in_vec[102]));

    assign proc_102_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_11_x1_U0.fifo_A_A_IO_L2_in_11_x112_blk_n);
    assign proc_102_data_PIPO_blk[0] = 1'b0;
    assign proc_102_start_FIFO_blk[0] = 1'b0;
    assign proc_102_TLF_FIFO_blk[0] = 1'b0;
    assign proc_102_input_sync_blk[0] = 1'b0;
    assign proc_102_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_102[0] = dl_detect_out ? proc_dep_vld_vec_102_reg[0] : (proc_102_data_FIFO_blk[0] | proc_102_data_PIPO_blk[0] | proc_102_start_FIFO_blk[0] | proc_102_TLF_FIFO_blk[0] | proc_102_input_sync_blk[0] | proc_102_output_sync_blk[0]);
    assign proc_102_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_11_x1_U0.fifo_A_A_IO_L2_in_12_x113_blk_n);
    assign proc_102_data_PIPO_blk[1] = 1'b0;
    assign proc_102_start_FIFO_blk[1] = 1'b0;
    assign proc_102_TLF_FIFO_blk[1] = 1'b0;
    assign proc_102_input_sync_blk[1] = 1'b0;
    assign proc_102_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_102[1] = dl_detect_out ? proc_dep_vld_vec_102_reg[1] : (proc_102_data_FIFO_blk[1] | proc_102_data_PIPO_blk[1] | proc_102_start_FIFO_blk[1] | proc_102_TLF_FIFO_blk[1] | proc_102_input_sync_blk[1] | proc_102_output_sync_blk[1]);
    assign proc_102_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_11_x1_U0.fifo_A_PE_11_0_x149_blk_n);
    assign proc_102_data_PIPO_blk[2] = 1'b0;
    assign proc_102_start_FIFO_blk[2] = 1'b0;
    assign proc_102_TLF_FIFO_blk[2] = 1'b0;
    assign proc_102_input_sync_blk[2] = 1'b0;
    assign proc_102_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_102[2] = dl_detect_out ? proc_dep_vld_vec_102_reg[2] : (proc_102_data_FIFO_blk[2] | proc_102_data_PIPO_blk[2] | proc_102_start_FIFO_blk[2] | proc_102_TLF_FIFO_blk[2] | proc_102_input_sync_blk[2] | proc_102_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_102_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_102_reg <= proc_dep_vld_vec_102;
        end
    end
    assign in_chan_dep_vld_vec_102[0] = dep_chan_vld_101_102;
    assign in_chan_dep_data_vec_102[176 : 0] = dep_chan_data_101_102;
    assign token_in_vec_102[0] = token_101_102;
    assign in_chan_dep_vld_vec_102[1] = dep_chan_vld_103_102;
    assign in_chan_dep_data_vec_102[353 : 177] = dep_chan_data_103_102;
    assign token_in_vec_102[1] = token_103_102;
    assign in_chan_dep_vld_vec_102[2] = dep_chan_vld_129_102;
    assign in_chan_dep_data_vec_102[530 : 354] = dep_chan_data_129_102;
    assign token_in_vec_102[2] = token_129_102;
    assign dep_chan_vld_102_101 = out_chan_dep_vld_vec_102[0];
    assign dep_chan_data_102_101 = out_chan_dep_data_102;
    assign token_102_101 = token_out_vec_102[0];
    assign dep_chan_vld_102_103 = out_chan_dep_vld_vec_102[1];
    assign dep_chan_data_102_103 = out_chan_dep_data_102;
    assign token_102_103 = token_out_vec_102[1];
    assign dep_chan_vld_102_129 = out_chan_dep_vld_vec_102[2];
    assign dep_chan_data_102_129 = out_chan_dep_data_102;
    assign token_102_129 = token_out_vec_102[2];

    // Process: grp_kernel3_x1_fu_112.A_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(177, 103, 2, 2) top_hls_deadlock_detect_unit_103 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_103),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_103),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_103),
        .token_in_vec(token_in_vec_103),
        .dl_detect_in(dl_detect_out),
        .origin(origin[103]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_103),
        .out_chan_dep_data(out_chan_dep_data_103),
        .token_out_vec(token_out_vec_103),
        .dl_detect_out(dl_in_vec[103]));

    assign proc_103_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_boundary_x1_U0.fifo_A_A_IO_L2_in_12_x113_blk_n);
    assign proc_103_data_PIPO_blk[0] = 1'b0;
    assign proc_103_start_FIFO_blk[0] = 1'b0;
    assign proc_103_TLF_FIFO_blk[0] = 1'b0;
    assign proc_103_input_sync_blk[0] = 1'b0;
    assign proc_103_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_103[0] = dl_detect_out ? proc_dep_vld_vec_103_reg[0] : (proc_103_data_FIFO_blk[0] | proc_103_data_PIPO_blk[0] | proc_103_start_FIFO_blk[0] | proc_103_TLF_FIFO_blk[0] | proc_103_input_sync_blk[0] | proc_103_output_sync_blk[0]);
    assign proc_103_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.A_IO_L2_in_boundary_x1_U0.fifo_A_PE_12_0_x152_blk_n);
    assign proc_103_data_PIPO_blk[1] = 1'b0;
    assign proc_103_start_FIFO_blk[1] = 1'b0;
    assign proc_103_TLF_FIFO_blk[1] = 1'b0;
    assign proc_103_input_sync_blk[1] = 1'b0;
    assign proc_103_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_103[1] = dl_detect_out ? proc_dep_vld_vec_103_reg[1] : (proc_103_data_FIFO_blk[1] | proc_103_data_PIPO_blk[1] | proc_103_start_FIFO_blk[1] | proc_103_TLF_FIFO_blk[1] | proc_103_input_sync_blk[1] | proc_103_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_103_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_103_reg <= proc_dep_vld_vec_103;
        end
    end
    assign in_chan_dep_vld_vec_103[0] = dep_chan_vld_102_103;
    assign in_chan_dep_data_vec_103[176 : 0] = dep_chan_data_102_103;
    assign token_in_vec_103[0] = token_102_103;
    assign in_chan_dep_vld_vec_103[1] = dep_chan_vld_131_103;
    assign in_chan_dep_data_vec_103[353 : 177] = dep_chan_data_131_103;
    assign token_in_vec_103[1] = token_131_103;
    assign dep_chan_vld_103_102 = out_chan_dep_vld_vec_103[0];
    assign dep_chan_data_103_102 = out_chan_dep_data_103;
    assign token_103_102 = token_out_vec_103[0];
    assign dep_chan_vld_103_131 = out_chan_dep_vld_vec_103[1];
    assign dep_chan_data_103_131 = out_chan_dep_data_103;
    assign token_103_131 = token_out_vec_103[1];

    // Process: grp_kernel3_x1_fu_112.B_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(177, 104, 3, 3) top_hls_deadlock_detect_unit_104 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_104),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_104),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_104),
        .token_in_vec(token_in_vec_104),
        .dl_detect_in(dl_detect_out),
        .origin(origin[104]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_104),
        .out_chan_dep_data(out_chan_dep_data_104),
        .token_out_vec(token_out_vec_104),
        .dl_detect_out(dl_in_vec[104]));

    assign proc_104_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.B_IO_L3_in_x1_U0.fifo_B_B_IO_L2_in_0_x114_blk_n);
    assign proc_104_data_PIPO_blk[0] = 1'b0;
    assign proc_104_start_FIFO_blk[0] = 1'b0;
    assign proc_104_TLF_FIFO_blk[0] = 1'b0;
    assign proc_104_input_sync_blk[0] = 1'b0;
    assign proc_104_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_104[0] = dl_detect_out ? proc_dep_vld_vec_104_reg[0] : (proc_104_data_FIFO_blk[0] | proc_104_data_PIPO_blk[0] | proc_104_start_FIFO_blk[0] | proc_104_TLF_FIFO_blk[0] | proc_104_input_sync_blk[0] | proc_104_output_sync_blk[0]);
    assign proc_104_data_FIFO_blk[1] = 1'b0;
    assign proc_104_data_PIPO_blk[1] = 1'b0;
    assign proc_104_start_FIFO_blk[1] = 1'b0;
    assign proc_104_TLF_FIFO_blk[1] = 1'b0;
    assign proc_104_input_sync_blk[1] = 1'b0 | (grp_kernel3_x1_fu_112.ap_sync_B_IO_L3_in_x1_U0_ap_ready & grp_kernel3_x1_fu_112.B_IO_L3_in_x1_U0.ap_idle & ~grp_kernel3_x1_fu_112.ap_sync_kernel3_x1_entry31_U0_ap_ready);
    assign proc_104_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_104[1] = dl_detect_out ? proc_dep_vld_vec_104_reg[1] : (proc_104_data_FIFO_blk[1] | proc_104_data_PIPO_blk[1] | proc_104_start_FIFO_blk[1] | proc_104_TLF_FIFO_blk[1] | proc_104_input_sync_blk[1] | proc_104_output_sync_blk[1]);
    assign proc_104_data_FIFO_blk[2] = 1'b0;
    assign proc_104_data_PIPO_blk[2] = 1'b0;
    assign proc_104_start_FIFO_blk[2] = 1'b0;
    assign proc_104_TLF_FIFO_blk[2] = 1'b0;
    assign proc_104_input_sync_blk[2] = 1'b0 | (grp_kernel3_x1_fu_112.ap_sync_B_IO_L3_in_x1_U0_ap_ready & grp_kernel3_x1_fu_112.B_IO_L3_in_x1_U0.ap_idle & ~grp_kernel3_x1_fu_112.ap_sync_A_IO_L3_in_x1_U0_ap_ready);
    assign proc_104_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_104[2] = dl_detect_out ? proc_dep_vld_vec_104_reg[2] : (proc_104_data_FIFO_blk[2] | proc_104_data_PIPO_blk[2] | proc_104_start_FIFO_blk[2] | proc_104_TLF_FIFO_blk[2] | proc_104_input_sync_blk[2] | proc_104_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_104_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_104_reg <= proc_dep_vld_vec_104;
        end
    end
    assign in_chan_dep_vld_vec_104[0] = dep_chan_vld_88_104;
    assign in_chan_dep_data_vec_104[176 : 0] = dep_chan_data_88_104;
    assign token_in_vec_104[0] = token_88_104;
    assign in_chan_dep_vld_vec_104[1] = dep_chan_vld_90_104;
    assign in_chan_dep_data_vec_104[353 : 177] = dep_chan_data_90_104;
    assign token_in_vec_104[1] = token_90_104;
    assign in_chan_dep_vld_vec_104[2] = dep_chan_vld_105_104;
    assign in_chan_dep_data_vec_104[530 : 354] = dep_chan_data_105_104;
    assign token_in_vec_104[2] = token_105_104;
    assign dep_chan_vld_104_105 = out_chan_dep_vld_vec_104[0];
    assign dep_chan_data_104_105 = out_chan_dep_data_104;
    assign token_104_105 = token_out_vec_104[0];
    assign dep_chan_vld_104_88 = out_chan_dep_vld_vec_104[1];
    assign dep_chan_data_104_88 = out_chan_dep_data_104;
    assign token_104_88 = token_out_vec_104[1];
    assign dep_chan_vld_104_90 = out_chan_dep_vld_vec_104[2];
    assign dep_chan_data_104_90 = out_chan_dep_data_104;
    assign token_104_90 = token_out_vec_104[2];

    // Process: grp_kernel3_x1_fu_112.B_IO_L2_in_x1_U0
    top_hls_deadlock_detect_unit #(177, 105, 3, 3) top_hls_deadlock_detect_unit_105 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_105),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_105),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_105),
        .token_in_vec(token_in_vec_105),
        .dl_detect_in(dl_detect_out),
        .origin(origin[105]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_105),
        .out_chan_dep_data(out_chan_dep_data_105),
        .token_out_vec(token_out_vec_105),
        .dl_detect_out(dl_in_vec[105]));

    assign proc_105_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.B_IO_L2_in_x1_U0.fifo_B_B_IO_L2_in_0_x114_blk_n);
    assign proc_105_data_PIPO_blk[0] = 1'b0;
    assign proc_105_start_FIFO_blk[0] = 1'b0;
    assign proc_105_TLF_FIFO_blk[0] = 1'b0;
    assign proc_105_input_sync_blk[0] = 1'b0;
    assign proc_105_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_105[0] = dl_detect_out ? proc_dep_vld_vec_105_reg[0] : (proc_105_data_FIFO_blk[0] | proc_105_data_PIPO_blk[0] | proc_105_start_FIFO_blk[0] | proc_105_TLF_FIFO_blk[0] | proc_105_input_sync_blk[0] | proc_105_output_sync_blk[0]);
    assign proc_105_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.B_IO_L2_in_x1_U0.fifo_B_B_IO_L2_in_1_x115_blk_n);
    assign proc_105_data_PIPO_blk[1] = 1'b0;
    assign proc_105_start_FIFO_blk[1] = 1'b0;
    assign proc_105_TLF_FIFO_blk[1] = 1'b0;
    assign proc_105_input_sync_blk[1] = 1'b0;
    assign proc_105_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_105[1] = dl_detect_out ? proc_dep_vld_vec_105_reg[1] : (proc_105_data_FIFO_blk[1] | proc_105_data_PIPO_blk[1] | proc_105_start_FIFO_blk[1] | proc_105_TLF_FIFO_blk[1] | proc_105_input_sync_blk[1] | proc_105_output_sync_blk[1]);
    assign proc_105_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.B_IO_L2_in_x1_U0.fifo_B_PE_0_0_x155_blk_n);
    assign proc_105_data_PIPO_blk[2] = 1'b0;
    assign proc_105_start_FIFO_blk[2] = 1'b0;
    assign proc_105_TLF_FIFO_blk[2] = 1'b0;
    assign proc_105_input_sync_blk[2] = 1'b0;
    assign proc_105_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_105[2] = dl_detect_out ? proc_dep_vld_vec_105_reg[2] : (proc_105_data_FIFO_blk[2] | proc_105_data_PIPO_blk[2] | proc_105_start_FIFO_blk[2] | proc_105_TLF_FIFO_blk[2] | proc_105_input_sync_blk[2] | proc_105_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_105_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_105_reg <= proc_dep_vld_vec_105;
        end
    end
    assign in_chan_dep_vld_vec_105[0] = dep_chan_vld_104_105;
    assign in_chan_dep_data_vec_105[176 : 0] = dep_chan_data_104_105;
    assign token_in_vec_105[0] = token_104_105;
    assign in_chan_dep_vld_vec_105[1] = dep_chan_vld_106_105;
    assign in_chan_dep_data_vec_105[353 : 177] = dep_chan_data_106_105;
    assign token_in_vec_105[1] = token_106_105;
    assign in_chan_dep_vld_vec_105[2] = dep_chan_vld_107_105;
    assign in_chan_dep_data_vec_105[530 : 354] = dep_chan_data_107_105;
    assign token_in_vec_105[2] = token_107_105;
    assign dep_chan_vld_105_104 = out_chan_dep_vld_vec_105[0];
    assign dep_chan_data_105_104 = out_chan_dep_data_105;
    assign token_105_104 = token_out_vec_105[0];
    assign dep_chan_vld_105_106 = out_chan_dep_vld_vec_105[1];
    assign dep_chan_data_105_106 = out_chan_dep_data_105;
    assign token_105_106 = token_out_vec_105[1];
    assign dep_chan_vld_105_107 = out_chan_dep_vld_vec_105[2];
    assign dep_chan_data_105_107 = out_chan_dep_data_105;
    assign token_105_107 = token_out_vec_105[2];

    // Process: grp_kernel3_x1_fu_112.B_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(177, 106, 2, 2) top_hls_deadlock_detect_unit_106 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_106),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_106),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_106),
        .token_in_vec(token_in_vec_106),
        .dl_detect_in(dl_detect_out),
        .origin(origin[106]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_106),
        .out_chan_dep_data(out_chan_dep_data_106),
        .token_out_vec(token_out_vec_106),
        .dl_detect_out(dl_in_vec[106]));

    assign proc_106_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.B_IO_L2_in_boundary_x1_U0.fifo_B_B_IO_L2_in_1_x115_blk_n);
    assign proc_106_data_PIPO_blk[0] = 1'b0;
    assign proc_106_start_FIFO_blk[0] = 1'b0;
    assign proc_106_TLF_FIFO_blk[0] = 1'b0;
    assign proc_106_input_sync_blk[0] = 1'b0;
    assign proc_106_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_106[0] = dl_detect_out ? proc_dep_vld_vec_106_reg[0] : (proc_106_data_FIFO_blk[0] | proc_106_data_PIPO_blk[0] | proc_106_start_FIFO_blk[0] | proc_106_TLF_FIFO_blk[0] | proc_106_input_sync_blk[0] | proc_106_output_sync_blk[0]);
    assign proc_106_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.B_IO_L2_in_boundary_x1_U0.fifo_B_PE_0_1_x169_blk_n);
    assign proc_106_data_PIPO_blk[1] = 1'b0;
    assign proc_106_start_FIFO_blk[1] = 1'b0;
    assign proc_106_TLF_FIFO_blk[1] = 1'b0;
    assign proc_106_input_sync_blk[1] = 1'b0;
    assign proc_106_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_106[1] = dl_detect_out ? proc_dep_vld_vec_106_reg[1] : (proc_106_data_FIFO_blk[1] | proc_106_data_PIPO_blk[1] | proc_106_start_FIFO_blk[1] | proc_106_TLF_FIFO_blk[1] | proc_106_input_sync_blk[1] | proc_106_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_106_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_106_reg <= proc_dep_vld_vec_106;
        end
    end
    assign in_chan_dep_vld_vec_106[0] = dep_chan_vld_105_106;
    assign in_chan_dep_data_vec_106[176 : 0] = dep_chan_data_105_106;
    assign token_in_vec_106[0] = token_105_106;
    assign in_chan_dep_vld_vec_106[1] = dep_chan_vld_108_106;
    assign in_chan_dep_data_vec_106[353 : 177] = dep_chan_data_108_106;
    assign token_in_vec_106[1] = token_108_106;
    assign dep_chan_vld_106_105 = out_chan_dep_vld_vec_106[0];
    assign dep_chan_data_106_105 = out_chan_dep_data_106;
    assign token_106_105 = token_out_vec_106[0];
    assign dep_chan_vld_106_108 = out_chan_dep_vld_vec_106[1];
    assign dep_chan_data_106_108 = out_chan_dep_data_106;
    assign token_106_108 = token_out_vec_106[1];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_0_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 107, 5, 5) top_hls_deadlock_detect_unit_107 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_107),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_107),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_107),
        .token_in_vec(token_in_vec_107),
        .dl_detect_in(dl_detect_out),
        .origin(origin[107]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_107),
        .out_chan_dep_data(out_chan_dep_data_107),
        .token_out_vec(token_out_vec_107),
        .dl_detect_out(dl_in_vec[107]));

    assign proc_107_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_0_x116_blk_n);
    assign proc_107_data_PIPO_blk[0] = 1'b0;
    assign proc_107_start_FIFO_blk[0] = 1'b0;
    assign proc_107_TLF_FIFO_blk[0] = 1'b0;
    assign proc_107_input_sync_blk[0] = 1'b0;
    assign proc_107_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_107[0] = dl_detect_out ? proc_dep_vld_vec_107_reg[0] : (proc_107_data_FIFO_blk[0] | proc_107_data_PIPO_blk[0] | proc_107_start_FIFO_blk[0] | proc_107_TLF_FIFO_blk[0] | proc_107_input_sync_blk[0] | proc_107_output_sync_blk[0]);
    assign proc_107_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_1_x117_blk_n);
    assign proc_107_data_PIPO_blk[1] = 1'b0;
    assign proc_107_start_FIFO_blk[1] = 1'b0;
    assign proc_107_TLF_FIFO_blk[1] = 1'b0;
    assign proc_107_input_sync_blk[1] = 1'b0;
    assign proc_107_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_107[1] = dl_detect_out ? proc_dep_vld_vec_107_reg[1] : (proc_107_data_FIFO_blk[1] | proc_107_data_PIPO_blk[1] | proc_107_start_FIFO_blk[1] | proc_107_TLF_FIFO_blk[1] | proc_107_input_sync_blk[1] | proc_107_output_sync_blk[1]);
    assign proc_107_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_0_x1_U0.fifo_B_PE_0_0_x155_blk_n);
    assign proc_107_data_PIPO_blk[2] = 1'b0;
    assign proc_107_start_FIFO_blk[2] = 1'b0;
    assign proc_107_TLF_FIFO_blk[2] = 1'b0;
    assign proc_107_input_sync_blk[2] = 1'b0;
    assign proc_107_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_107[2] = dl_detect_out ? proc_dep_vld_vec_107_reg[2] : (proc_107_data_FIFO_blk[2] | proc_107_data_PIPO_blk[2] | proc_107_start_FIFO_blk[2] | proc_107_TLF_FIFO_blk[2] | proc_107_input_sync_blk[2] | proc_107_output_sync_blk[2]);
    assign proc_107_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_0_x1_U0.fifo_B_PE_1_0_x156_blk_n);
    assign proc_107_data_PIPO_blk[3] = 1'b0;
    assign proc_107_start_FIFO_blk[3] = 1'b0;
    assign proc_107_TLF_FIFO_blk[3] = 1'b0;
    assign proc_107_input_sync_blk[3] = 1'b0;
    assign proc_107_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_107[3] = dl_detect_out ? proc_dep_vld_vec_107_reg[3] : (proc_107_data_FIFO_blk[3] | proc_107_data_PIPO_blk[3] | proc_107_start_FIFO_blk[3] | proc_107_TLF_FIFO_blk[3] | proc_107_input_sync_blk[3] | proc_107_output_sync_blk[3]);
    assign proc_107_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_0_x1_U0.fifo_C_drain_PE_0_0_x183_blk_n);
    assign proc_107_data_PIPO_blk[4] = 1'b0;
    assign proc_107_start_FIFO_blk[4] = 1'b0;
    assign proc_107_TLF_FIFO_blk[4] = 1'b0;
    assign proc_107_input_sync_blk[4] = 1'b0;
    assign proc_107_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_107[4] = dl_detect_out ? proc_dep_vld_vec_107_reg[4] : (proc_107_data_FIFO_blk[4] | proc_107_data_PIPO_blk[4] | proc_107_start_FIFO_blk[4] | proc_107_TLF_FIFO_blk[4] | proc_107_input_sync_blk[4] | proc_107_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_107_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_107_reg <= proc_dep_vld_vec_107;
        end
    end
    assign in_chan_dep_vld_vec_107[0] = dep_chan_vld_91_107;
    assign in_chan_dep_data_vec_107[176 : 0] = dep_chan_data_91_107;
    assign token_in_vec_107[0] = token_91_107;
    assign in_chan_dep_vld_vec_107[1] = dep_chan_vld_105_107;
    assign in_chan_dep_data_vec_107[353 : 177] = dep_chan_data_105_107;
    assign token_in_vec_107[1] = token_105_107;
    assign in_chan_dep_vld_vec_107[2] = dep_chan_vld_108_107;
    assign in_chan_dep_data_vec_107[530 : 354] = dep_chan_data_108_107;
    assign token_in_vec_107[2] = token_108_107;
    assign in_chan_dep_vld_vec_107[3] = dep_chan_vld_109_107;
    assign in_chan_dep_data_vec_107[707 : 531] = dep_chan_data_109_107;
    assign token_in_vec_107[3] = token_109_107;
    assign in_chan_dep_vld_vec_107[4] = dep_chan_vld_160_107;
    assign in_chan_dep_data_vec_107[884 : 708] = dep_chan_data_160_107;
    assign token_in_vec_107[4] = token_160_107;
    assign dep_chan_vld_107_91 = out_chan_dep_vld_vec_107[0];
    assign dep_chan_data_107_91 = out_chan_dep_data_107;
    assign token_107_91 = token_out_vec_107[0];
    assign dep_chan_vld_107_108 = out_chan_dep_vld_vec_107[1];
    assign dep_chan_data_107_108 = out_chan_dep_data_107;
    assign token_107_108 = token_out_vec_107[1];
    assign dep_chan_vld_107_105 = out_chan_dep_vld_vec_107[2];
    assign dep_chan_data_107_105 = out_chan_dep_data_107;
    assign token_107_105 = token_out_vec_107[2];
    assign dep_chan_vld_107_109 = out_chan_dep_vld_vec_107[3];
    assign dep_chan_data_107_109 = out_chan_dep_data_107;
    assign token_107_109 = token_out_vec_107[3];
    assign dep_chan_vld_107_160 = out_chan_dep_vld_vec_107[4];
    assign dep_chan_data_107_160 = out_chan_dep_data_107;
    assign token_107_160 = token_out_vec_107[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_0_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 108, 5, 5) top_hls_deadlock_detect_unit_108 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_108),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_108),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_108),
        .token_in_vec(token_in_vec_108),
        .dl_detect_in(dl_detect_out),
        .origin(origin[108]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_108),
        .out_chan_dep_data(out_chan_dep_data_108),
        .token_out_vec(token_out_vec_108),
        .dl_detect_out(dl_in_vec[108]));

    assign proc_108_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_1_x117_blk_n);
    assign proc_108_data_PIPO_blk[0] = 1'b0;
    assign proc_108_start_FIFO_blk[0] = 1'b0;
    assign proc_108_TLF_FIFO_blk[0] = 1'b0;
    assign proc_108_input_sync_blk[0] = 1'b0;
    assign proc_108_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_108[0] = dl_detect_out ? proc_dep_vld_vec_108_reg[0] : (proc_108_data_FIFO_blk[0] | proc_108_data_PIPO_blk[0] | proc_108_start_FIFO_blk[0] | proc_108_TLF_FIFO_blk[0] | proc_108_input_sync_blk[0] | proc_108_output_sync_blk[0]);
    assign proc_108_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_2_x118_blk_n);
    assign proc_108_data_PIPO_blk[1] = 1'b0;
    assign proc_108_start_FIFO_blk[1] = 1'b0;
    assign proc_108_TLF_FIFO_blk[1] = 1'b0;
    assign proc_108_input_sync_blk[1] = 1'b0;
    assign proc_108_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_108[1] = dl_detect_out ? proc_dep_vld_vec_108_reg[1] : (proc_108_data_FIFO_blk[1] | proc_108_data_PIPO_blk[1] | proc_108_start_FIFO_blk[1] | proc_108_TLF_FIFO_blk[1] | proc_108_input_sync_blk[1] | proc_108_output_sync_blk[1]);
    assign proc_108_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_1_x1_U0.fifo_B_PE_0_1_x169_blk_n);
    assign proc_108_data_PIPO_blk[2] = 1'b0;
    assign proc_108_start_FIFO_blk[2] = 1'b0;
    assign proc_108_TLF_FIFO_blk[2] = 1'b0;
    assign proc_108_input_sync_blk[2] = 1'b0;
    assign proc_108_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_108[2] = dl_detect_out ? proc_dep_vld_vec_108_reg[2] : (proc_108_data_FIFO_blk[2] | proc_108_data_PIPO_blk[2] | proc_108_start_FIFO_blk[2] | proc_108_TLF_FIFO_blk[2] | proc_108_input_sync_blk[2] | proc_108_output_sync_blk[2]);
    assign proc_108_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_1_x1_U0.fifo_B_PE_1_1_x170_blk_n);
    assign proc_108_data_PIPO_blk[3] = 1'b0;
    assign proc_108_start_FIFO_blk[3] = 1'b0;
    assign proc_108_TLF_FIFO_blk[3] = 1'b0;
    assign proc_108_input_sync_blk[3] = 1'b0;
    assign proc_108_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_108[3] = dl_detect_out ? proc_dep_vld_vec_108_reg[3] : (proc_108_data_FIFO_blk[3] | proc_108_data_PIPO_blk[3] | proc_108_start_FIFO_blk[3] | proc_108_TLF_FIFO_blk[3] | proc_108_input_sync_blk[3] | proc_108_output_sync_blk[3]);
    assign proc_108_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_0_1_x1_U0.fifo_C_drain_PE_0_1_x196_blk_n);
    assign proc_108_data_PIPO_blk[4] = 1'b0;
    assign proc_108_start_FIFO_blk[4] = 1'b0;
    assign proc_108_TLF_FIFO_blk[4] = 1'b0;
    assign proc_108_input_sync_blk[4] = 1'b0;
    assign proc_108_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_108[4] = dl_detect_out ? proc_dep_vld_vec_108_reg[4] : (proc_108_data_FIFO_blk[4] | proc_108_data_PIPO_blk[4] | proc_108_start_FIFO_blk[4] | proc_108_TLF_FIFO_blk[4] | proc_108_input_sync_blk[4] | proc_108_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_108_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_108_reg <= proc_dep_vld_vec_108;
        end
    end
    assign in_chan_dep_vld_vec_108[0] = dep_chan_vld_106_108;
    assign in_chan_dep_data_vec_108[176 : 0] = dep_chan_data_106_108;
    assign token_in_vec_108[0] = token_106_108;
    assign in_chan_dep_vld_vec_108[1] = dep_chan_vld_107_108;
    assign in_chan_dep_data_vec_108[353 : 177] = dep_chan_data_107_108;
    assign token_in_vec_108[1] = token_107_108;
    assign in_chan_dep_vld_vec_108[2] = dep_chan_vld_110_108;
    assign in_chan_dep_data_vec_108[530 : 354] = dep_chan_data_110_108;
    assign token_in_vec_108[2] = token_110_108;
    assign in_chan_dep_vld_vec_108[3] = dep_chan_vld_133_108;
    assign in_chan_dep_data_vec_108[707 : 531] = dep_chan_data_133_108;
    assign token_in_vec_108[3] = token_133_108;
    assign in_chan_dep_vld_vec_108[4] = dep_chan_vld_173_108;
    assign in_chan_dep_data_vec_108[884 : 708] = dep_chan_data_173_108;
    assign token_in_vec_108[4] = token_173_108;
    assign dep_chan_vld_108_107 = out_chan_dep_vld_vec_108[0];
    assign dep_chan_data_108_107 = out_chan_dep_data_108;
    assign token_108_107 = token_out_vec_108[0];
    assign dep_chan_vld_108_133 = out_chan_dep_vld_vec_108[1];
    assign dep_chan_data_108_133 = out_chan_dep_data_108;
    assign token_108_133 = token_out_vec_108[1];
    assign dep_chan_vld_108_106 = out_chan_dep_vld_vec_108[2];
    assign dep_chan_data_108_106 = out_chan_dep_data_108;
    assign token_108_106 = token_out_vec_108[2];
    assign dep_chan_vld_108_110 = out_chan_dep_vld_vec_108[3];
    assign dep_chan_data_108_110 = out_chan_dep_data_108;
    assign token_108_110 = token_out_vec_108[3];
    assign dep_chan_vld_108_173 = out_chan_dep_vld_vec_108[4];
    assign dep_chan_data_108_173 = out_chan_dep_data_108;
    assign token_108_173 = token_out_vec_108[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_1_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 109, 5, 5) top_hls_deadlock_detect_unit_109 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_109),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_109),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_109),
        .token_in_vec(token_in_vec_109),
        .dl_detect_in(dl_detect_out),
        .origin(origin[109]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_109),
        .out_chan_dep_data(out_chan_dep_data_109),
        .token_out_vec(token_out_vec_109),
        .dl_detect_out(dl_in_vec[109]));

    assign proc_109_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_0_x119_blk_n);
    assign proc_109_data_PIPO_blk[0] = 1'b0;
    assign proc_109_start_FIFO_blk[0] = 1'b0;
    assign proc_109_TLF_FIFO_blk[0] = 1'b0;
    assign proc_109_input_sync_blk[0] = 1'b0;
    assign proc_109_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_109[0] = dl_detect_out ? proc_dep_vld_vec_109_reg[0] : (proc_109_data_FIFO_blk[0] | proc_109_data_PIPO_blk[0] | proc_109_start_FIFO_blk[0] | proc_109_TLF_FIFO_blk[0] | proc_109_input_sync_blk[0] | proc_109_output_sync_blk[0]);
    assign proc_109_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_1_x120_blk_n);
    assign proc_109_data_PIPO_blk[1] = 1'b0;
    assign proc_109_start_FIFO_blk[1] = 1'b0;
    assign proc_109_TLF_FIFO_blk[1] = 1'b0;
    assign proc_109_input_sync_blk[1] = 1'b0;
    assign proc_109_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_109[1] = dl_detect_out ? proc_dep_vld_vec_109_reg[1] : (proc_109_data_FIFO_blk[1] | proc_109_data_PIPO_blk[1] | proc_109_start_FIFO_blk[1] | proc_109_TLF_FIFO_blk[1] | proc_109_input_sync_blk[1] | proc_109_output_sync_blk[1]);
    assign proc_109_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_0_x1_U0.fifo_B_PE_1_0_x156_blk_n);
    assign proc_109_data_PIPO_blk[2] = 1'b0;
    assign proc_109_start_FIFO_blk[2] = 1'b0;
    assign proc_109_TLF_FIFO_blk[2] = 1'b0;
    assign proc_109_input_sync_blk[2] = 1'b0;
    assign proc_109_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_109[2] = dl_detect_out ? proc_dep_vld_vec_109_reg[2] : (proc_109_data_FIFO_blk[2] | proc_109_data_PIPO_blk[2] | proc_109_start_FIFO_blk[2] | proc_109_TLF_FIFO_blk[2] | proc_109_input_sync_blk[2] | proc_109_output_sync_blk[2]);
    assign proc_109_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_0_x1_U0.fifo_B_PE_2_0_x157_blk_n);
    assign proc_109_data_PIPO_blk[3] = 1'b0;
    assign proc_109_start_FIFO_blk[3] = 1'b0;
    assign proc_109_TLF_FIFO_blk[3] = 1'b0;
    assign proc_109_input_sync_blk[3] = 1'b0;
    assign proc_109_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_109[3] = dl_detect_out ? proc_dep_vld_vec_109_reg[3] : (proc_109_data_FIFO_blk[3] | proc_109_data_PIPO_blk[3] | proc_109_start_FIFO_blk[3] | proc_109_TLF_FIFO_blk[3] | proc_109_input_sync_blk[3] | proc_109_output_sync_blk[3]);
    assign proc_109_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_0_x1_U0.fifo_C_drain_PE_1_0_x184_blk_n);
    assign proc_109_data_PIPO_blk[4] = 1'b0;
    assign proc_109_start_FIFO_blk[4] = 1'b0;
    assign proc_109_TLF_FIFO_blk[4] = 1'b0;
    assign proc_109_input_sync_blk[4] = 1'b0;
    assign proc_109_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_109[4] = dl_detect_out ? proc_dep_vld_vec_109_reg[4] : (proc_109_data_FIFO_blk[4] | proc_109_data_PIPO_blk[4] | proc_109_start_FIFO_blk[4] | proc_109_TLF_FIFO_blk[4] | proc_109_input_sync_blk[4] | proc_109_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_109_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_109_reg <= proc_dep_vld_vec_109;
        end
    end
    assign in_chan_dep_vld_vec_109[0] = dep_chan_vld_92_109;
    assign in_chan_dep_data_vec_109[176 : 0] = dep_chan_data_92_109;
    assign token_in_vec_109[0] = token_92_109;
    assign in_chan_dep_vld_vec_109[1] = dep_chan_vld_107_109;
    assign in_chan_dep_data_vec_109[353 : 177] = dep_chan_data_107_109;
    assign token_in_vec_109[1] = token_107_109;
    assign in_chan_dep_vld_vec_109[2] = dep_chan_vld_110_109;
    assign in_chan_dep_data_vec_109[530 : 354] = dep_chan_data_110_109;
    assign token_in_vec_109[2] = token_110_109;
    assign in_chan_dep_vld_vec_109[3] = dep_chan_vld_111_109;
    assign in_chan_dep_data_vec_109[707 : 531] = dep_chan_data_111_109;
    assign token_in_vec_109[3] = token_111_109;
    assign in_chan_dep_vld_vec_109[4] = dep_chan_vld_159_109;
    assign in_chan_dep_data_vec_109[884 : 708] = dep_chan_data_159_109;
    assign token_in_vec_109[4] = token_159_109;
    assign dep_chan_vld_109_92 = out_chan_dep_vld_vec_109[0];
    assign dep_chan_data_109_92 = out_chan_dep_data_109;
    assign token_109_92 = token_out_vec_109[0];
    assign dep_chan_vld_109_110 = out_chan_dep_vld_vec_109[1];
    assign dep_chan_data_109_110 = out_chan_dep_data_109;
    assign token_109_110 = token_out_vec_109[1];
    assign dep_chan_vld_109_107 = out_chan_dep_vld_vec_109[2];
    assign dep_chan_data_109_107 = out_chan_dep_data_109;
    assign token_109_107 = token_out_vec_109[2];
    assign dep_chan_vld_109_111 = out_chan_dep_vld_vec_109[3];
    assign dep_chan_data_109_111 = out_chan_dep_data_109;
    assign token_109_111 = token_out_vec_109[3];
    assign dep_chan_vld_109_159 = out_chan_dep_vld_vec_109[4];
    assign dep_chan_data_109_159 = out_chan_dep_data_109;
    assign token_109_159 = token_out_vec_109[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_1_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 110, 5, 5) top_hls_deadlock_detect_unit_110 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_110),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_110),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_110),
        .token_in_vec(token_in_vec_110),
        .dl_detect_in(dl_detect_out),
        .origin(origin[110]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_110),
        .out_chan_dep_data(out_chan_dep_data_110),
        .token_out_vec(token_out_vec_110),
        .dl_detect_out(dl_in_vec[110]));

    assign proc_110_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_1_x120_blk_n);
    assign proc_110_data_PIPO_blk[0] = 1'b0;
    assign proc_110_start_FIFO_blk[0] = 1'b0;
    assign proc_110_TLF_FIFO_blk[0] = 1'b0;
    assign proc_110_input_sync_blk[0] = 1'b0;
    assign proc_110_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_110[0] = dl_detect_out ? proc_dep_vld_vec_110_reg[0] : (proc_110_data_FIFO_blk[0] | proc_110_data_PIPO_blk[0] | proc_110_start_FIFO_blk[0] | proc_110_TLF_FIFO_blk[0] | proc_110_input_sync_blk[0] | proc_110_output_sync_blk[0]);
    assign proc_110_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_2_x121_blk_n);
    assign proc_110_data_PIPO_blk[1] = 1'b0;
    assign proc_110_start_FIFO_blk[1] = 1'b0;
    assign proc_110_TLF_FIFO_blk[1] = 1'b0;
    assign proc_110_input_sync_blk[1] = 1'b0;
    assign proc_110_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_110[1] = dl_detect_out ? proc_dep_vld_vec_110_reg[1] : (proc_110_data_FIFO_blk[1] | proc_110_data_PIPO_blk[1] | proc_110_start_FIFO_blk[1] | proc_110_TLF_FIFO_blk[1] | proc_110_input_sync_blk[1] | proc_110_output_sync_blk[1]);
    assign proc_110_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_1_x1_U0.fifo_B_PE_1_1_x170_blk_n);
    assign proc_110_data_PIPO_blk[2] = 1'b0;
    assign proc_110_start_FIFO_blk[2] = 1'b0;
    assign proc_110_TLF_FIFO_blk[2] = 1'b0;
    assign proc_110_input_sync_blk[2] = 1'b0;
    assign proc_110_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_110[2] = dl_detect_out ? proc_dep_vld_vec_110_reg[2] : (proc_110_data_FIFO_blk[2] | proc_110_data_PIPO_blk[2] | proc_110_start_FIFO_blk[2] | proc_110_TLF_FIFO_blk[2] | proc_110_input_sync_blk[2] | proc_110_output_sync_blk[2]);
    assign proc_110_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_1_x1_U0.fifo_B_PE_2_1_x171_blk_n);
    assign proc_110_data_PIPO_blk[3] = 1'b0;
    assign proc_110_start_FIFO_blk[3] = 1'b0;
    assign proc_110_TLF_FIFO_blk[3] = 1'b0;
    assign proc_110_input_sync_blk[3] = 1'b0;
    assign proc_110_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_110[3] = dl_detect_out ? proc_dep_vld_vec_110_reg[3] : (proc_110_data_FIFO_blk[3] | proc_110_data_PIPO_blk[3] | proc_110_start_FIFO_blk[3] | proc_110_TLF_FIFO_blk[3] | proc_110_input_sync_blk[3] | proc_110_output_sync_blk[3]);
    assign proc_110_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_1_1_x1_U0.fifo_C_drain_PE_1_1_x197_blk_n);
    assign proc_110_data_PIPO_blk[4] = 1'b0;
    assign proc_110_start_FIFO_blk[4] = 1'b0;
    assign proc_110_TLF_FIFO_blk[4] = 1'b0;
    assign proc_110_input_sync_blk[4] = 1'b0;
    assign proc_110_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_110[4] = dl_detect_out ? proc_dep_vld_vec_110_reg[4] : (proc_110_data_FIFO_blk[4] | proc_110_data_PIPO_blk[4] | proc_110_start_FIFO_blk[4] | proc_110_TLF_FIFO_blk[4] | proc_110_input_sync_blk[4] | proc_110_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_110_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_110_reg <= proc_dep_vld_vec_110;
        end
    end
    assign in_chan_dep_vld_vec_110[0] = dep_chan_vld_108_110;
    assign in_chan_dep_data_vec_110[176 : 0] = dep_chan_data_108_110;
    assign token_in_vec_110[0] = token_108_110;
    assign in_chan_dep_vld_vec_110[1] = dep_chan_vld_109_110;
    assign in_chan_dep_data_vec_110[353 : 177] = dep_chan_data_109_110;
    assign token_in_vec_110[1] = token_109_110;
    assign in_chan_dep_vld_vec_110[2] = dep_chan_vld_112_110;
    assign in_chan_dep_data_vec_110[530 : 354] = dep_chan_data_112_110;
    assign token_in_vec_110[2] = token_112_110;
    assign in_chan_dep_vld_vec_110[3] = dep_chan_vld_134_110;
    assign in_chan_dep_data_vec_110[707 : 531] = dep_chan_data_134_110;
    assign token_in_vec_110[3] = token_134_110;
    assign in_chan_dep_vld_vec_110[4] = dep_chan_vld_172_110;
    assign in_chan_dep_data_vec_110[884 : 708] = dep_chan_data_172_110;
    assign token_in_vec_110[4] = token_172_110;
    assign dep_chan_vld_110_109 = out_chan_dep_vld_vec_110[0];
    assign dep_chan_data_110_109 = out_chan_dep_data_110;
    assign token_110_109 = token_out_vec_110[0];
    assign dep_chan_vld_110_134 = out_chan_dep_vld_vec_110[1];
    assign dep_chan_data_110_134 = out_chan_dep_data_110;
    assign token_110_134 = token_out_vec_110[1];
    assign dep_chan_vld_110_108 = out_chan_dep_vld_vec_110[2];
    assign dep_chan_data_110_108 = out_chan_dep_data_110;
    assign token_110_108 = token_out_vec_110[2];
    assign dep_chan_vld_110_112 = out_chan_dep_vld_vec_110[3];
    assign dep_chan_data_110_112 = out_chan_dep_data_110;
    assign token_110_112 = token_out_vec_110[3];
    assign dep_chan_vld_110_172 = out_chan_dep_vld_vec_110[4];
    assign dep_chan_data_110_172 = out_chan_dep_data_110;
    assign token_110_172 = token_out_vec_110[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_2_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 111, 5, 5) top_hls_deadlock_detect_unit_111 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_111),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_111),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_111),
        .token_in_vec(token_in_vec_111),
        .dl_detect_in(dl_detect_out),
        .origin(origin[111]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_111),
        .out_chan_dep_data(out_chan_dep_data_111),
        .token_out_vec(token_out_vec_111),
        .dl_detect_out(dl_in_vec[111]));

    assign proc_111_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_0_x122_blk_n);
    assign proc_111_data_PIPO_blk[0] = 1'b0;
    assign proc_111_start_FIFO_blk[0] = 1'b0;
    assign proc_111_TLF_FIFO_blk[0] = 1'b0;
    assign proc_111_input_sync_blk[0] = 1'b0;
    assign proc_111_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_111[0] = dl_detect_out ? proc_dep_vld_vec_111_reg[0] : (proc_111_data_FIFO_blk[0] | proc_111_data_PIPO_blk[0] | proc_111_start_FIFO_blk[0] | proc_111_TLF_FIFO_blk[0] | proc_111_input_sync_blk[0] | proc_111_output_sync_blk[0]);
    assign proc_111_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_1_x123_blk_n);
    assign proc_111_data_PIPO_blk[1] = 1'b0;
    assign proc_111_start_FIFO_blk[1] = 1'b0;
    assign proc_111_TLF_FIFO_blk[1] = 1'b0;
    assign proc_111_input_sync_blk[1] = 1'b0;
    assign proc_111_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_111[1] = dl_detect_out ? proc_dep_vld_vec_111_reg[1] : (proc_111_data_FIFO_blk[1] | proc_111_data_PIPO_blk[1] | proc_111_start_FIFO_blk[1] | proc_111_TLF_FIFO_blk[1] | proc_111_input_sync_blk[1] | proc_111_output_sync_blk[1]);
    assign proc_111_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_0_x1_U0.fifo_B_PE_2_0_x157_blk_n);
    assign proc_111_data_PIPO_blk[2] = 1'b0;
    assign proc_111_start_FIFO_blk[2] = 1'b0;
    assign proc_111_TLF_FIFO_blk[2] = 1'b0;
    assign proc_111_input_sync_blk[2] = 1'b0;
    assign proc_111_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_111[2] = dl_detect_out ? proc_dep_vld_vec_111_reg[2] : (proc_111_data_FIFO_blk[2] | proc_111_data_PIPO_blk[2] | proc_111_start_FIFO_blk[2] | proc_111_TLF_FIFO_blk[2] | proc_111_input_sync_blk[2] | proc_111_output_sync_blk[2]);
    assign proc_111_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_0_x1_U0.fifo_B_PE_3_0_x158_blk_n);
    assign proc_111_data_PIPO_blk[3] = 1'b0;
    assign proc_111_start_FIFO_blk[3] = 1'b0;
    assign proc_111_TLF_FIFO_blk[3] = 1'b0;
    assign proc_111_input_sync_blk[3] = 1'b0;
    assign proc_111_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_111[3] = dl_detect_out ? proc_dep_vld_vec_111_reg[3] : (proc_111_data_FIFO_blk[3] | proc_111_data_PIPO_blk[3] | proc_111_start_FIFO_blk[3] | proc_111_TLF_FIFO_blk[3] | proc_111_input_sync_blk[3] | proc_111_output_sync_blk[3]);
    assign proc_111_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_0_x1_U0.fifo_C_drain_PE_2_0_x185_blk_n);
    assign proc_111_data_PIPO_blk[4] = 1'b0;
    assign proc_111_start_FIFO_blk[4] = 1'b0;
    assign proc_111_TLF_FIFO_blk[4] = 1'b0;
    assign proc_111_input_sync_blk[4] = 1'b0;
    assign proc_111_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_111[4] = dl_detect_out ? proc_dep_vld_vec_111_reg[4] : (proc_111_data_FIFO_blk[4] | proc_111_data_PIPO_blk[4] | proc_111_start_FIFO_blk[4] | proc_111_TLF_FIFO_blk[4] | proc_111_input_sync_blk[4] | proc_111_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_111_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_111_reg <= proc_dep_vld_vec_111;
        end
    end
    assign in_chan_dep_vld_vec_111[0] = dep_chan_vld_93_111;
    assign in_chan_dep_data_vec_111[176 : 0] = dep_chan_data_93_111;
    assign token_in_vec_111[0] = token_93_111;
    assign in_chan_dep_vld_vec_111[1] = dep_chan_vld_109_111;
    assign in_chan_dep_data_vec_111[353 : 177] = dep_chan_data_109_111;
    assign token_in_vec_111[1] = token_109_111;
    assign in_chan_dep_vld_vec_111[2] = dep_chan_vld_112_111;
    assign in_chan_dep_data_vec_111[530 : 354] = dep_chan_data_112_111;
    assign token_in_vec_111[2] = token_112_111;
    assign in_chan_dep_vld_vec_111[3] = dep_chan_vld_113_111;
    assign in_chan_dep_data_vec_111[707 : 531] = dep_chan_data_113_111;
    assign token_in_vec_111[3] = token_113_111;
    assign in_chan_dep_vld_vec_111[4] = dep_chan_vld_158_111;
    assign in_chan_dep_data_vec_111[884 : 708] = dep_chan_data_158_111;
    assign token_in_vec_111[4] = token_158_111;
    assign dep_chan_vld_111_93 = out_chan_dep_vld_vec_111[0];
    assign dep_chan_data_111_93 = out_chan_dep_data_111;
    assign token_111_93 = token_out_vec_111[0];
    assign dep_chan_vld_111_112 = out_chan_dep_vld_vec_111[1];
    assign dep_chan_data_111_112 = out_chan_dep_data_111;
    assign token_111_112 = token_out_vec_111[1];
    assign dep_chan_vld_111_109 = out_chan_dep_vld_vec_111[2];
    assign dep_chan_data_111_109 = out_chan_dep_data_111;
    assign token_111_109 = token_out_vec_111[2];
    assign dep_chan_vld_111_113 = out_chan_dep_vld_vec_111[3];
    assign dep_chan_data_111_113 = out_chan_dep_data_111;
    assign token_111_113 = token_out_vec_111[3];
    assign dep_chan_vld_111_158 = out_chan_dep_vld_vec_111[4];
    assign dep_chan_data_111_158 = out_chan_dep_data_111;
    assign token_111_158 = token_out_vec_111[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_2_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 112, 5, 5) top_hls_deadlock_detect_unit_112 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_112),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_112),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_112),
        .token_in_vec(token_in_vec_112),
        .dl_detect_in(dl_detect_out),
        .origin(origin[112]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_112),
        .out_chan_dep_data(out_chan_dep_data_112),
        .token_out_vec(token_out_vec_112),
        .dl_detect_out(dl_in_vec[112]));

    assign proc_112_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_1_x123_blk_n);
    assign proc_112_data_PIPO_blk[0] = 1'b0;
    assign proc_112_start_FIFO_blk[0] = 1'b0;
    assign proc_112_TLF_FIFO_blk[0] = 1'b0;
    assign proc_112_input_sync_blk[0] = 1'b0;
    assign proc_112_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_112[0] = dl_detect_out ? proc_dep_vld_vec_112_reg[0] : (proc_112_data_FIFO_blk[0] | proc_112_data_PIPO_blk[0] | proc_112_start_FIFO_blk[0] | proc_112_TLF_FIFO_blk[0] | proc_112_input_sync_blk[0] | proc_112_output_sync_blk[0]);
    assign proc_112_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_2_x124_blk_n);
    assign proc_112_data_PIPO_blk[1] = 1'b0;
    assign proc_112_start_FIFO_blk[1] = 1'b0;
    assign proc_112_TLF_FIFO_blk[1] = 1'b0;
    assign proc_112_input_sync_blk[1] = 1'b0;
    assign proc_112_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_112[1] = dl_detect_out ? proc_dep_vld_vec_112_reg[1] : (proc_112_data_FIFO_blk[1] | proc_112_data_PIPO_blk[1] | proc_112_start_FIFO_blk[1] | proc_112_TLF_FIFO_blk[1] | proc_112_input_sync_blk[1] | proc_112_output_sync_blk[1]);
    assign proc_112_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_1_x1_U0.fifo_B_PE_2_1_x171_blk_n);
    assign proc_112_data_PIPO_blk[2] = 1'b0;
    assign proc_112_start_FIFO_blk[2] = 1'b0;
    assign proc_112_TLF_FIFO_blk[2] = 1'b0;
    assign proc_112_input_sync_blk[2] = 1'b0;
    assign proc_112_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_112[2] = dl_detect_out ? proc_dep_vld_vec_112_reg[2] : (proc_112_data_FIFO_blk[2] | proc_112_data_PIPO_blk[2] | proc_112_start_FIFO_blk[2] | proc_112_TLF_FIFO_blk[2] | proc_112_input_sync_blk[2] | proc_112_output_sync_blk[2]);
    assign proc_112_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_1_x1_U0.fifo_B_PE_3_1_x172_blk_n);
    assign proc_112_data_PIPO_blk[3] = 1'b0;
    assign proc_112_start_FIFO_blk[3] = 1'b0;
    assign proc_112_TLF_FIFO_blk[3] = 1'b0;
    assign proc_112_input_sync_blk[3] = 1'b0;
    assign proc_112_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_112[3] = dl_detect_out ? proc_dep_vld_vec_112_reg[3] : (proc_112_data_FIFO_blk[3] | proc_112_data_PIPO_blk[3] | proc_112_start_FIFO_blk[3] | proc_112_TLF_FIFO_blk[3] | proc_112_input_sync_blk[3] | proc_112_output_sync_blk[3]);
    assign proc_112_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_2_1_x1_U0.fifo_C_drain_PE_2_1_x198_blk_n);
    assign proc_112_data_PIPO_blk[4] = 1'b0;
    assign proc_112_start_FIFO_blk[4] = 1'b0;
    assign proc_112_TLF_FIFO_blk[4] = 1'b0;
    assign proc_112_input_sync_blk[4] = 1'b0;
    assign proc_112_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_112[4] = dl_detect_out ? proc_dep_vld_vec_112_reg[4] : (proc_112_data_FIFO_blk[4] | proc_112_data_PIPO_blk[4] | proc_112_start_FIFO_blk[4] | proc_112_TLF_FIFO_blk[4] | proc_112_input_sync_blk[4] | proc_112_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_112_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_112_reg <= proc_dep_vld_vec_112;
        end
    end
    assign in_chan_dep_vld_vec_112[0] = dep_chan_vld_110_112;
    assign in_chan_dep_data_vec_112[176 : 0] = dep_chan_data_110_112;
    assign token_in_vec_112[0] = token_110_112;
    assign in_chan_dep_vld_vec_112[1] = dep_chan_vld_111_112;
    assign in_chan_dep_data_vec_112[353 : 177] = dep_chan_data_111_112;
    assign token_in_vec_112[1] = token_111_112;
    assign in_chan_dep_vld_vec_112[2] = dep_chan_vld_114_112;
    assign in_chan_dep_data_vec_112[530 : 354] = dep_chan_data_114_112;
    assign token_in_vec_112[2] = token_114_112;
    assign in_chan_dep_vld_vec_112[3] = dep_chan_vld_135_112;
    assign in_chan_dep_data_vec_112[707 : 531] = dep_chan_data_135_112;
    assign token_in_vec_112[3] = token_135_112;
    assign in_chan_dep_vld_vec_112[4] = dep_chan_vld_171_112;
    assign in_chan_dep_data_vec_112[884 : 708] = dep_chan_data_171_112;
    assign token_in_vec_112[4] = token_171_112;
    assign dep_chan_vld_112_111 = out_chan_dep_vld_vec_112[0];
    assign dep_chan_data_112_111 = out_chan_dep_data_112;
    assign token_112_111 = token_out_vec_112[0];
    assign dep_chan_vld_112_135 = out_chan_dep_vld_vec_112[1];
    assign dep_chan_data_112_135 = out_chan_dep_data_112;
    assign token_112_135 = token_out_vec_112[1];
    assign dep_chan_vld_112_110 = out_chan_dep_vld_vec_112[2];
    assign dep_chan_data_112_110 = out_chan_dep_data_112;
    assign token_112_110 = token_out_vec_112[2];
    assign dep_chan_vld_112_114 = out_chan_dep_vld_vec_112[3];
    assign dep_chan_data_112_114 = out_chan_dep_data_112;
    assign token_112_114 = token_out_vec_112[3];
    assign dep_chan_vld_112_171 = out_chan_dep_vld_vec_112[4];
    assign dep_chan_data_112_171 = out_chan_dep_data_112;
    assign token_112_171 = token_out_vec_112[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_3_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 113, 5, 5) top_hls_deadlock_detect_unit_113 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_113),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_113),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_113),
        .token_in_vec(token_in_vec_113),
        .dl_detect_in(dl_detect_out),
        .origin(origin[113]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_113),
        .out_chan_dep_data(out_chan_dep_data_113),
        .token_out_vec(token_out_vec_113),
        .dl_detect_out(dl_in_vec[113]));

    assign proc_113_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_0_x125_blk_n);
    assign proc_113_data_PIPO_blk[0] = 1'b0;
    assign proc_113_start_FIFO_blk[0] = 1'b0;
    assign proc_113_TLF_FIFO_blk[0] = 1'b0;
    assign proc_113_input_sync_blk[0] = 1'b0;
    assign proc_113_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_113[0] = dl_detect_out ? proc_dep_vld_vec_113_reg[0] : (proc_113_data_FIFO_blk[0] | proc_113_data_PIPO_blk[0] | proc_113_start_FIFO_blk[0] | proc_113_TLF_FIFO_blk[0] | proc_113_input_sync_blk[0] | proc_113_output_sync_blk[0]);
    assign proc_113_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_1_x126_blk_n);
    assign proc_113_data_PIPO_blk[1] = 1'b0;
    assign proc_113_start_FIFO_blk[1] = 1'b0;
    assign proc_113_TLF_FIFO_blk[1] = 1'b0;
    assign proc_113_input_sync_blk[1] = 1'b0;
    assign proc_113_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_113[1] = dl_detect_out ? proc_dep_vld_vec_113_reg[1] : (proc_113_data_FIFO_blk[1] | proc_113_data_PIPO_blk[1] | proc_113_start_FIFO_blk[1] | proc_113_TLF_FIFO_blk[1] | proc_113_input_sync_blk[1] | proc_113_output_sync_blk[1]);
    assign proc_113_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_0_x1_U0.fifo_B_PE_3_0_x158_blk_n);
    assign proc_113_data_PIPO_blk[2] = 1'b0;
    assign proc_113_start_FIFO_blk[2] = 1'b0;
    assign proc_113_TLF_FIFO_blk[2] = 1'b0;
    assign proc_113_input_sync_blk[2] = 1'b0;
    assign proc_113_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_113[2] = dl_detect_out ? proc_dep_vld_vec_113_reg[2] : (proc_113_data_FIFO_blk[2] | proc_113_data_PIPO_blk[2] | proc_113_start_FIFO_blk[2] | proc_113_TLF_FIFO_blk[2] | proc_113_input_sync_blk[2] | proc_113_output_sync_blk[2]);
    assign proc_113_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_0_x1_U0.fifo_B_PE_4_0_x159_blk_n);
    assign proc_113_data_PIPO_blk[3] = 1'b0;
    assign proc_113_start_FIFO_blk[3] = 1'b0;
    assign proc_113_TLF_FIFO_blk[3] = 1'b0;
    assign proc_113_input_sync_blk[3] = 1'b0;
    assign proc_113_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_113[3] = dl_detect_out ? proc_dep_vld_vec_113_reg[3] : (proc_113_data_FIFO_blk[3] | proc_113_data_PIPO_blk[3] | proc_113_start_FIFO_blk[3] | proc_113_TLF_FIFO_blk[3] | proc_113_input_sync_blk[3] | proc_113_output_sync_blk[3]);
    assign proc_113_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_0_x1_U0.fifo_C_drain_PE_3_0_x186_blk_n);
    assign proc_113_data_PIPO_blk[4] = 1'b0;
    assign proc_113_start_FIFO_blk[4] = 1'b0;
    assign proc_113_TLF_FIFO_blk[4] = 1'b0;
    assign proc_113_input_sync_blk[4] = 1'b0;
    assign proc_113_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_113[4] = dl_detect_out ? proc_dep_vld_vec_113_reg[4] : (proc_113_data_FIFO_blk[4] | proc_113_data_PIPO_blk[4] | proc_113_start_FIFO_blk[4] | proc_113_TLF_FIFO_blk[4] | proc_113_input_sync_blk[4] | proc_113_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_113_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_113_reg <= proc_dep_vld_vec_113;
        end
    end
    assign in_chan_dep_vld_vec_113[0] = dep_chan_vld_94_113;
    assign in_chan_dep_data_vec_113[176 : 0] = dep_chan_data_94_113;
    assign token_in_vec_113[0] = token_94_113;
    assign in_chan_dep_vld_vec_113[1] = dep_chan_vld_111_113;
    assign in_chan_dep_data_vec_113[353 : 177] = dep_chan_data_111_113;
    assign token_in_vec_113[1] = token_111_113;
    assign in_chan_dep_vld_vec_113[2] = dep_chan_vld_114_113;
    assign in_chan_dep_data_vec_113[530 : 354] = dep_chan_data_114_113;
    assign token_in_vec_113[2] = token_114_113;
    assign in_chan_dep_vld_vec_113[3] = dep_chan_vld_115_113;
    assign in_chan_dep_data_vec_113[707 : 531] = dep_chan_data_115_113;
    assign token_in_vec_113[3] = token_115_113;
    assign in_chan_dep_vld_vec_113[4] = dep_chan_vld_157_113;
    assign in_chan_dep_data_vec_113[884 : 708] = dep_chan_data_157_113;
    assign token_in_vec_113[4] = token_157_113;
    assign dep_chan_vld_113_94 = out_chan_dep_vld_vec_113[0];
    assign dep_chan_data_113_94 = out_chan_dep_data_113;
    assign token_113_94 = token_out_vec_113[0];
    assign dep_chan_vld_113_114 = out_chan_dep_vld_vec_113[1];
    assign dep_chan_data_113_114 = out_chan_dep_data_113;
    assign token_113_114 = token_out_vec_113[1];
    assign dep_chan_vld_113_111 = out_chan_dep_vld_vec_113[2];
    assign dep_chan_data_113_111 = out_chan_dep_data_113;
    assign token_113_111 = token_out_vec_113[2];
    assign dep_chan_vld_113_115 = out_chan_dep_vld_vec_113[3];
    assign dep_chan_data_113_115 = out_chan_dep_data_113;
    assign token_113_115 = token_out_vec_113[3];
    assign dep_chan_vld_113_157 = out_chan_dep_vld_vec_113[4];
    assign dep_chan_data_113_157 = out_chan_dep_data_113;
    assign token_113_157 = token_out_vec_113[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_3_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 114, 5, 5) top_hls_deadlock_detect_unit_114 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_114),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_114),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_114),
        .token_in_vec(token_in_vec_114),
        .dl_detect_in(dl_detect_out),
        .origin(origin[114]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_114),
        .out_chan_dep_data(out_chan_dep_data_114),
        .token_out_vec(token_out_vec_114),
        .dl_detect_out(dl_in_vec[114]));

    assign proc_114_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_1_x126_blk_n);
    assign proc_114_data_PIPO_blk[0] = 1'b0;
    assign proc_114_start_FIFO_blk[0] = 1'b0;
    assign proc_114_TLF_FIFO_blk[0] = 1'b0;
    assign proc_114_input_sync_blk[0] = 1'b0;
    assign proc_114_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_114[0] = dl_detect_out ? proc_dep_vld_vec_114_reg[0] : (proc_114_data_FIFO_blk[0] | proc_114_data_PIPO_blk[0] | proc_114_start_FIFO_blk[0] | proc_114_TLF_FIFO_blk[0] | proc_114_input_sync_blk[0] | proc_114_output_sync_blk[0]);
    assign proc_114_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_2_x127_blk_n);
    assign proc_114_data_PIPO_blk[1] = 1'b0;
    assign proc_114_start_FIFO_blk[1] = 1'b0;
    assign proc_114_TLF_FIFO_blk[1] = 1'b0;
    assign proc_114_input_sync_blk[1] = 1'b0;
    assign proc_114_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_114[1] = dl_detect_out ? proc_dep_vld_vec_114_reg[1] : (proc_114_data_FIFO_blk[1] | proc_114_data_PIPO_blk[1] | proc_114_start_FIFO_blk[1] | proc_114_TLF_FIFO_blk[1] | proc_114_input_sync_blk[1] | proc_114_output_sync_blk[1]);
    assign proc_114_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_1_x1_U0.fifo_B_PE_3_1_x172_blk_n);
    assign proc_114_data_PIPO_blk[2] = 1'b0;
    assign proc_114_start_FIFO_blk[2] = 1'b0;
    assign proc_114_TLF_FIFO_blk[2] = 1'b0;
    assign proc_114_input_sync_blk[2] = 1'b0;
    assign proc_114_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_114[2] = dl_detect_out ? proc_dep_vld_vec_114_reg[2] : (proc_114_data_FIFO_blk[2] | proc_114_data_PIPO_blk[2] | proc_114_start_FIFO_blk[2] | proc_114_TLF_FIFO_blk[2] | proc_114_input_sync_blk[2] | proc_114_output_sync_blk[2]);
    assign proc_114_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_1_x1_U0.fifo_B_PE_4_1_x173_blk_n);
    assign proc_114_data_PIPO_blk[3] = 1'b0;
    assign proc_114_start_FIFO_blk[3] = 1'b0;
    assign proc_114_TLF_FIFO_blk[3] = 1'b0;
    assign proc_114_input_sync_blk[3] = 1'b0;
    assign proc_114_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_114[3] = dl_detect_out ? proc_dep_vld_vec_114_reg[3] : (proc_114_data_FIFO_blk[3] | proc_114_data_PIPO_blk[3] | proc_114_start_FIFO_blk[3] | proc_114_TLF_FIFO_blk[3] | proc_114_input_sync_blk[3] | proc_114_output_sync_blk[3]);
    assign proc_114_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_3_1_x1_U0.fifo_C_drain_PE_3_1_x199_blk_n);
    assign proc_114_data_PIPO_blk[4] = 1'b0;
    assign proc_114_start_FIFO_blk[4] = 1'b0;
    assign proc_114_TLF_FIFO_blk[4] = 1'b0;
    assign proc_114_input_sync_blk[4] = 1'b0;
    assign proc_114_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_114[4] = dl_detect_out ? proc_dep_vld_vec_114_reg[4] : (proc_114_data_FIFO_blk[4] | proc_114_data_PIPO_blk[4] | proc_114_start_FIFO_blk[4] | proc_114_TLF_FIFO_blk[4] | proc_114_input_sync_blk[4] | proc_114_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_114_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_114_reg <= proc_dep_vld_vec_114;
        end
    end
    assign in_chan_dep_vld_vec_114[0] = dep_chan_vld_112_114;
    assign in_chan_dep_data_vec_114[176 : 0] = dep_chan_data_112_114;
    assign token_in_vec_114[0] = token_112_114;
    assign in_chan_dep_vld_vec_114[1] = dep_chan_vld_113_114;
    assign in_chan_dep_data_vec_114[353 : 177] = dep_chan_data_113_114;
    assign token_in_vec_114[1] = token_113_114;
    assign in_chan_dep_vld_vec_114[2] = dep_chan_vld_116_114;
    assign in_chan_dep_data_vec_114[530 : 354] = dep_chan_data_116_114;
    assign token_in_vec_114[2] = token_116_114;
    assign in_chan_dep_vld_vec_114[3] = dep_chan_vld_136_114;
    assign in_chan_dep_data_vec_114[707 : 531] = dep_chan_data_136_114;
    assign token_in_vec_114[3] = token_136_114;
    assign in_chan_dep_vld_vec_114[4] = dep_chan_vld_170_114;
    assign in_chan_dep_data_vec_114[884 : 708] = dep_chan_data_170_114;
    assign token_in_vec_114[4] = token_170_114;
    assign dep_chan_vld_114_113 = out_chan_dep_vld_vec_114[0];
    assign dep_chan_data_114_113 = out_chan_dep_data_114;
    assign token_114_113 = token_out_vec_114[0];
    assign dep_chan_vld_114_136 = out_chan_dep_vld_vec_114[1];
    assign dep_chan_data_114_136 = out_chan_dep_data_114;
    assign token_114_136 = token_out_vec_114[1];
    assign dep_chan_vld_114_112 = out_chan_dep_vld_vec_114[2];
    assign dep_chan_data_114_112 = out_chan_dep_data_114;
    assign token_114_112 = token_out_vec_114[2];
    assign dep_chan_vld_114_116 = out_chan_dep_vld_vec_114[3];
    assign dep_chan_data_114_116 = out_chan_dep_data_114;
    assign token_114_116 = token_out_vec_114[3];
    assign dep_chan_vld_114_170 = out_chan_dep_vld_vec_114[4];
    assign dep_chan_data_114_170 = out_chan_dep_data_114;
    assign token_114_170 = token_out_vec_114[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_4_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 115, 5, 5) top_hls_deadlock_detect_unit_115 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_115),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_115),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_115),
        .token_in_vec(token_in_vec_115),
        .dl_detect_in(dl_detect_out),
        .origin(origin[115]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_115),
        .out_chan_dep_data(out_chan_dep_data_115),
        .token_out_vec(token_out_vec_115),
        .dl_detect_out(dl_in_vec[115]));

    assign proc_115_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_0_x1_U0.fifo_A_PE_4_0_x128_blk_n);
    assign proc_115_data_PIPO_blk[0] = 1'b0;
    assign proc_115_start_FIFO_blk[0] = 1'b0;
    assign proc_115_TLF_FIFO_blk[0] = 1'b0;
    assign proc_115_input_sync_blk[0] = 1'b0;
    assign proc_115_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_115[0] = dl_detect_out ? proc_dep_vld_vec_115_reg[0] : (proc_115_data_FIFO_blk[0] | proc_115_data_PIPO_blk[0] | proc_115_start_FIFO_blk[0] | proc_115_TLF_FIFO_blk[0] | proc_115_input_sync_blk[0] | proc_115_output_sync_blk[0]);
    assign proc_115_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_0_x1_U0.fifo_A_PE_4_1_x129_blk_n);
    assign proc_115_data_PIPO_blk[1] = 1'b0;
    assign proc_115_start_FIFO_blk[1] = 1'b0;
    assign proc_115_TLF_FIFO_blk[1] = 1'b0;
    assign proc_115_input_sync_blk[1] = 1'b0;
    assign proc_115_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_115[1] = dl_detect_out ? proc_dep_vld_vec_115_reg[1] : (proc_115_data_FIFO_blk[1] | proc_115_data_PIPO_blk[1] | proc_115_start_FIFO_blk[1] | proc_115_TLF_FIFO_blk[1] | proc_115_input_sync_blk[1] | proc_115_output_sync_blk[1]);
    assign proc_115_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_0_x1_U0.fifo_B_PE_4_0_x159_blk_n);
    assign proc_115_data_PIPO_blk[2] = 1'b0;
    assign proc_115_start_FIFO_blk[2] = 1'b0;
    assign proc_115_TLF_FIFO_blk[2] = 1'b0;
    assign proc_115_input_sync_blk[2] = 1'b0;
    assign proc_115_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_115[2] = dl_detect_out ? proc_dep_vld_vec_115_reg[2] : (proc_115_data_FIFO_blk[2] | proc_115_data_PIPO_blk[2] | proc_115_start_FIFO_blk[2] | proc_115_TLF_FIFO_blk[2] | proc_115_input_sync_blk[2] | proc_115_output_sync_blk[2]);
    assign proc_115_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_0_x1_U0.fifo_B_PE_5_0_x160_blk_n);
    assign proc_115_data_PIPO_blk[3] = 1'b0;
    assign proc_115_start_FIFO_blk[3] = 1'b0;
    assign proc_115_TLF_FIFO_blk[3] = 1'b0;
    assign proc_115_input_sync_blk[3] = 1'b0;
    assign proc_115_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_115[3] = dl_detect_out ? proc_dep_vld_vec_115_reg[3] : (proc_115_data_FIFO_blk[3] | proc_115_data_PIPO_blk[3] | proc_115_start_FIFO_blk[3] | proc_115_TLF_FIFO_blk[3] | proc_115_input_sync_blk[3] | proc_115_output_sync_blk[3]);
    assign proc_115_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_0_x1_U0.fifo_C_drain_PE_4_0_x187_blk_n);
    assign proc_115_data_PIPO_blk[4] = 1'b0;
    assign proc_115_start_FIFO_blk[4] = 1'b0;
    assign proc_115_TLF_FIFO_blk[4] = 1'b0;
    assign proc_115_input_sync_blk[4] = 1'b0;
    assign proc_115_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_115[4] = dl_detect_out ? proc_dep_vld_vec_115_reg[4] : (proc_115_data_FIFO_blk[4] | proc_115_data_PIPO_blk[4] | proc_115_start_FIFO_blk[4] | proc_115_TLF_FIFO_blk[4] | proc_115_input_sync_blk[4] | proc_115_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_115_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_115_reg <= proc_dep_vld_vec_115;
        end
    end
    assign in_chan_dep_vld_vec_115[0] = dep_chan_vld_95_115;
    assign in_chan_dep_data_vec_115[176 : 0] = dep_chan_data_95_115;
    assign token_in_vec_115[0] = token_95_115;
    assign in_chan_dep_vld_vec_115[1] = dep_chan_vld_113_115;
    assign in_chan_dep_data_vec_115[353 : 177] = dep_chan_data_113_115;
    assign token_in_vec_115[1] = token_113_115;
    assign in_chan_dep_vld_vec_115[2] = dep_chan_vld_116_115;
    assign in_chan_dep_data_vec_115[530 : 354] = dep_chan_data_116_115;
    assign token_in_vec_115[2] = token_116_115;
    assign in_chan_dep_vld_vec_115[3] = dep_chan_vld_117_115;
    assign in_chan_dep_data_vec_115[707 : 531] = dep_chan_data_117_115;
    assign token_in_vec_115[3] = token_117_115;
    assign in_chan_dep_vld_vec_115[4] = dep_chan_vld_156_115;
    assign in_chan_dep_data_vec_115[884 : 708] = dep_chan_data_156_115;
    assign token_in_vec_115[4] = token_156_115;
    assign dep_chan_vld_115_95 = out_chan_dep_vld_vec_115[0];
    assign dep_chan_data_115_95 = out_chan_dep_data_115;
    assign token_115_95 = token_out_vec_115[0];
    assign dep_chan_vld_115_116 = out_chan_dep_vld_vec_115[1];
    assign dep_chan_data_115_116 = out_chan_dep_data_115;
    assign token_115_116 = token_out_vec_115[1];
    assign dep_chan_vld_115_113 = out_chan_dep_vld_vec_115[2];
    assign dep_chan_data_115_113 = out_chan_dep_data_115;
    assign token_115_113 = token_out_vec_115[2];
    assign dep_chan_vld_115_117 = out_chan_dep_vld_vec_115[3];
    assign dep_chan_data_115_117 = out_chan_dep_data_115;
    assign token_115_117 = token_out_vec_115[3];
    assign dep_chan_vld_115_156 = out_chan_dep_vld_vec_115[4];
    assign dep_chan_data_115_156 = out_chan_dep_data_115;
    assign token_115_156 = token_out_vec_115[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_4_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 116, 5, 5) top_hls_deadlock_detect_unit_116 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_116),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_116),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_116),
        .token_in_vec(token_in_vec_116),
        .dl_detect_in(dl_detect_out),
        .origin(origin[116]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_116),
        .out_chan_dep_data(out_chan_dep_data_116),
        .token_out_vec(token_out_vec_116),
        .dl_detect_out(dl_in_vec[116]));

    assign proc_116_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_1_x1_U0.fifo_A_PE_4_1_x129_blk_n);
    assign proc_116_data_PIPO_blk[0] = 1'b0;
    assign proc_116_start_FIFO_blk[0] = 1'b0;
    assign proc_116_TLF_FIFO_blk[0] = 1'b0;
    assign proc_116_input_sync_blk[0] = 1'b0;
    assign proc_116_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_116[0] = dl_detect_out ? proc_dep_vld_vec_116_reg[0] : (proc_116_data_FIFO_blk[0] | proc_116_data_PIPO_blk[0] | proc_116_start_FIFO_blk[0] | proc_116_TLF_FIFO_blk[0] | proc_116_input_sync_blk[0] | proc_116_output_sync_blk[0]);
    assign proc_116_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_1_x1_U0.fifo_A_PE_4_2_x130_blk_n);
    assign proc_116_data_PIPO_blk[1] = 1'b0;
    assign proc_116_start_FIFO_blk[1] = 1'b0;
    assign proc_116_TLF_FIFO_blk[1] = 1'b0;
    assign proc_116_input_sync_blk[1] = 1'b0;
    assign proc_116_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_116[1] = dl_detect_out ? proc_dep_vld_vec_116_reg[1] : (proc_116_data_FIFO_blk[1] | proc_116_data_PIPO_blk[1] | proc_116_start_FIFO_blk[1] | proc_116_TLF_FIFO_blk[1] | proc_116_input_sync_blk[1] | proc_116_output_sync_blk[1]);
    assign proc_116_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_1_x1_U0.fifo_B_PE_4_1_x173_blk_n);
    assign proc_116_data_PIPO_blk[2] = 1'b0;
    assign proc_116_start_FIFO_blk[2] = 1'b0;
    assign proc_116_TLF_FIFO_blk[2] = 1'b0;
    assign proc_116_input_sync_blk[2] = 1'b0;
    assign proc_116_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_116[2] = dl_detect_out ? proc_dep_vld_vec_116_reg[2] : (proc_116_data_FIFO_blk[2] | proc_116_data_PIPO_blk[2] | proc_116_start_FIFO_blk[2] | proc_116_TLF_FIFO_blk[2] | proc_116_input_sync_blk[2] | proc_116_output_sync_blk[2]);
    assign proc_116_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_1_x1_U0.fifo_B_PE_5_1_x174_blk_n);
    assign proc_116_data_PIPO_blk[3] = 1'b0;
    assign proc_116_start_FIFO_blk[3] = 1'b0;
    assign proc_116_TLF_FIFO_blk[3] = 1'b0;
    assign proc_116_input_sync_blk[3] = 1'b0;
    assign proc_116_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_116[3] = dl_detect_out ? proc_dep_vld_vec_116_reg[3] : (proc_116_data_FIFO_blk[3] | proc_116_data_PIPO_blk[3] | proc_116_start_FIFO_blk[3] | proc_116_TLF_FIFO_blk[3] | proc_116_input_sync_blk[3] | proc_116_output_sync_blk[3]);
    assign proc_116_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_4_1_x1_U0.fifo_C_drain_PE_4_1_x1100_blk_n);
    assign proc_116_data_PIPO_blk[4] = 1'b0;
    assign proc_116_start_FIFO_blk[4] = 1'b0;
    assign proc_116_TLF_FIFO_blk[4] = 1'b0;
    assign proc_116_input_sync_blk[4] = 1'b0;
    assign proc_116_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_116[4] = dl_detect_out ? proc_dep_vld_vec_116_reg[4] : (proc_116_data_FIFO_blk[4] | proc_116_data_PIPO_blk[4] | proc_116_start_FIFO_blk[4] | proc_116_TLF_FIFO_blk[4] | proc_116_input_sync_blk[4] | proc_116_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_116_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_116_reg <= proc_dep_vld_vec_116;
        end
    end
    assign in_chan_dep_vld_vec_116[0] = dep_chan_vld_114_116;
    assign in_chan_dep_data_vec_116[176 : 0] = dep_chan_data_114_116;
    assign token_in_vec_116[0] = token_114_116;
    assign in_chan_dep_vld_vec_116[1] = dep_chan_vld_115_116;
    assign in_chan_dep_data_vec_116[353 : 177] = dep_chan_data_115_116;
    assign token_in_vec_116[1] = token_115_116;
    assign in_chan_dep_vld_vec_116[2] = dep_chan_vld_118_116;
    assign in_chan_dep_data_vec_116[530 : 354] = dep_chan_data_118_116;
    assign token_in_vec_116[2] = token_118_116;
    assign in_chan_dep_vld_vec_116[3] = dep_chan_vld_137_116;
    assign in_chan_dep_data_vec_116[707 : 531] = dep_chan_data_137_116;
    assign token_in_vec_116[3] = token_137_116;
    assign in_chan_dep_vld_vec_116[4] = dep_chan_vld_169_116;
    assign in_chan_dep_data_vec_116[884 : 708] = dep_chan_data_169_116;
    assign token_in_vec_116[4] = token_169_116;
    assign dep_chan_vld_116_115 = out_chan_dep_vld_vec_116[0];
    assign dep_chan_data_116_115 = out_chan_dep_data_116;
    assign token_116_115 = token_out_vec_116[0];
    assign dep_chan_vld_116_137 = out_chan_dep_vld_vec_116[1];
    assign dep_chan_data_116_137 = out_chan_dep_data_116;
    assign token_116_137 = token_out_vec_116[1];
    assign dep_chan_vld_116_114 = out_chan_dep_vld_vec_116[2];
    assign dep_chan_data_116_114 = out_chan_dep_data_116;
    assign token_116_114 = token_out_vec_116[2];
    assign dep_chan_vld_116_118 = out_chan_dep_vld_vec_116[3];
    assign dep_chan_data_116_118 = out_chan_dep_data_116;
    assign token_116_118 = token_out_vec_116[3];
    assign dep_chan_vld_116_169 = out_chan_dep_vld_vec_116[4];
    assign dep_chan_data_116_169 = out_chan_dep_data_116;
    assign token_116_169 = token_out_vec_116[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_5_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 117, 5, 5) top_hls_deadlock_detect_unit_117 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_117),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_117),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_117),
        .token_in_vec(token_in_vec_117),
        .dl_detect_in(dl_detect_out),
        .origin(origin[117]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_117),
        .out_chan_dep_data(out_chan_dep_data_117),
        .token_out_vec(token_out_vec_117),
        .dl_detect_out(dl_in_vec[117]));

    assign proc_117_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_0_x1_U0.fifo_A_PE_5_0_x131_blk_n);
    assign proc_117_data_PIPO_blk[0] = 1'b0;
    assign proc_117_start_FIFO_blk[0] = 1'b0;
    assign proc_117_TLF_FIFO_blk[0] = 1'b0;
    assign proc_117_input_sync_blk[0] = 1'b0;
    assign proc_117_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_117[0] = dl_detect_out ? proc_dep_vld_vec_117_reg[0] : (proc_117_data_FIFO_blk[0] | proc_117_data_PIPO_blk[0] | proc_117_start_FIFO_blk[0] | proc_117_TLF_FIFO_blk[0] | proc_117_input_sync_blk[0] | proc_117_output_sync_blk[0]);
    assign proc_117_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_0_x1_U0.fifo_A_PE_5_1_x132_blk_n);
    assign proc_117_data_PIPO_blk[1] = 1'b0;
    assign proc_117_start_FIFO_blk[1] = 1'b0;
    assign proc_117_TLF_FIFO_blk[1] = 1'b0;
    assign proc_117_input_sync_blk[1] = 1'b0;
    assign proc_117_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_117[1] = dl_detect_out ? proc_dep_vld_vec_117_reg[1] : (proc_117_data_FIFO_blk[1] | proc_117_data_PIPO_blk[1] | proc_117_start_FIFO_blk[1] | proc_117_TLF_FIFO_blk[1] | proc_117_input_sync_blk[1] | proc_117_output_sync_blk[1]);
    assign proc_117_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_0_x1_U0.fifo_B_PE_5_0_x160_blk_n);
    assign proc_117_data_PIPO_blk[2] = 1'b0;
    assign proc_117_start_FIFO_blk[2] = 1'b0;
    assign proc_117_TLF_FIFO_blk[2] = 1'b0;
    assign proc_117_input_sync_blk[2] = 1'b0;
    assign proc_117_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_117[2] = dl_detect_out ? proc_dep_vld_vec_117_reg[2] : (proc_117_data_FIFO_blk[2] | proc_117_data_PIPO_blk[2] | proc_117_start_FIFO_blk[2] | proc_117_TLF_FIFO_blk[2] | proc_117_input_sync_blk[2] | proc_117_output_sync_blk[2]);
    assign proc_117_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_0_x1_U0.fifo_B_PE_6_0_x161_blk_n);
    assign proc_117_data_PIPO_blk[3] = 1'b0;
    assign proc_117_start_FIFO_blk[3] = 1'b0;
    assign proc_117_TLF_FIFO_blk[3] = 1'b0;
    assign proc_117_input_sync_blk[3] = 1'b0;
    assign proc_117_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_117[3] = dl_detect_out ? proc_dep_vld_vec_117_reg[3] : (proc_117_data_FIFO_blk[3] | proc_117_data_PIPO_blk[3] | proc_117_start_FIFO_blk[3] | proc_117_TLF_FIFO_blk[3] | proc_117_input_sync_blk[3] | proc_117_output_sync_blk[3]);
    assign proc_117_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_0_x1_U0.fifo_C_drain_PE_5_0_x188_blk_n);
    assign proc_117_data_PIPO_blk[4] = 1'b0;
    assign proc_117_start_FIFO_blk[4] = 1'b0;
    assign proc_117_TLF_FIFO_blk[4] = 1'b0;
    assign proc_117_input_sync_blk[4] = 1'b0;
    assign proc_117_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_117[4] = dl_detect_out ? proc_dep_vld_vec_117_reg[4] : (proc_117_data_FIFO_blk[4] | proc_117_data_PIPO_blk[4] | proc_117_start_FIFO_blk[4] | proc_117_TLF_FIFO_blk[4] | proc_117_input_sync_blk[4] | proc_117_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_117_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_117_reg <= proc_dep_vld_vec_117;
        end
    end
    assign in_chan_dep_vld_vec_117[0] = dep_chan_vld_96_117;
    assign in_chan_dep_data_vec_117[176 : 0] = dep_chan_data_96_117;
    assign token_in_vec_117[0] = token_96_117;
    assign in_chan_dep_vld_vec_117[1] = dep_chan_vld_115_117;
    assign in_chan_dep_data_vec_117[353 : 177] = dep_chan_data_115_117;
    assign token_in_vec_117[1] = token_115_117;
    assign in_chan_dep_vld_vec_117[2] = dep_chan_vld_118_117;
    assign in_chan_dep_data_vec_117[530 : 354] = dep_chan_data_118_117;
    assign token_in_vec_117[2] = token_118_117;
    assign in_chan_dep_vld_vec_117[3] = dep_chan_vld_119_117;
    assign in_chan_dep_data_vec_117[707 : 531] = dep_chan_data_119_117;
    assign token_in_vec_117[3] = token_119_117;
    assign in_chan_dep_vld_vec_117[4] = dep_chan_vld_155_117;
    assign in_chan_dep_data_vec_117[884 : 708] = dep_chan_data_155_117;
    assign token_in_vec_117[4] = token_155_117;
    assign dep_chan_vld_117_96 = out_chan_dep_vld_vec_117[0];
    assign dep_chan_data_117_96 = out_chan_dep_data_117;
    assign token_117_96 = token_out_vec_117[0];
    assign dep_chan_vld_117_118 = out_chan_dep_vld_vec_117[1];
    assign dep_chan_data_117_118 = out_chan_dep_data_117;
    assign token_117_118 = token_out_vec_117[1];
    assign dep_chan_vld_117_115 = out_chan_dep_vld_vec_117[2];
    assign dep_chan_data_117_115 = out_chan_dep_data_117;
    assign token_117_115 = token_out_vec_117[2];
    assign dep_chan_vld_117_119 = out_chan_dep_vld_vec_117[3];
    assign dep_chan_data_117_119 = out_chan_dep_data_117;
    assign token_117_119 = token_out_vec_117[3];
    assign dep_chan_vld_117_155 = out_chan_dep_vld_vec_117[4];
    assign dep_chan_data_117_155 = out_chan_dep_data_117;
    assign token_117_155 = token_out_vec_117[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_5_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 118, 5, 5) top_hls_deadlock_detect_unit_118 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_118),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_118),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_118),
        .token_in_vec(token_in_vec_118),
        .dl_detect_in(dl_detect_out),
        .origin(origin[118]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_118),
        .out_chan_dep_data(out_chan_dep_data_118),
        .token_out_vec(token_out_vec_118),
        .dl_detect_out(dl_in_vec[118]));

    assign proc_118_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_1_x1_U0.fifo_A_PE_5_1_x132_blk_n);
    assign proc_118_data_PIPO_blk[0] = 1'b0;
    assign proc_118_start_FIFO_blk[0] = 1'b0;
    assign proc_118_TLF_FIFO_blk[0] = 1'b0;
    assign proc_118_input_sync_blk[0] = 1'b0;
    assign proc_118_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_118[0] = dl_detect_out ? proc_dep_vld_vec_118_reg[0] : (proc_118_data_FIFO_blk[0] | proc_118_data_PIPO_blk[0] | proc_118_start_FIFO_blk[0] | proc_118_TLF_FIFO_blk[0] | proc_118_input_sync_blk[0] | proc_118_output_sync_blk[0]);
    assign proc_118_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_1_x1_U0.fifo_A_PE_5_2_x133_blk_n);
    assign proc_118_data_PIPO_blk[1] = 1'b0;
    assign proc_118_start_FIFO_blk[1] = 1'b0;
    assign proc_118_TLF_FIFO_blk[1] = 1'b0;
    assign proc_118_input_sync_blk[1] = 1'b0;
    assign proc_118_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_118[1] = dl_detect_out ? proc_dep_vld_vec_118_reg[1] : (proc_118_data_FIFO_blk[1] | proc_118_data_PIPO_blk[1] | proc_118_start_FIFO_blk[1] | proc_118_TLF_FIFO_blk[1] | proc_118_input_sync_blk[1] | proc_118_output_sync_blk[1]);
    assign proc_118_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_1_x1_U0.fifo_B_PE_5_1_x174_blk_n);
    assign proc_118_data_PIPO_blk[2] = 1'b0;
    assign proc_118_start_FIFO_blk[2] = 1'b0;
    assign proc_118_TLF_FIFO_blk[2] = 1'b0;
    assign proc_118_input_sync_blk[2] = 1'b0;
    assign proc_118_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_118[2] = dl_detect_out ? proc_dep_vld_vec_118_reg[2] : (proc_118_data_FIFO_blk[2] | proc_118_data_PIPO_blk[2] | proc_118_start_FIFO_blk[2] | proc_118_TLF_FIFO_blk[2] | proc_118_input_sync_blk[2] | proc_118_output_sync_blk[2]);
    assign proc_118_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_1_x1_U0.fifo_B_PE_6_1_x175_blk_n);
    assign proc_118_data_PIPO_blk[3] = 1'b0;
    assign proc_118_start_FIFO_blk[3] = 1'b0;
    assign proc_118_TLF_FIFO_blk[3] = 1'b0;
    assign proc_118_input_sync_blk[3] = 1'b0;
    assign proc_118_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_118[3] = dl_detect_out ? proc_dep_vld_vec_118_reg[3] : (proc_118_data_FIFO_blk[3] | proc_118_data_PIPO_blk[3] | proc_118_start_FIFO_blk[3] | proc_118_TLF_FIFO_blk[3] | proc_118_input_sync_blk[3] | proc_118_output_sync_blk[3]);
    assign proc_118_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_5_1_x1_U0.fifo_C_drain_PE_5_1_x1101_blk_n);
    assign proc_118_data_PIPO_blk[4] = 1'b0;
    assign proc_118_start_FIFO_blk[4] = 1'b0;
    assign proc_118_TLF_FIFO_blk[4] = 1'b0;
    assign proc_118_input_sync_blk[4] = 1'b0;
    assign proc_118_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_118[4] = dl_detect_out ? proc_dep_vld_vec_118_reg[4] : (proc_118_data_FIFO_blk[4] | proc_118_data_PIPO_blk[4] | proc_118_start_FIFO_blk[4] | proc_118_TLF_FIFO_blk[4] | proc_118_input_sync_blk[4] | proc_118_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_118_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_118_reg <= proc_dep_vld_vec_118;
        end
    end
    assign in_chan_dep_vld_vec_118[0] = dep_chan_vld_116_118;
    assign in_chan_dep_data_vec_118[176 : 0] = dep_chan_data_116_118;
    assign token_in_vec_118[0] = token_116_118;
    assign in_chan_dep_vld_vec_118[1] = dep_chan_vld_117_118;
    assign in_chan_dep_data_vec_118[353 : 177] = dep_chan_data_117_118;
    assign token_in_vec_118[1] = token_117_118;
    assign in_chan_dep_vld_vec_118[2] = dep_chan_vld_120_118;
    assign in_chan_dep_data_vec_118[530 : 354] = dep_chan_data_120_118;
    assign token_in_vec_118[2] = token_120_118;
    assign in_chan_dep_vld_vec_118[3] = dep_chan_vld_138_118;
    assign in_chan_dep_data_vec_118[707 : 531] = dep_chan_data_138_118;
    assign token_in_vec_118[3] = token_138_118;
    assign in_chan_dep_vld_vec_118[4] = dep_chan_vld_168_118;
    assign in_chan_dep_data_vec_118[884 : 708] = dep_chan_data_168_118;
    assign token_in_vec_118[4] = token_168_118;
    assign dep_chan_vld_118_117 = out_chan_dep_vld_vec_118[0];
    assign dep_chan_data_118_117 = out_chan_dep_data_118;
    assign token_118_117 = token_out_vec_118[0];
    assign dep_chan_vld_118_138 = out_chan_dep_vld_vec_118[1];
    assign dep_chan_data_118_138 = out_chan_dep_data_118;
    assign token_118_138 = token_out_vec_118[1];
    assign dep_chan_vld_118_116 = out_chan_dep_vld_vec_118[2];
    assign dep_chan_data_118_116 = out_chan_dep_data_118;
    assign token_118_116 = token_out_vec_118[2];
    assign dep_chan_vld_118_120 = out_chan_dep_vld_vec_118[3];
    assign dep_chan_data_118_120 = out_chan_dep_data_118;
    assign token_118_120 = token_out_vec_118[3];
    assign dep_chan_vld_118_168 = out_chan_dep_vld_vec_118[4];
    assign dep_chan_data_118_168 = out_chan_dep_data_118;
    assign token_118_168 = token_out_vec_118[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_6_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 119, 5, 5) top_hls_deadlock_detect_unit_119 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_119),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_119),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_119),
        .token_in_vec(token_in_vec_119),
        .dl_detect_in(dl_detect_out),
        .origin(origin[119]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_119),
        .out_chan_dep_data(out_chan_dep_data_119),
        .token_out_vec(token_out_vec_119),
        .dl_detect_out(dl_in_vec[119]));

    assign proc_119_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_0_x1_U0.fifo_A_PE_6_0_x134_blk_n);
    assign proc_119_data_PIPO_blk[0] = 1'b0;
    assign proc_119_start_FIFO_blk[0] = 1'b0;
    assign proc_119_TLF_FIFO_blk[0] = 1'b0;
    assign proc_119_input_sync_blk[0] = 1'b0;
    assign proc_119_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_119[0] = dl_detect_out ? proc_dep_vld_vec_119_reg[0] : (proc_119_data_FIFO_blk[0] | proc_119_data_PIPO_blk[0] | proc_119_start_FIFO_blk[0] | proc_119_TLF_FIFO_blk[0] | proc_119_input_sync_blk[0] | proc_119_output_sync_blk[0]);
    assign proc_119_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_0_x1_U0.fifo_A_PE_6_1_x135_blk_n);
    assign proc_119_data_PIPO_blk[1] = 1'b0;
    assign proc_119_start_FIFO_blk[1] = 1'b0;
    assign proc_119_TLF_FIFO_blk[1] = 1'b0;
    assign proc_119_input_sync_blk[1] = 1'b0;
    assign proc_119_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_119[1] = dl_detect_out ? proc_dep_vld_vec_119_reg[1] : (proc_119_data_FIFO_blk[1] | proc_119_data_PIPO_blk[1] | proc_119_start_FIFO_blk[1] | proc_119_TLF_FIFO_blk[1] | proc_119_input_sync_blk[1] | proc_119_output_sync_blk[1]);
    assign proc_119_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_0_x1_U0.fifo_B_PE_6_0_x161_blk_n);
    assign proc_119_data_PIPO_blk[2] = 1'b0;
    assign proc_119_start_FIFO_blk[2] = 1'b0;
    assign proc_119_TLF_FIFO_blk[2] = 1'b0;
    assign proc_119_input_sync_blk[2] = 1'b0;
    assign proc_119_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_119[2] = dl_detect_out ? proc_dep_vld_vec_119_reg[2] : (proc_119_data_FIFO_blk[2] | proc_119_data_PIPO_blk[2] | proc_119_start_FIFO_blk[2] | proc_119_TLF_FIFO_blk[2] | proc_119_input_sync_blk[2] | proc_119_output_sync_blk[2]);
    assign proc_119_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_0_x1_U0.fifo_B_PE_7_0_x162_blk_n);
    assign proc_119_data_PIPO_blk[3] = 1'b0;
    assign proc_119_start_FIFO_blk[3] = 1'b0;
    assign proc_119_TLF_FIFO_blk[3] = 1'b0;
    assign proc_119_input_sync_blk[3] = 1'b0;
    assign proc_119_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_119[3] = dl_detect_out ? proc_dep_vld_vec_119_reg[3] : (proc_119_data_FIFO_blk[3] | proc_119_data_PIPO_blk[3] | proc_119_start_FIFO_blk[3] | proc_119_TLF_FIFO_blk[3] | proc_119_input_sync_blk[3] | proc_119_output_sync_blk[3]);
    assign proc_119_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_0_x1_U0.fifo_C_drain_PE_6_0_x189_blk_n);
    assign proc_119_data_PIPO_blk[4] = 1'b0;
    assign proc_119_start_FIFO_blk[4] = 1'b0;
    assign proc_119_TLF_FIFO_blk[4] = 1'b0;
    assign proc_119_input_sync_blk[4] = 1'b0;
    assign proc_119_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_119[4] = dl_detect_out ? proc_dep_vld_vec_119_reg[4] : (proc_119_data_FIFO_blk[4] | proc_119_data_PIPO_blk[4] | proc_119_start_FIFO_blk[4] | proc_119_TLF_FIFO_blk[4] | proc_119_input_sync_blk[4] | proc_119_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_119_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_119_reg <= proc_dep_vld_vec_119;
        end
    end
    assign in_chan_dep_vld_vec_119[0] = dep_chan_vld_97_119;
    assign in_chan_dep_data_vec_119[176 : 0] = dep_chan_data_97_119;
    assign token_in_vec_119[0] = token_97_119;
    assign in_chan_dep_vld_vec_119[1] = dep_chan_vld_117_119;
    assign in_chan_dep_data_vec_119[353 : 177] = dep_chan_data_117_119;
    assign token_in_vec_119[1] = token_117_119;
    assign in_chan_dep_vld_vec_119[2] = dep_chan_vld_120_119;
    assign in_chan_dep_data_vec_119[530 : 354] = dep_chan_data_120_119;
    assign token_in_vec_119[2] = token_120_119;
    assign in_chan_dep_vld_vec_119[3] = dep_chan_vld_121_119;
    assign in_chan_dep_data_vec_119[707 : 531] = dep_chan_data_121_119;
    assign token_in_vec_119[3] = token_121_119;
    assign in_chan_dep_vld_vec_119[4] = dep_chan_vld_154_119;
    assign in_chan_dep_data_vec_119[884 : 708] = dep_chan_data_154_119;
    assign token_in_vec_119[4] = token_154_119;
    assign dep_chan_vld_119_97 = out_chan_dep_vld_vec_119[0];
    assign dep_chan_data_119_97 = out_chan_dep_data_119;
    assign token_119_97 = token_out_vec_119[0];
    assign dep_chan_vld_119_120 = out_chan_dep_vld_vec_119[1];
    assign dep_chan_data_119_120 = out_chan_dep_data_119;
    assign token_119_120 = token_out_vec_119[1];
    assign dep_chan_vld_119_117 = out_chan_dep_vld_vec_119[2];
    assign dep_chan_data_119_117 = out_chan_dep_data_119;
    assign token_119_117 = token_out_vec_119[2];
    assign dep_chan_vld_119_121 = out_chan_dep_vld_vec_119[3];
    assign dep_chan_data_119_121 = out_chan_dep_data_119;
    assign token_119_121 = token_out_vec_119[3];
    assign dep_chan_vld_119_154 = out_chan_dep_vld_vec_119[4];
    assign dep_chan_data_119_154 = out_chan_dep_data_119;
    assign token_119_154 = token_out_vec_119[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_6_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 120, 5, 5) top_hls_deadlock_detect_unit_120 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_120),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_120),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_120),
        .token_in_vec(token_in_vec_120),
        .dl_detect_in(dl_detect_out),
        .origin(origin[120]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_120),
        .out_chan_dep_data(out_chan_dep_data_120),
        .token_out_vec(token_out_vec_120),
        .dl_detect_out(dl_in_vec[120]));

    assign proc_120_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_1_x1_U0.fifo_A_PE_6_1_x135_blk_n);
    assign proc_120_data_PIPO_blk[0] = 1'b0;
    assign proc_120_start_FIFO_blk[0] = 1'b0;
    assign proc_120_TLF_FIFO_blk[0] = 1'b0;
    assign proc_120_input_sync_blk[0] = 1'b0;
    assign proc_120_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_120[0] = dl_detect_out ? proc_dep_vld_vec_120_reg[0] : (proc_120_data_FIFO_blk[0] | proc_120_data_PIPO_blk[0] | proc_120_start_FIFO_blk[0] | proc_120_TLF_FIFO_blk[0] | proc_120_input_sync_blk[0] | proc_120_output_sync_blk[0]);
    assign proc_120_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_1_x1_U0.fifo_A_PE_6_2_x136_blk_n);
    assign proc_120_data_PIPO_blk[1] = 1'b0;
    assign proc_120_start_FIFO_blk[1] = 1'b0;
    assign proc_120_TLF_FIFO_blk[1] = 1'b0;
    assign proc_120_input_sync_blk[1] = 1'b0;
    assign proc_120_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_120[1] = dl_detect_out ? proc_dep_vld_vec_120_reg[1] : (proc_120_data_FIFO_blk[1] | proc_120_data_PIPO_blk[1] | proc_120_start_FIFO_blk[1] | proc_120_TLF_FIFO_blk[1] | proc_120_input_sync_blk[1] | proc_120_output_sync_blk[1]);
    assign proc_120_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_1_x1_U0.fifo_B_PE_6_1_x175_blk_n);
    assign proc_120_data_PIPO_blk[2] = 1'b0;
    assign proc_120_start_FIFO_blk[2] = 1'b0;
    assign proc_120_TLF_FIFO_blk[2] = 1'b0;
    assign proc_120_input_sync_blk[2] = 1'b0;
    assign proc_120_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_120[2] = dl_detect_out ? proc_dep_vld_vec_120_reg[2] : (proc_120_data_FIFO_blk[2] | proc_120_data_PIPO_blk[2] | proc_120_start_FIFO_blk[2] | proc_120_TLF_FIFO_blk[2] | proc_120_input_sync_blk[2] | proc_120_output_sync_blk[2]);
    assign proc_120_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_1_x1_U0.fifo_B_PE_7_1_x176_blk_n);
    assign proc_120_data_PIPO_blk[3] = 1'b0;
    assign proc_120_start_FIFO_blk[3] = 1'b0;
    assign proc_120_TLF_FIFO_blk[3] = 1'b0;
    assign proc_120_input_sync_blk[3] = 1'b0;
    assign proc_120_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_120[3] = dl_detect_out ? proc_dep_vld_vec_120_reg[3] : (proc_120_data_FIFO_blk[3] | proc_120_data_PIPO_blk[3] | proc_120_start_FIFO_blk[3] | proc_120_TLF_FIFO_blk[3] | proc_120_input_sync_blk[3] | proc_120_output_sync_blk[3]);
    assign proc_120_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_6_1_x1_U0.fifo_C_drain_PE_6_1_x1102_blk_n);
    assign proc_120_data_PIPO_blk[4] = 1'b0;
    assign proc_120_start_FIFO_blk[4] = 1'b0;
    assign proc_120_TLF_FIFO_blk[4] = 1'b0;
    assign proc_120_input_sync_blk[4] = 1'b0;
    assign proc_120_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_120[4] = dl_detect_out ? proc_dep_vld_vec_120_reg[4] : (proc_120_data_FIFO_blk[4] | proc_120_data_PIPO_blk[4] | proc_120_start_FIFO_blk[4] | proc_120_TLF_FIFO_blk[4] | proc_120_input_sync_blk[4] | proc_120_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_120_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_120_reg <= proc_dep_vld_vec_120;
        end
    end
    assign in_chan_dep_vld_vec_120[0] = dep_chan_vld_118_120;
    assign in_chan_dep_data_vec_120[176 : 0] = dep_chan_data_118_120;
    assign token_in_vec_120[0] = token_118_120;
    assign in_chan_dep_vld_vec_120[1] = dep_chan_vld_119_120;
    assign in_chan_dep_data_vec_120[353 : 177] = dep_chan_data_119_120;
    assign token_in_vec_120[1] = token_119_120;
    assign in_chan_dep_vld_vec_120[2] = dep_chan_vld_122_120;
    assign in_chan_dep_data_vec_120[530 : 354] = dep_chan_data_122_120;
    assign token_in_vec_120[2] = token_122_120;
    assign in_chan_dep_vld_vec_120[3] = dep_chan_vld_139_120;
    assign in_chan_dep_data_vec_120[707 : 531] = dep_chan_data_139_120;
    assign token_in_vec_120[3] = token_139_120;
    assign in_chan_dep_vld_vec_120[4] = dep_chan_vld_167_120;
    assign in_chan_dep_data_vec_120[884 : 708] = dep_chan_data_167_120;
    assign token_in_vec_120[4] = token_167_120;
    assign dep_chan_vld_120_119 = out_chan_dep_vld_vec_120[0];
    assign dep_chan_data_120_119 = out_chan_dep_data_120;
    assign token_120_119 = token_out_vec_120[0];
    assign dep_chan_vld_120_139 = out_chan_dep_vld_vec_120[1];
    assign dep_chan_data_120_139 = out_chan_dep_data_120;
    assign token_120_139 = token_out_vec_120[1];
    assign dep_chan_vld_120_118 = out_chan_dep_vld_vec_120[2];
    assign dep_chan_data_120_118 = out_chan_dep_data_120;
    assign token_120_118 = token_out_vec_120[2];
    assign dep_chan_vld_120_122 = out_chan_dep_vld_vec_120[3];
    assign dep_chan_data_120_122 = out_chan_dep_data_120;
    assign token_120_122 = token_out_vec_120[3];
    assign dep_chan_vld_120_167 = out_chan_dep_vld_vec_120[4];
    assign dep_chan_data_120_167 = out_chan_dep_data_120;
    assign token_120_167 = token_out_vec_120[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_7_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 121, 5, 5) top_hls_deadlock_detect_unit_121 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_121),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_121),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_121),
        .token_in_vec(token_in_vec_121),
        .dl_detect_in(dl_detect_out),
        .origin(origin[121]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_121),
        .out_chan_dep_data(out_chan_dep_data_121),
        .token_out_vec(token_out_vec_121),
        .dl_detect_out(dl_in_vec[121]));

    assign proc_121_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_0_x1_U0.fifo_A_PE_7_0_x137_blk_n);
    assign proc_121_data_PIPO_blk[0] = 1'b0;
    assign proc_121_start_FIFO_blk[0] = 1'b0;
    assign proc_121_TLF_FIFO_blk[0] = 1'b0;
    assign proc_121_input_sync_blk[0] = 1'b0;
    assign proc_121_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_121[0] = dl_detect_out ? proc_dep_vld_vec_121_reg[0] : (proc_121_data_FIFO_blk[0] | proc_121_data_PIPO_blk[0] | proc_121_start_FIFO_blk[0] | proc_121_TLF_FIFO_blk[0] | proc_121_input_sync_blk[0] | proc_121_output_sync_blk[0]);
    assign proc_121_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_0_x1_U0.fifo_A_PE_7_1_x138_blk_n);
    assign proc_121_data_PIPO_blk[1] = 1'b0;
    assign proc_121_start_FIFO_blk[1] = 1'b0;
    assign proc_121_TLF_FIFO_blk[1] = 1'b0;
    assign proc_121_input_sync_blk[1] = 1'b0;
    assign proc_121_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_121[1] = dl_detect_out ? proc_dep_vld_vec_121_reg[1] : (proc_121_data_FIFO_blk[1] | proc_121_data_PIPO_blk[1] | proc_121_start_FIFO_blk[1] | proc_121_TLF_FIFO_blk[1] | proc_121_input_sync_blk[1] | proc_121_output_sync_blk[1]);
    assign proc_121_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_0_x1_U0.fifo_B_PE_7_0_x162_blk_n);
    assign proc_121_data_PIPO_blk[2] = 1'b0;
    assign proc_121_start_FIFO_blk[2] = 1'b0;
    assign proc_121_TLF_FIFO_blk[2] = 1'b0;
    assign proc_121_input_sync_blk[2] = 1'b0;
    assign proc_121_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_121[2] = dl_detect_out ? proc_dep_vld_vec_121_reg[2] : (proc_121_data_FIFO_blk[2] | proc_121_data_PIPO_blk[2] | proc_121_start_FIFO_blk[2] | proc_121_TLF_FIFO_blk[2] | proc_121_input_sync_blk[2] | proc_121_output_sync_blk[2]);
    assign proc_121_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_0_x1_U0.fifo_B_PE_8_0_x163_blk_n);
    assign proc_121_data_PIPO_blk[3] = 1'b0;
    assign proc_121_start_FIFO_blk[3] = 1'b0;
    assign proc_121_TLF_FIFO_blk[3] = 1'b0;
    assign proc_121_input_sync_blk[3] = 1'b0;
    assign proc_121_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_121[3] = dl_detect_out ? proc_dep_vld_vec_121_reg[3] : (proc_121_data_FIFO_blk[3] | proc_121_data_PIPO_blk[3] | proc_121_start_FIFO_blk[3] | proc_121_TLF_FIFO_blk[3] | proc_121_input_sync_blk[3] | proc_121_output_sync_blk[3]);
    assign proc_121_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_0_x1_U0.fifo_C_drain_PE_7_0_x190_blk_n);
    assign proc_121_data_PIPO_blk[4] = 1'b0;
    assign proc_121_start_FIFO_blk[4] = 1'b0;
    assign proc_121_TLF_FIFO_blk[4] = 1'b0;
    assign proc_121_input_sync_blk[4] = 1'b0;
    assign proc_121_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_121[4] = dl_detect_out ? proc_dep_vld_vec_121_reg[4] : (proc_121_data_FIFO_blk[4] | proc_121_data_PIPO_blk[4] | proc_121_start_FIFO_blk[4] | proc_121_TLF_FIFO_blk[4] | proc_121_input_sync_blk[4] | proc_121_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_121_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_121_reg <= proc_dep_vld_vec_121;
        end
    end
    assign in_chan_dep_vld_vec_121[0] = dep_chan_vld_98_121;
    assign in_chan_dep_data_vec_121[176 : 0] = dep_chan_data_98_121;
    assign token_in_vec_121[0] = token_98_121;
    assign in_chan_dep_vld_vec_121[1] = dep_chan_vld_119_121;
    assign in_chan_dep_data_vec_121[353 : 177] = dep_chan_data_119_121;
    assign token_in_vec_121[1] = token_119_121;
    assign in_chan_dep_vld_vec_121[2] = dep_chan_vld_122_121;
    assign in_chan_dep_data_vec_121[530 : 354] = dep_chan_data_122_121;
    assign token_in_vec_121[2] = token_122_121;
    assign in_chan_dep_vld_vec_121[3] = dep_chan_vld_123_121;
    assign in_chan_dep_data_vec_121[707 : 531] = dep_chan_data_123_121;
    assign token_in_vec_121[3] = token_123_121;
    assign in_chan_dep_vld_vec_121[4] = dep_chan_vld_153_121;
    assign in_chan_dep_data_vec_121[884 : 708] = dep_chan_data_153_121;
    assign token_in_vec_121[4] = token_153_121;
    assign dep_chan_vld_121_98 = out_chan_dep_vld_vec_121[0];
    assign dep_chan_data_121_98 = out_chan_dep_data_121;
    assign token_121_98 = token_out_vec_121[0];
    assign dep_chan_vld_121_122 = out_chan_dep_vld_vec_121[1];
    assign dep_chan_data_121_122 = out_chan_dep_data_121;
    assign token_121_122 = token_out_vec_121[1];
    assign dep_chan_vld_121_119 = out_chan_dep_vld_vec_121[2];
    assign dep_chan_data_121_119 = out_chan_dep_data_121;
    assign token_121_119 = token_out_vec_121[2];
    assign dep_chan_vld_121_123 = out_chan_dep_vld_vec_121[3];
    assign dep_chan_data_121_123 = out_chan_dep_data_121;
    assign token_121_123 = token_out_vec_121[3];
    assign dep_chan_vld_121_153 = out_chan_dep_vld_vec_121[4];
    assign dep_chan_data_121_153 = out_chan_dep_data_121;
    assign token_121_153 = token_out_vec_121[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_7_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 122, 5, 5) top_hls_deadlock_detect_unit_122 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_122),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_122),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_122),
        .token_in_vec(token_in_vec_122),
        .dl_detect_in(dl_detect_out),
        .origin(origin[122]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_122),
        .out_chan_dep_data(out_chan_dep_data_122),
        .token_out_vec(token_out_vec_122),
        .dl_detect_out(dl_in_vec[122]));

    assign proc_122_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_1_x1_U0.fifo_A_PE_7_1_x138_blk_n);
    assign proc_122_data_PIPO_blk[0] = 1'b0;
    assign proc_122_start_FIFO_blk[0] = 1'b0;
    assign proc_122_TLF_FIFO_blk[0] = 1'b0;
    assign proc_122_input_sync_blk[0] = 1'b0;
    assign proc_122_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_122[0] = dl_detect_out ? proc_dep_vld_vec_122_reg[0] : (proc_122_data_FIFO_blk[0] | proc_122_data_PIPO_blk[0] | proc_122_start_FIFO_blk[0] | proc_122_TLF_FIFO_blk[0] | proc_122_input_sync_blk[0] | proc_122_output_sync_blk[0]);
    assign proc_122_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_1_x1_U0.fifo_A_PE_7_2_x139_blk_n);
    assign proc_122_data_PIPO_blk[1] = 1'b0;
    assign proc_122_start_FIFO_blk[1] = 1'b0;
    assign proc_122_TLF_FIFO_blk[1] = 1'b0;
    assign proc_122_input_sync_blk[1] = 1'b0;
    assign proc_122_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_122[1] = dl_detect_out ? proc_dep_vld_vec_122_reg[1] : (proc_122_data_FIFO_blk[1] | proc_122_data_PIPO_blk[1] | proc_122_start_FIFO_blk[1] | proc_122_TLF_FIFO_blk[1] | proc_122_input_sync_blk[1] | proc_122_output_sync_blk[1]);
    assign proc_122_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_1_x1_U0.fifo_B_PE_7_1_x176_blk_n);
    assign proc_122_data_PIPO_blk[2] = 1'b0;
    assign proc_122_start_FIFO_blk[2] = 1'b0;
    assign proc_122_TLF_FIFO_blk[2] = 1'b0;
    assign proc_122_input_sync_blk[2] = 1'b0;
    assign proc_122_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_122[2] = dl_detect_out ? proc_dep_vld_vec_122_reg[2] : (proc_122_data_FIFO_blk[2] | proc_122_data_PIPO_blk[2] | proc_122_start_FIFO_blk[2] | proc_122_TLF_FIFO_blk[2] | proc_122_input_sync_blk[2] | proc_122_output_sync_blk[2]);
    assign proc_122_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_1_x1_U0.fifo_B_PE_8_1_x177_blk_n);
    assign proc_122_data_PIPO_blk[3] = 1'b0;
    assign proc_122_start_FIFO_blk[3] = 1'b0;
    assign proc_122_TLF_FIFO_blk[3] = 1'b0;
    assign proc_122_input_sync_blk[3] = 1'b0;
    assign proc_122_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_122[3] = dl_detect_out ? proc_dep_vld_vec_122_reg[3] : (proc_122_data_FIFO_blk[3] | proc_122_data_PIPO_blk[3] | proc_122_start_FIFO_blk[3] | proc_122_TLF_FIFO_blk[3] | proc_122_input_sync_blk[3] | proc_122_output_sync_blk[3]);
    assign proc_122_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_7_1_x1_U0.fifo_C_drain_PE_7_1_x1103_blk_n);
    assign proc_122_data_PIPO_blk[4] = 1'b0;
    assign proc_122_start_FIFO_blk[4] = 1'b0;
    assign proc_122_TLF_FIFO_blk[4] = 1'b0;
    assign proc_122_input_sync_blk[4] = 1'b0;
    assign proc_122_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_122[4] = dl_detect_out ? proc_dep_vld_vec_122_reg[4] : (proc_122_data_FIFO_blk[4] | proc_122_data_PIPO_blk[4] | proc_122_start_FIFO_blk[4] | proc_122_TLF_FIFO_blk[4] | proc_122_input_sync_blk[4] | proc_122_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_122_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_122_reg <= proc_dep_vld_vec_122;
        end
    end
    assign in_chan_dep_vld_vec_122[0] = dep_chan_vld_120_122;
    assign in_chan_dep_data_vec_122[176 : 0] = dep_chan_data_120_122;
    assign token_in_vec_122[0] = token_120_122;
    assign in_chan_dep_vld_vec_122[1] = dep_chan_vld_121_122;
    assign in_chan_dep_data_vec_122[353 : 177] = dep_chan_data_121_122;
    assign token_in_vec_122[1] = token_121_122;
    assign in_chan_dep_vld_vec_122[2] = dep_chan_vld_124_122;
    assign in_chan_dep_data_vec_122[530 : 354] = dep_chan_data_124_122;
    assign token_in_vec_122[2] = token_124_122;
    assign in_chan_dep_vld_vec_122[3] = dep_chan_vld_140_122;
    assign in_chan_dep_data_vec_122[707 : 531] = dep_chan_data_140_122;
    assign token_in_vec_122[3] = token_140_122;
    assign in_chan_dep_vld_vec_122[4] = dep_chan_vld_166_122;
    assign in_chan_dep_data_vec_122[884 : 708] = dep_chan_data_166_122;
    assign token_in_vec_122[4] = token_166_122;
    assign dep_chan_vld_122_121 = out_chan_dep_vld_vec_122[0];
    assign dep_chan_data_122_121 = out_chan_dep_data_122;
    assign token_122_121 = token_out_vec_122[0];
    assign dep_chan_vld_122_140 = out_chan_dep_vld_vec_122[1];
    assign dep_chan_data_122_140 = out_chan_dep_data_122;
    assign token_122_140 = token_out_vec_122[1];
    assign dep_chan_vld_122_120 = out_chan_dep_vld_vec_122[2];
    assign dep_chan_data_122_120 = out_chan_dep_data_122;
    assign token_122_120 = token_out_vec_122[2];
    assign dep_chan_vld_122_124 = out_chan_dep_vld_vec_122[3];
    assign dep_chan_data_122_124 = out_chan_dep_data_122;
    assign token_122_124 = token_out_vec_122[3];
    assign dep_chan_vld_122_166 = out_chan_dep_vld_vec_122[4];
    assign dep_chan_data_122_166 = out_chan_dep_data_122;
    assign token_122_166 = token_out_vec_122[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_8_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 123, 5, 5) top_hls_deadlock_detect_unit_123 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_123),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_123),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_123),
        .token_in_vec(token_in_vec_123),
        .dl_detect_in(dl_detect_out),
        .origin(origin[123]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_123),
        .out_chan_dep_data(out_chan_dep_data_123),
        .token_out_vec(token_out_vec_123),
        .dl_detect_out(dl_in_vec[123]));

    assign proc_123_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_0_x1_U0.fifo_A_PE_8_0_x140_blk_n);
    assign proc_123_data_PIPO_blk[0] = 1'b0;
    assign proc_123_start_FIFO_blk[0] = 1'b0;
    assign proc_123_TLF_FIFO_blk[0] = 1'b0;
    assign proc_123_input_sync_blk[0] = 1'b0;
    assign proc_123_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_123[0] = dl_detect_out ? proc_dep_vld_vec_123_reg[0] : (proc_123_data_FIFO_blk[0] | proc_123_data_PIPO_blk[0] | proc_123_start_FIFO_blk[0] | proc_123_TLF_FIFO_blk[0] | proc_123_input_sync_blk[0] | proc_123_output_sync_blk[0]);
    assign proc_123_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_0_x1_U0.fifo_A_PE_8_1_x141_blk_n);
    assign proc_123_data_PIPO_blk[1] = 1'b0;
    assign proc_123_start_FIFO_blk[1] = 1'b0;
    assign proc_123_TLF_FIFO_blk[1] = 1'b0;
    assign proc_123_input_sync_blk[1] = 1'b0;
    assign proc_123_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_123[1] = dl_detect_out ? proc_dep_vld_vec_123_reg[1] : (proc_123_data_FIFO_blk[1] | proc_123_data_PIPO_blk[1] | proc_123_start_FIFO_blk[1] | proc_123_TLF_FIFO_blk[1] | proc_123_input_sync_blk[1] | proc_123_output_sync_blk[1]);
    assign proc_123_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_0_x1_U0.fifo_B_PE_8_0_x163_blk_n);
    assign proc_123_data_PIPO_blk[2] = 1'b0;
    assign proc_123_start_FIFO_blk[2] = 1'b0;
    assign proc_123_TLF_FIFO_blk[2] = 1'b0;
    assign proc_123_input_sync_blk[2] = 1'b0;
    assign proc_123_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_123[2] = dl_detect_out ? proc_dep_vld_vec_123_reg[2] : (proc_123_data_FIFO_blk[2] | proc_123_data_PIPO_blk[2] | proc_123_start_FIFO_blk[2] | proc_123_TLF_FIFO_blk[2] | proc_123_input_sync_blk[2] | proc_123_output_sync_blk[2]);
    assign proc_123_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_0_x1_U0.fifo_B_PE_9_0_x164_blk_n);
    assign proc_123_data_PIPO_blk[3] = 1'b0;
    assign proc_123_start_FIFO_blk[3] = 1'b0;
    assign proc_123_TLF_FIFO_blk[3] = 1'b0;
    assign proc_123_input_sync_blk[3] = 1'b0;
    assign proc_123_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_123[3] = dl_detect_out ? proc_dep_vld_vec_123_reg[3] : (proc_123_data_FIFO_blk[3] | proc_123_data_PIPO_blk[3] | proc_123_start_FIFO_blk[3] | proc_123_TLF_FIFO_blk[3] | proc_123_input_sync_blk[3] | proc_123_output_sync_blk[3]);
    assign proc_123_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_0_x1_U0.fifo_C_drain_PE_8_0_x191_blk_n);
    assign proc_123_data_PIPO_blk[4] = 1'b0;
    assign proc_123_start_FIFO_blk[4] = 1'b0;
    assign proc_123_TLF_FIFO_blk[4] = 1'b0;
    assign proc_123_input_sync_blk[4] = 1'b0;
    assign proc_123_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_123[4] = dl_detect_out ? proc_dep_vld_vec_123_reg[4] : (proc_123_data_FIFO_blk[4] | proc_123_data_PIPO_blk[4] | proc_123_start_FIFO_blk[4] | proc_123_TLF_FIFO_blk[4] | proc_123_input_sync_blk[4] | proc_123_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_123_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_123_reg <= proc_dep_vld_vec_123;
        end
    end
    assign in_chan_dep_vld_vec_123[0] = dep_chan_vld_99_123;
    assign in_chan_dep_data_vec_123[176 : 0] = dep_chan_data_99_123;
    assign token_in_vec_123[0] = token_99_123;
    assign in_chan_dep_vld_vec_123[1] = dep_chan_vld_121_123;
    assign in_chan_dep_data_vec_123[353 : 177] = dep_chan_data_121_123;
    assign token_in_vec_123[1] = token_121_123;
    assign in_chan_dep_vld_vec_123[2] = dep_chan_vld_124_123;
    assign in_chan_dep_data_vec_123[530 : 354] = dep_chan_data_124_123;
    assign token_in_vec_123[2] = token_124_123;
    assign in_chan_dep_vld_vec_123[3] = dep_chan_vld_125_123;
    assign in_chan_dep_data_vec_123[707 : 531] = dep_chan_data_125_123;
    assign token_in_vec_123[3] = token_125_123;
    assign in_chan_dep_vld_vec_123[4] = dep_chan_vld_152_123;
    assign in_chan_dep_data_vec_123[884 : 708] = dep_chan_data_152_123;
    assign token_in_vec_123[4] = token_152_123;
    assign dep_chan_vld_123_99 = out_chan_dep_vld_vec_123[0];
    assign dep_chan_data_123_99 = out_chan_dep_data_123;
    assign token_123_99 = token_out_vec_123[0];
    assign dep_chan_vld_123_124 = out_chan_dep_vld_vec_123[1];
    assign dep_chan_data_123_124 = out_chan_dep_data_123;
    assign token_123_124 = token_out_vec_123[1];
    assign dep_chan_vld_123_121 = out_chan_dep_vld_vec_123[2];
    assign dep_chan_data_123_121 = out_chan_dep_data_123;
    assign token_123_121 = token_out_vec_123[2];
    assign dep_chan_vld_123_125 = out_chan_dep_vld_vec_123[3];
    assign dep_chan_data_123_125 = out_chan_dep_data_123;
    assign token_123_125 = token_out_vec_123[3];
    assign dep_chan_vld_123_152 = out_chan_dep_vld_vec_123[4];
    assign dep_chan_data_123_152 = out_chan_dep_data_123;
    assign token_123_152 = token_out_vec_123[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_8_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 124, 5, 5) top_hls_deadlock_detect_unit_124 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_124),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_124),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_124),
        .token_in_vec(token_in_vec_124),
        .dl_detect_in(dl_detect_out),
        .origin(origin[124]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_124),
        .out_chan_dep_data(out_chan_dep_data_124),
        .token_out_vec(token_out_vec_124),
        .dl_detect_out(dl_in_vec[124]));

    assign proc_124_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_1_x1_U0.fifo_A_PE_8_1_x141_blk_n);
    assign proc_124_data_PIPO_blk[0] = 1'b0;
    assign proc_124_start_FIFO_blk[0] = 1'b0;
    assign proc_124_TLF_FIFO_blk[0] = 1'b0;
    assign proc_124_input_sync_blk[0] = 1'b0;
    assign proc_124_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_124[0] = dl_detect_out ? proc_dep_vld_vec_124_reg[0] : (proc_124_data_FIFO_blk[0] | proc_124_data_PIPO_blk[0] | proc_124_start_FIFO_blk[0] | proc_124_TLF_FIFO_blk[0] | proc_124_input_sync_blk[0] | proc_124_output_sync_blk[0]);
    assign proc_124_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_1_x1_U0.fifo_A_PE_8_2_x142_blk_n);
    assign proc_124_data_PIPO_blk[1] = 1'b0;
    assign proc_124_start_FIFO_blk[1] = 1'b0;
    assign proc_124_TLF_FIFO_blk[1] = 1'b0;
    assign proc_124_input_sync_blk[1] = 1'b0;
    assign proc_124_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_124[1] = dl_detect_out ? proc_dep_vld_vec_124_reg[1] : (proc_124_data_FIFO_blk[1] | proc_124_data_PIPO_blk[1] | proc_124_start_FIFO_blk[1] | proc_124_TLF_FIFO_blk[1] | proc_124_input_sync_blk[1] | proc_124_output_sync_blk[1]);
    assign proc_124_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_1_x1_U0.fifo_B_PE_8_1_x177_blk_n);
    assign proc_124_data_PIPO_blk[2] = 1'b0;
    assign proc_124_start_FIFO_blk[2] = 1'b0;
    assign proc_124_TLF_FIFO_blk[2] = 1'b0;
    assign proc_124_input_sync_blk[2] = 1'b0;
    assign proc_124_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_124[2] = dl_detect_out ? proc_dep_vld_vec_124_reg[2] : (proc_124_data_FIFO_blk[2] | proc_124_data_PIPO_blk[2] | proc_124_start_FIFO_blk[2] | proc_124_TLF_FIFO_blk[2] | proc_124_input_sync_blk[2] | proc_124_output_sync_blk[2]);
    assign proc_124_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_1_x1_U0.fifo_B_PE_9_1_x178_blk_n);
    assign proc_124_data_PIPO_blk[3] = 1'b0;
    assign proc_124_start_FIFO_blk[3] = 1'b0;
    assign proc_124_TLF_FIFO_blk[3] = 1'b0;
    assign proc_124_input_sync_blk[3] = 1'b0;
    assign proc_124_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_124[3] = dl_detect_out ? proc_dep_vld_vec_124_reg[3] : (proc_124_data_FIFO_blk[3] | proc_124_data_PIPO_blk[3] | proc_124_start_FIFO_blk[3] | proc_124_TLF_FIFO_blk[3] | proc_124_input_sync_blk[3] | proc_124_output_sync_blk[3]);
    assign proc_124_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_8_1_x1_U0.fifo_C_drain_PE_8_1_x1104_blk_n);
    assign proc_124_data_PIPO_blk[4] = 1'b0;
    assign proc_124_start_FIFO_blk[4] = 1'b0;
    assign proc_124_TLF_FIFO_blk[4] = 1'b0;
    assign proc_124_input_sync_blk[4] = 1'b0;
    assign proc_124_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_124[4] = dl_detect_out ? proc_dep_vld_vec_124_reg[4] : (proc_124_data_FIFO_blk[4] | proc_124_data_PIPO_blk[4] | proc_124_start_FIFO_blk[4] | proc_124_TLF_FIFO_blk[4] | proc_124_input_sync_blk[4] | proc_124_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_124_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_124_reg <= proc_dep_vld_vec_124;
        end
    end
    assign in_chan_dep_vld_vec_124[0] = dep_chan_vld_122_124;
    assign in_chan_dep_data_vec_124[176 : 0] = dep_chan_data_122_124;
    assign token_in_vec_124[0] = token_122_124;
    assign in_chan_dep_vld_vec_124[1] = dep_chan_vld_123_124;
    assign in_chan_dep_data_vec_124[353 : 177] = dep_chan_data_123_124;
    assign token_in_vec_124[1] = token_123_124;
    assign in_chan_dep_vld_vec_124[2] = dep_chan_vld_126_124;
    assign in_chan_dep_data_vec_124[530 : 354] = dep_chan_data_126_124;
    assign token_in_vec_124[2] = token_126_124;
    assign in_chan_dep_vld_vec_124[3] = dep_chan_vld_141_124;
    assign in_chan_dep_data_vec_124[707 : 531] = dep_chan_data_141_124;
    assign token_in_vec_124[3] = token_141_124;
    assign in_chan_dep_vld_vec_124[4] = dep_chan_vld_165_124;
    assign in_chan_dep_data_vec_124[884 : 708] = dep_chan_data_165_124;
    assign token_in_vec_124[4] = token_165_124;
    assign dep_chan_vld_124_123 = out_chan_dep_vld_vec_124[0];
    assign dep_chan_data_124_123 = out_chan_dep_data_124;
    assign token_124_123 = token_out_vec_124[0];
    assign dep_chan_vld_124_141 = out_chan_dep_vld_vec_124[1];
    assign dep_chan_data_124_141 = out_chan_dep_data_124;
    assign token_124_141 = token_out_vec_124[1];
    assign dep_chan_vld_124_122 = out_chan_dep_vld_vec_124[2];
    assign dep_chan_data_124_122 = out_chan_dep_data_124;
    assign token_124_122 = token_out_vec_124[2];
    assign dep_chan_vld_124_126 = out_chan_dep_vld_vec_124[3];
    assign dep_chan_data_124_126 = out_chan_dep_data_124;
    assign token_124_126 = token_out_vec_124[3];
    assign dep_chan_vld_124_165 = out_chan_dep_vld_vec_124[4];
    assign dep_chan_data_124_165 = out_chan_dep_data_124;
    assign token_124_165 = token_out_vec_124[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_9_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 125, 5, 5) top_hls_deadlock_detect_unit_125 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_125),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_125),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_125),
        .token_in_vec(token_in_vec_125),
        .dl_detect_in(dl_detect_out),
        .origin(origin[125]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_125),
        .out_chan_dep_data(out_chan_dep_data_125),
        .token_out_vec(token_out_vec_125),
        .dl_detect_out(dl_in_vec[125]));

    assign proc_125_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_0_x1_U0.fifo_A_PE_9_0_x143_blk_n);
    assign proc_125_data_PIPO_blk[0] = 1'b0;
    assign proc_125_start_FIFO_blk[0] = 1'b0;
    assign proc_125_TLF_FIFO_blk[0] = 1'b0;
    assign proc_125_input_sync_blk[0] = 1'b0;
    assign proc_125_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_125[0] = dl_detect_out ? proc_dep_vld_vec_125_reg[0] : (proc_125_data_FIFO_blk[0] | proc_125_data_PIPO_blk[0] | proc_125_start_FIFO_blk[0] | proc_125_TLF_FIFO_blk[0] | proc_125_input_sync_blk[0] | proc_125_output_sync_blk[0]);
    assign proc_125_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_0_x1_U0.fifo_A_PE_9_1_x144_blk_n);
    assign proc_125_data_PIPO_blk[1] = 1'b0;
    assign proc_125_start_FIFO_blk[1] = 1'b0;
    assign proc_125_TLF_FIFO_blk[1] = 1'b0;
    assign proc_125_input_sync_blk[1] = 1'b0;
    assign proc_125_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_125[1] = dl_detect_out ? proc_dep_vld_vec_125_reg[1] : (proc_125_data_FIFO_blk[1] | proc_125_data_PIPO_blk[1] | proc_125_start_FIFO_blk[1] | proc_125_TLF_FIFO_blk[1] | proc_125_input_sync_blk[1] | proc_125_output_sync_blk[1]);
    assign proc_125_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_0_x1_U0.fifo_B_PE_9_0_x164_blk_n);
    assign proc_125_data_PIPO_blk[2] = 1'b0;
    assign proc_125_start_FIFO_blk[2] = 1'b0;
    assign proc_125_TLF_FIFO_blk[2] = 1'b0;
    assign proc_125_input_sync_blk[2] = 1'b0;
    assign proc_125_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_125[2] = dl_detect_out ? proc_dep_vld_vec_125_reg[2] : (proc_125_data_FIFO_blk[2] | proc_125_data_PIPO_blk[2] | proc_125_start_FIFO_blk[2] | proc_125_TLF_FIFO_blk[2] | proc_125_input_sync_blk[2] | proc_125_output_sync_blk[2]);
    assign proc_125_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_0_x1_U0.fifo_B_PE_10_0_x165_blk_n);
    assign proc_125_data_PIPO_blk[3] = 1'b0;
    assign proc_125_start_FIFO_blk[3] = 1'b0;
    assign proc_125_TLF_FIFO_blk[3] = 1'b0;
    assign proc_125_input_sync_blk[3] = 1'b0;
    assign proc_125_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_125[3] = dl_detect_out ? proc_dep_vld_vec_125_reg[3] : (proc_125_data_FIFO_blk[3] | proc_125_data_PIPO_blk[3] | proc_125_start_FIFO_blk[3] | proc_125_TLF_FIFO_blk[3] | proc_125_input_sync_blk[3] | proc_125_output_sync_blk[3]);
    assign proc_125_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_0_x1_U0.fifo_C_drain_PE_9_0_x192_blk_n);
    assign proc_125_data_PIPO_blk[4] = 1'b0;
    assign proc_125_start_FIFO_blk[4] = 1'b0;
    assign proc_125_TLF_FIFO_blk[4] = 1'b0;
    assign proc_125_input_sync_blk[4] = 1'b0;
    assign proc_125_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_125[4] = dl_detect_out ? proc_dep_vld_vec_125_reg[4] : (proc_125_data_FIFO_blk[4] | proc_125_data_PIPO_blk[4] | proc_125_start_FIFO_blk[4] | proc_125_TLF_FIFO_blk[4] | proc_125_input_sync_blk[4] | proc_125_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_125_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_125_reg <= proc_dep_vld_vec_125;
        end
    end
    assign in_chan_dep_vld_vec_125[0] = dep_chan_vld_100_125;
    assign in_chan_dep_data_vec_125[176 : 0] = dep_chan_data_100_125;
    assign token_in_vec_125[0] = token_100_125;
    assign in_chan_dep_vld_vec_125[1] = dep_chan_vld_123_125;
    assign in_chan_dep_data_vec_125[353 : 177] = dep_chan_data_123_125;
    assign token_in_vec_125[1] = token_123_125;
    assign in_chan_dep_vld_vec_125[2] = dep_chan_vld_126_125;
    assign in_chan_dep_data_vec_125[530 : 354] = dep_chan_data_126_125;
    assign token_in_vec_125[2] = token_126_125;
    assign in_chan_dep_vld_vec_125[3] = dep_chan_vld_127_125;
    assign in_chan_dep_data_vec_125[707 : 531] = dep_chan_data_127_125;
    assign token_in_vec_125[3] = token_127_125;
    assign in_chan_dep_vld_vec_125[4] = dep_chan_vld_151_125;
    assign in_chan_dep_data_vec_125[884 : 708] = dep_chan_data_151_125;
    assign token_in_vec_125[4] = token_151_125;
    assign dep_chan_vld_125_100 = out_chan_dep_vld_vec_125[0];
    assign dep_chan_data_125_100 = out_chan_dep_data_125;
    assign token_125_100 = token_out_vec_125[0];
    assign dep_chan_vld_125_126 = out_chan_dep_vld_vec_125[1];
    assign dep_chan_data_125_126 = out_chan_dep_data_125;
    assign token_125_126 = token_out_vec_125[1];
    assign dep_chan_vld_125_123 = out_chan_dep_vld_vec_125[2];
    assign dep_chan_data_125_123 = out_chan_dep_data_125;
    assign token_125_123 = token_out_vec_125[2];
    assign dep_chan_vld_125_127 = out_chan_dep_vld_vec_125[3];
    assign dep_chan_data_125_127 = out_chan_dep_data_125;
    assign token_125_127 = token_out_vec_125[3];
    assign dep_chan_vld_125_151 = out_chan_dep_vld_vec_125[4];
    assign dep_chan_data_125_151 = out_chan_dep_data_125;
    assign token_125_151 = token_out_vec_125[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_9_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 126, 5, 5) top_hls_deadlock_detect_unit_126 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_126),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_126),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_126),
        .token_in_vec(token_in_vec_126),
        .dl_detect_in(dl_detect_out),
        .origin(origin[126]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_126),
        .out_chan_dep_data(out_chan_dep_data_126),
        .token_out_vec(token_out_vec_126),
        .dl_detect_out(dl_in_vec[126]));

    assign proc_126_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_1_x1_U0.fifo_A_PE_9_1_x144_blk_n);
    assign proc_126_data_PIPO_blk[0] = 1'b0;
    assign proc_126_start_FIFO_blk[0] = 1'b0;
    assign proc_126_TLF_FIFO_blk[0] = 1'b0;
    assign proc_126_input_sync_blk[0] = 1'b0;
    assign proc_126_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_126[0] = dl_detect_out ? proc_dep_vld_vec_126_reg[0] : (proc_126_data_FIFO_blk[0] | proc_126_data_PIPO_blk[0] | proc_126_start_FIFO_blk[0] | proc_126_TLF_FIFO_blk[0] | proc_126_input_sync_blk[0] | proc_126_output_sync_blk[0]);
    assign proc_126_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_1_x1_U0.fifo_A_PE_9_2_x145_blk_n);
    assign proc_126_data_PIPO_blk[1] = 1'b0;
    assign proc_126_start_FIFO_blk[1] = 1'b0;
    assign proc_126_TLF_FIFO_blk[1] = 1'b0;
    assign proc_126_input_sync_blk[1] = 1'b0;
    assign proc_126_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_126[1] = dl_detect_out ? proc_dep_vld_vec_126_reg[1] : (proc_126_data_FIFO_blk[1] | proc_126_data_PIPO_blk[1] | proc_126_start_FIFO_blk[1] | proc_126_TLF_FIFO_blk[1] | proc_126_input_sync_blk[1] | proc_126_output_sync_blk[1]);
    assign proc_126_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_1_x1_U0.fifo_B_PE_9_1_x178_blk_n);
    assign proc_126_data_PIPO_blk[2] = 1'b0;
    assign proc_126_start_FIFO_blk[2] = 1'b0;
    assign proc_126_TLF_FIFO_blk[2] = 1'b0;
    assign proc_126_input_sync_blk[2] = 1'b0;
    assign proc_126_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_126[2] = dl_detect_out ? proc_dep_vld_vec_126_reg[2] : (proc_126_data_FIFO_blk[2] | proc_126_data_PIPO_blk[2] | proc_126_start_FIFO_blk[2] | proc_126_TLF_FIFO_blk[2] | proc_126_input_sync_blk[2] | proc_126_output_sync_blk[2]);
    assign proc_126_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_1_x1_U0.fifo_B_PE_10_1_x179_blk_n);
    assign proc_126_data_PIPO_blk[3] = 1'b0;
    assign proc_126_start_FIFO_blk[3] = 1'b0;
    assign proc_126_TLF_FIFO_blk[3] = 1'b0;
    assign proc_126_input_sync_blk[3] = 1'b0;
    assign proc_126_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_126[3] = dl_detect_out ? proc_dep_vld_vec_126_reg[3] : (proc_126_data_FIFO_blk[3] | proc_126_data_PIPO_blk[3] | proc_126_start_FIFO_blk[3] | proc_126_TLF_FIFO_blk[3] | proc_126_input_sync_blk[3] | proc_126_output_sync_blk[3]);
    assign proc_126_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_9_1_x1_U0.fifo_C_drain_PE_9_1_x1105_blk_n);
    assign proc_126_data_PIPO_blk[4] = 1'b0;
    assign proc_126_start_FIFO_blk[4] = 1'b0;
    assign proc_126_TLF_FIFO_blk[4] = 1'b0;
    assign proc_126_input_sync_blk[4] = 1'b0;
    assign proc_126_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_126[4] = dl_detect_out ? proc_dep_vld_vec_126_reg[4] : (proc_126_data_FIFO_blk[4] | proc_126_data_PIPO_blk[4] | proc_126_start_FIFO_blk[4] | proc_126_TLF_FIFO_blk[4] | proc_126_input_sync_blk[4] | proc_126_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_126_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_126_reg <= proc_dep_vld_vec_126;
        end
    end
    assign in_chan_dep_vld_vec_126[0] = dep_chan_vld_124_126;
    assign in_chan_dep_data_vec_126[176 : 0] = dep_chan_data_124_126;
    assign token_in_vec_126[0] = token_124_126;
    assign in_chan_dep_vld_vec_126[1] = dep_chan_vld_125_126;
    assign in_chan_dep_data_vec_126[353 : 177] = dep_chan_data_125_126;
    assign token_in_vec_126[1] = token_125_126;
    assign in_chan_dep_vld_vec_126[2] = dep_chan_vld_128_126;
    assign in_chan_dep_data_vec_126[530 : 354] = dep_chan_data_128_126;
    assign token_in_vec_126[2] = token_128_126;
    assign in_chan_dep_vld_vec_126[3] = dep_chan_vld_142_126;
    assign in_chan_dep_data_vec_126[707 : 531] = dep_chan_data_142_126;
    assign token_in_vec_126[3] = token_142_126;
    assign in_chan_dep_vld_vec_126[4] = dep_chan_vld_164_126;
    assign in_chan_dep_data_vec_126[884 : 708] = dep_chan_data_164_126;
    assign token_in_vec_126[4] = token_164_126;
    assign dep_chan_vld_126_125 = out_chan_dep_vld_vec_126[0];
    assign dep_chan_data_126_125 = out_chan_dep_data_126;
    assign token_126_125 = token_out_vec_126[0];
    assign dep_chan_vld_126_142 = out_chan_dep_vld_vec_126[1];
    assign dep_chan_data_126_142 = out_chan_dep_data_126;
    assign token_126_142 = token_out_vec_126[1];
    assign dep_chan_vld_126_124 = out_chan_dep_vld_vec_126[2];
    assign dep_chan_data_126_124 = out_chan_dep_data_126;
    assign token_126_124 = token_out_vec_126[2];
    assign dep_chan_vld_126_128 = out_chan_dep_vld_vec_126[3];
    assign dep_chan_data_126_128 = out_chan_dep_data_126;
    assign token_126_128 = token_out_vec_126[3];
    assign dep_chan_vld_126_164 = out_chan_dep_vld_vec_126[4];
    assign dep_chan_data_126_164 = out_chan_dep_data_126;
    assign token_126_164 = token_out_vec_126[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_10_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 127, 5, 5) top_hls_deadlock_detect_unit_127 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_127),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_127),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_127),
        .token_in_vec(token_in_vec_127),
        .dl_detect_in(dl_detect_out),
        .origin(origin[127]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_127),
        .out_chan_dep_data(out_chan_dep_data_127),
        .token_out_vec(token_out_vec_127),
        .dl_detect_out(dl_in_vec[127]));

    assign proc_127_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_0_x1_U0.fifo_A_PE_10_0_x146_blk_n);
    assign proc_127_data_PIPO_blk[0] = 1'b0;
    assign proc_127_start_FIFO_blk[0] = 1'b0;
    assign proc_127_TLF_FIFO_blk[0] = 1'b0;
    assign proc_127_input_sync_blk[0] = 1'b0;
    assign proc_127_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_127[0] = dl_detect_out ? proc_dep_vld_vec_127_reg[0] : (proc_127_data_FIFO_blk[0] | proc_127_data_PIPO_blk[0] | proc_127_start_FIFO_blk[0] | proc_127_TLF_FIFO_blk[0] | proc_127_input_sync_blk[0] | proc_127_output_sync_blk[0]);
    assign proc_127_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_0_x1_U0.fifo_A_PE_10_1_x147_blk_n);
    assign proc_127_data_PIPO_blk[1] = 1'b0;
    assign proc_127_start_FIFO_blk[1] = 1'b0;
    assign proc_127_TLF_FIFO_blk[1] = 1'b0;
    assign proc_127_input_sync_blk[1] = 1'b0;
    assign proc_127_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_127[1] = dl_detect_out ? proc_dep_vld_vec_127_reg[1] : (proc_127_data_FIFO_blk[1] | proc_127_data_PIPO_blk[1] | proc_127_start_FIFO_blk[1] | proc_127_TLF_FIFO_blk[1] | proc_127_input_sync_blk[1] | proc_127_output_sync_blk[1]);
    assign proc_127_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_0_x1_U0.fifo_B_PE_10_0_x165_blk_n);
    assign proc_127_data_PIPO_blk[2] = 1'b0;
    assign proc_127_start_FIFO_blk[2] = 1'b0;
    assign proc_127_TLF_FIFO_blk[2] = 1'b0;
    assign proc_127_input_sync_blk[2] = 1'b0;
    assign proc_127_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_127[2] = dl_detect_out ? proc_dep_vld_vec_127_reg[2] : (proc_127_data_FIFO_blk[2] | proc_127_data_PIPO_blk[2] | proc_127_start_FIFO_blk[2] | proc_127_TLF_FIFO_blk[2] | proc_127_input_sync_blk[2] | proc_127_output_sync_blk[2]);
    assign proc_127_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_0_x1_U0.fifo_B_PE_11_0_x166_blk_n);
    assign proc_127_data_PIPO_blk[3] = 1'b0;
    assign proc_127_start_FIFO_blk[3] = 1'b0;
    assign proc_127_TLF_FIFO_blk[3] = 1'b0;
    assign proc_127_input_sync_blk[3] = 1'b0;
    assign proc_127_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_127[3] = dl_detect_out ? proc_dep_vld_vec_127_reg[3] : (proc_127_data_FIFO_blk[3] | proc_127_data_PIPO_blk[3] | proc_127_start_FIFO_blk[3] | proc_127_TLF_FIFO_blk[3] | proc_127_input_sync_blk[3] | proc_127_output_sync_blk[3]);
    assign proc_127_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_0_x1_U0.fifo_C_drain_PE_10_0_x193_blk_n);
    assign proc_127_data_PIPO_blk[4] = 1'b0;
    assign proc_127_start_FIFO_blk[4] = 1'b0;
    assign proc_127_TLF_FIFO_blk[4] = 1'b0;
    assign proc_127_input_sync_blk[4] = 1'b0;
    assign proc_127_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_127[4] = dl_detect_out ? proc_dep_vld_vec_127_reg[4] : (proc_127_data_FIFO_blk[4] | proc_127_data_PIPO_blk[4] | proc_127_start_FIFO_blk[4] | proc_127_TLF_FIFO_blk[4] | proc_127_input_sync_blk[4] | proc_127_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_127_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_127_reg <= proc_dep_vld_vec_127;
        end
    end
    assign in_chan_dep_vld_vec_127[0] = dep_chan_vld_101_127;
    assign in_chan_dep_data_vec_127[176 : 0] = dep_chan_data_101_127;
    assign token_in_vec_127[0] = token_101_127;
    assign in_chan_dep_vld_vec_127[1] = dep_chan_vld_125_127;
    assign in_chan_dep_data_vec_127[353 : 177] = dep_chan_data_125_127;
    assign token_in_vec_127[1] = token_125_127;
    assign in_chan_dep_vld_vec_127[2] = dep_chan_vld_128_127;
    assign in_chan_dep_data_vec_127[530 : 354] = dep_chan_data_128_127;
    assign token_in_vec_127[2] = token_128_127;
    assign in_chan_dep_vld_vec_127[3] = dep_chan_vld_129_127;
    assign in_chan_dep_data_vec_127[707 : 531] = dep_chan_data_129_127;
    assign token_in_vec_127[3] = token_129_127;
    assign in_chan_dep_vld_vec_127[4] = dep_chan_vld_150_127;
    assign in_chan_dep_data_vec_127[884 : 708] = dep_chan_data_150_127;
    assign token_in_vec_127[4] = token_150_127;
    assign dep_chan_vld_127_101 = out_chan_dep_vld_vec_127[0];
    assign dep_chan_data_127_101 = out_chan_dep_data_127;
    assign token_127_101 = token_out_vec_127[0];
    assign dep_chan_vld_127_128 = out_chan_dep_vld_vec_127[1];
    assign dep_chan_data_127_128 = out_chan_dep_data_127;
    assign token_127_128 = token_out_vec_127[1];
    assign dep_chan_vld_127_125 = out_chan_dep_vld_vec_127[2];
    assign dep_chan_data_127_125 = out_chan_dep_data_127;
    assign token_127_125 = token_out_vec_127[2];
    assign dep_chan_vld_127_129 = out_chan_dep_vld_vec_127[3];
    assign dep_chan_data_127_129 = out_chan_dep_data_127;
    assign token_127_129 = token_out_vec_127[3];
    assign dep_chan_vld_127_150 = out_chan_dep_vld_vec_127[4];
    assign dep_chan_data_127_150 = out_chan_dep_data_127;
    assign token_127_150 = token_out_vec_127[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_10_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 128, 5, 5) top_hls_deadlock_detect_unit_128 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_128),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_128),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_128),
        .token_in_vec(token_in_vec_128),
        .dl_detect_in(dl_detect_out),
        .origin(origin[128]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_128),
        .out_chan_dep_data(out_chan_dep_data_128),
        .token_out_vec(token_out_vec_128),
        .dl_detect_out(dl_in_vec[128]));

    assign proc_128_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_1_x1_U0.fifo_A_PE_10_1_x147_blk_n);
    assign proc_128_data_PIPO_blk[0] = 1'b0;
    assign proc_128_start_FIFO_blk[0] = 1'b0;
    assign proc_128_TLF_FIFO_blk[0] = 1'b0;
    assign proc_128_input_sync_blk[0] = 1'b0;
    assign proc_128_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_128[0] = dl_detect_out ? proc_dep_vld_vec_128_reg[0] : (proc_128_data_FIFO_blk[0] | proc_128_data_PIPO_blk[0] | proc_128_start_FIFO_blk[0] | proc_128_TLF_FIFO_blk[0] | proc_128_input_sync_blk[0] | proc_128_output_sync_blk[0]);
    assign proc_128_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_1_x1_U0.fifo_A_PE_10_2_x148_blk_n);
    assign proc_128_data_PIPO_blk[1] = 1'b0;
    assign proc_128_start_FIFO_blk[1] = 1'b0;
    assign proc_128_TLF_FIFO_blk[1] = 1'b0;
    assign proc_128_input_sync_blk[1] = 1'b0;
    assign proc_128_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_128[1] = dl_detect_out ? proc_dep_vld_vec_128_reg[1] : (proc_128_data_FIFO_blk[1] | proc_128_data_PIPO_blk[1] | proc_128_start_FIFO_blk[1] | proc_128_TLF_FIFO_blk[1] | proc_128_input_sync_blk[1] | proc_128_output_sync_blk[1]);
    assign proc_128_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_1_x1_U0.fifo_B_PE_10_1_x179_blk_n);
    assign proc_128_data_PIPO_blk[2] = 1'b0;
    assign proc_128_start_FIFO_blk[2] = 1'b0;
    assign proc_128_TLF_FIFO_blk[2] = 1'b0;
    assign proc_128_input_sync_blk[2] = 1'b0;
    assign proc_128_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_128[2] = dl_detect_out ? proc_dep_vld_vec_128_reg[2] : (proc_128_data_FIFO_blk[2] | proc_128_data_PIPO_blk[2] | proc_128_start_FIFO_blk[2] | proc_128_TLF_FIFO_blk[2] | proc_128_input_sync_blk[2] | proc_128_output_sync_blk[2]);
    assign proc_128_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_1_x1_U0.fifo_B_PE_11_1_x180_blk_n);
    assign proc_128_data_PIPO_blk[3] = 1'b0;
    assign proc_128_start_FIFO_blk[3] = 1'b0;
    assign proc_128_TLF_FIFO_blk[3] = 1'b0;
    assign proc_128_input_sync_blk[3] = 1'b0;
    assign proc_128_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_128[3] = dl_detect_out ? proc_dep_vld_vec_128_reg[3] : (proc_128_data_FIFO_blk[3] | proc_128_data_PIPO_blk[3] | proc_128_start_FIFO_blk[3] | proc_128_TLF_FIFO_blk[3] | proc_128_input_sync_blk[3] | proc_128_output_sync_blk[3]);
    assign proc_128_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_10_1_x1_U0.fifo_C_drain_PE_10_1_x1106_blk_n);
    assign proc_128_data_PIPO_blk[4] = 1'b0;
    assign proc_128_start_FIFO_blk[4] = 1'b0;
    assign proc_128_TLF_FIFO_blk[4] = 1'b0;
    assign proc_128_input_sync_blk[4] = 1'b0;
    assign proc_128_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_128[4] = dl_detect_out ? proc_dep_vld_vec_128_reg[4] : (proc_128_data_FIFO_blk[4] | proc_128_data_PIPO_blk[4] | proc_128_start_FIFO_blk[4] | proc_128_TLF_FIFO_blk[4] | proc_128_input_sync_blk[4] | proc_128_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_128_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_128_reg <= proc_dep_vld_vec_128;
        end
    end
    assign in_chan_dep_vld_vec_128[0] = dep_chan_vld_126_128;
    assign in_chan_dep_data_vec_128[176 : 0] = dep_chan_data_126_128;
    assign token_in_vec_128[0] = token_126_128;
    assign in_chan_dep_vld_vec_128[1] = dep_chan_vld_127_128;
    assign in_chan_dep_data_vec_128[353 : 177] = dep_chan_data_127_128;
    assign token_in_vec_128[1] = token_127_128;
    assign in_chan_dep_vld_vec_128[2] = dep_chan_vld_130_128;
    assign in_chan_dep_data_vec_128[530 : 354] = dep_chan_data_130_128;
    assign token_in_vec_128[2] = token_130_128;
    assign in_chan_dep_vld_vec_128[3] = dep_chan_vld_143_128;
    assign in_chan_dep_data_vec_128[707 : 531] = dep_chan_data_143_128;
    assign token_in_vec_128[3] = token_143_128;
    assign in_chan_dep_vld_vec_128[4] = dep_chan_vld_163_128;
    assign in_chan_dep_data_vec_128[884 : 708] = dep_chan_data_163_128;
    assign token_in_vec_128[4] = token_163_128;
    assign dep_chan_vld_128_127 = out_chan_dep_vld_vec_128[0];
    assign dep_chan_data_128_127 = out_chan_dep_data_128;
    assign token_128_127 = token_out_vec_128[0];
    assign dep_chan_vld_128_143 = out_chan_dep_vld_vec_128[1];
    assign dep_chan_data_128_143 = out_chan_dep_data_128;
    assign token_128_143 = token_out_vec_128[1];
    assign dep_chan_vld_128_126 = out_chan_dep_vld_vec_128[2];
    assign dep_chan_data_128_126 = out_chan_dep_data_128;
    assign token_128_126 = token_out_vec_128[2];
    assign dep_chan_vld_128_130 = out_chan_dep_vld_vec_128[3];
    assign dep_chan_data_128_130 = out_chan_dep_data_128;
    assign token_128_130 = token_out_vec_128[3];
    assign dep_chan_vld_128_163 = out_chan_dep_vld_vec_128[4];
    assign dep_chan_data_128_163 = out_chan_dep_data_128;
    assign token_128_163 = token_out_vec_128[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_11_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 129, 5, 5) top_hls_deadlock_detect_unit_129 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_129),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_129),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_129),
        .token_in_vec(token_in_vec_129),
        .dl_detect_in(dl_detect_out),
        .origin(origin[129]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_129),
        .out_chan_dep_data(out_chan_dep_data_129),
        .token_out_vec(token_out_vec_129),
        .dl_detect_out(dl_in_vec[129]));

    assign proc_129_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_0_x1_U0.fifo_A_PE_11_0_x149_blk_n);
    assign proc_129_data_PIPO_blk[0] = 1'b0;
    assign proc_129_start_FIFO_blk[0] = 1'b0;
    assign proc_129_TLF_FIFO_blk[0] = 1'b0;
    assign proc_129_input_sync_blk[0] = 1'b0;
    assign proc_129_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_129[0] = dl_detect_out ? proc_dep_vld_vec_129_reg[0] : (proc_129_data_FIFO_blk[0] | proc_129_data_PIPO_blk[0] | proc_129_start_FIFO_blk[0] | proc_129_TLF_FIFO_blk[0] | proc_129_input_sync_blk[0] | proc_129_output_sync_blk[0]);
    assign proc_129_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_0_x1_U0.fifo_A_PE_11_1_x150_blk_n);
    assign proc_129_data_PIPO_blk[1] = 1'b0;
    assign proc_129_start_FIFO_blk[1] = 1'b0;
    assign proc_129_TLF_FIFO_blk[1] = 1'b0;
    assign proc_129_input_sync_blk[1] = 1'b0;
    assign proc_129_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_129[1] = dl_detect_out ? proc_dep_vld_vec_129_reg[1] : (proc_129_data_FIFO_blk[1] | proc_129_data_PIPO_blk[1] | proc_129_start_FIFO_blk[1] | proc_129_TLF_FIFO_blk[1] | proc_129_input_sync_blk[1] | proc_129_output_sync_blk[1]);
    assign proc_129_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_0_x1_U0.fifo_B_PE_11_0_x166_blk_n);
    assign proc_129_data_PIPO_blk[2] = 1'b0;
    assign proc_129_start_FIFO_blk[2] = 1'b0;
    assign proc_129_TLF_FIFO_blk[2] = 1'b0;
    assign proc_129_input_sync_blk[2] = 1'b0;
    assign proc_129_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_129[2] = dl_detect_out ? proc_dep_vld_vec_129_reg[2] : (proc_129_data_FIFO_blk[2] | proc_129_data_PIPO_blk[2] | proc_129_start_FIFO_blk[2] | proc_129_TLF_FIFO_blk[2] | proc_129_input_sync_blk[2] | proc_129_output_sync_blk[2]);
    assign proc_129_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_0_x1_U0.fifo_B_PE_12_0_x167_blk_n);
    assign proc_129_data_PIPO_blk[3] = 1'b0;
    assign proc_129_start_FIFO_blk[3] = 1'b0;
    assign proc_129_TLF_FIFO_blk[3] = 1'b0;
    assign proc_129_input_sync_blk[3] = 1'b0;
    assign proc_129_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_129[3] = dl_detect_out ? proc_dep_vld_vec_129_reg[3] : (proc_129_data_FIFO_blk[3] | proc_129_data_PIPO_blk[3] | proc_129_start_FIFO_blk[3] | proc_129_TLF_FIFO_blk[3] | proc_129_input_sync_blk[3] | proc_129_output_sync_blk[3]);
    assign proc_129_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_0_x1_U0.fifo_C_drain_PE_11_0_x194_blk_n);
    assign proc_129_data_PIPO_blk[4] = 1'b0;
    assign proc_129_start_FIFO_blk[4] = 1'b0;
    assign proc_129_TLF_FIFO_blk[4] = 1'b0;
    assign proc_129_input_sync_blk[4] = 1'b0;
    assign proc_129_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_129[4] = dl_detect_out ? proc_dep_vld_vec_129_reg[4] : (proc_129_data_FIFO_blk[4] | proc_129_data_PIPO_blk[4] | proc_129_start_FIFO_blk[4] | proc_129_TLF_FIFO_blk[4] | proc_129_input_sync_blk[4] | proc_129_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_129_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_129_reg <= proc_dep_vld_vec_129;
        end
    end
    assign in_chan_dep_vld_vec_129[0] = dep_chan_vld_102_129;
    assign in_chan_dep_data_vec_129[176 : 0] = dep_chan_data_102_129;
    assign token_in_vec_129[0] = token_102_129;
    assign in_chan_dep_vld_vec_129[1] = dep_chan_vld_127_129;
    assign in_chan_dep_data_vec_129[353 : 177] = dep_chan_data_127_129;
    assign token_in_vec_129[1] = token_127_129;
    assign in_chan_dep_vld_vec_129[2] = dep_chan_vld_130_129;
    assign in_chan_dep_data_vec_129[530 : 354] = dep_chan_data_130_129;
    assign token_in_vec_129[2] = token_130_129;
    assign in_chan_dep_vld_vec_129[3] = dep_chan_vld_131_129;
    assign in_chan_dep_data_vec_129[707 : 531] = dep_chan_data_131_129;
    assign token_in_vec_129[3] = token_131_129;
    assign in_chan_dep_vld_vec_129[4] = dep_chan_vld_149_129;
    assign in_chan_dep_data_vec_129[884 : 708] = dep_chan_data_149_129;
    assign token_in_vec_129[4] = token_149_129;
    assign dep_chan_vld_129_102 = out_chan_dep_vld_vec_129[0];
    assign dep_chan_data_129_102 = out_chan_dep_data_129;
    assign token_129_102 = token_out_vec_129[0];
    assign dep_chan_vld_129_130 = out_chan_dep_vld_vec_129[1];
    assign dep_chan_data_129_130 = out_chan_dep_data_129;
    assign token_129_130 = token_out_vec_129[1];
    assign dep_chan_vld_129_127 = out_chan_dep_vld_vec_129[2];
    assign dep_chan_data_129_127 = out_chan_dep_data_129;
    assign token_129_127 = token_out_vec_129[2];
    assign dep_chan_vld_129_131 = out_chan_dep_vld_vec_129[3];
    assign dep_chan_data_129_131 = out_chan_dep_data_129;
    assign token_129_131 = token_out_vec_129[3];
    assign dep_chan_vld_129_149 = out_chan_dep_vld_vec_129[4];
    assign dep_chan_data_129_149 = out_chan_dep_data_129;
    assign token_129_149 = token_out_vec_129[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_11_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 130, 5, 5) top_hls_deadlock_detect_unit_130 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_130),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_130),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_130),
        .token_in_vec(token_in_vec_130),
        .dl_detect_in(dl_detect_out),
        .origin(origin[130]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_130),
        .out_chan_dep_data(out_chan_dep_data_130),
        .token_out_vec(token_out_vec_130),
        .dl_detect_out(dl_in_vec[130]));

    assign proc_130_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_1_x1_U0.fifo_A_PE_11_1_x150_blk_n);
    assign proc_130_data_PIPO_blk[0] = 1'b0;
    assign proc_130_start_FIFO_blk[0] = 1'b0;
    assign proc_130_TLF_FIFO_blk[0] = 1'b0;
    assign proc_130_input_sync_blk[0] = 1'b0;
    assign proc_130_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_130[0] = dl_detect_out ? proc_dep_vld_vec_130_reg[0] : (proc_130_data_FIFO_blk[0] | proc_130_data_PIPO_blk[0] | proc_130_start_FIFO_blk[0] | proc_130_TLF_FIFO_blk[0] | proc_130_input_sync_blk[0] | proc_130_output_sync_blk[0]);
    assign proc_130_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_1_x1_U0.fifo_A_PE_11_2_x151_blk_n);
    assign proc_130_data_PIPO_blk[1] = 1'b0;
    assign proc_130_start_FIFO_blk[1] = 1'b0;
    assign proc_130_TLF_FIFO_blk[1] = 1'b0;
    assign proc_130_input_sync_blk[1] = 1'b0;
    assign proc_130_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_130[1] = dl_detect_out ? proc_dep_vld_vec_130_reg[1] : (proc_130_data_FIFO_blk[1] | proc_130_data_PIPO_blk[1] | proc_130_start_FIFO_blk[1] | proc_130_TLF_FIFO_blk[1] | proc_130_input_sync_blk[1] | proc_130_output_sync_blk[1]);
    assign proc_130_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_1_x1_U0.fifo_B_PE_11_1_x180_blk_n);
    assign proc_130_data_PIPO_blk[2] = 1'b0;
    assign proc_130_start_FIFO_blk[2] = 1'b0;
    assign proc_130_TLF_FIFO_blk[2] = 1'b0;
    assign proc_130_input_sync_blk[2] = 1'b0;
    assign proc_130_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_130[2] = dl_detect_out ? proc_dep_vld_vec_130_reg[2] : (proc_130_data_FIFO_blk[2] | proc_130_data_PIPO_blk[2] | proc_130_start_FIFO_blk[2] | proc_130_TLF_FIFO_blk[2] | proc_130_input_sync_blk[2] | proc_130_output_sync_blk[2]);
    assign proc_130_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_1_x1_U0.fifo_B_PE_12_1_x181_blk_n);
    assign proc_130_data_PIPO_blk[3] = 1'b0;
    assign proc_130_start_FIFO_blk[3] = 1'b0;
    assign proc_130_TLF_FIFO_blk[3] = 1'b0;
    assign proc_130_input_sync_blk[3] = 1'b0;
    assign proc_130_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_130[3] = dl_detect_out ? proc_dep_vld_vec_130_reg[3] : (proc_130_data_FIFO_blk[3] | proc_130_data_PIPO_blk[3] | proc_130_start_FIFO_blk[3] | proc_130_TLF_FIFO_blk[3] | proc_130_input_sync_blk[3] | proc_130_output_sync_blk[3]);
    assign proc_130_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_11_1_x1_U0.fifo_C_drain_PE_11_1_x1107_blk_n);
    assign proc_130_data_PIPO_blk[4] = 1'b0;
    assign proc_130_start_FIFO_blk[4] = 1'b0;
    assign proc_130_TLF_FIFO_blk[4] = 1'b0;
    assign proc_130_input_sync_blk[4] = 1'b0;
    assign proc_130_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_130[4] = dl_detect_out ? proc_dep_vld_vec_130_reg[4] : (proc_130_data_FIFO_blk[4] | proc_130_data_PIPO_blk[4] | proc_130_start_FIFO_blk[4] | proc_130_TLF_FIFO_blk[4] | proc_130_input_sync_blk[4] | proc_130_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_130_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_130_reg <= proc_dep_vld_vec_130;
        end
    end
    assign in_chan_dep_vld_vec_130[0] = dep_chan_vld_128_130;
    assign in_chan_dep_data_vec_130[176 : 0] = dep_chan_data_128_130;
    assign token_in_vec_130[0] = token_128_130;
    assign in_chan_dep_vld_vec_130[1] = dep_chan_vld_129_130;
    assign in_chan_dep_data_vec_130[353 : 177] = dep_chan_data_129_130;
    assign token_in_vec_130[1] = token_129_130;
    assign in_chan_dep_vld_vec_130[2] = dep_chan_vld_132_130;
    assign in_chan_dep_data_vec_130[530 : 354] = dep_chan_data_132_130;
    assign token_in_vec_130[2] = token_132_130;
    assign in_chan_dep_vld_vec_130[3] = dep_chan_vld_144_130;
    assign in_chan_dep_data_vec_130[707 : 531] = dep_chan_data_144_130;
    assign token_in_vec_130[3] = token_144_130;
    assign in_chan_dep_vld_vec_130[4] = dep_chan_vld_162_130;
    assign in_chan_dep_data_vec_130[884 : 708] = dep_chan_data_162_130;
    assign token_in_vec_130[4] = token_162_130;
    assign dep_chan_vld_130_129 = out_chan_dep_vld_vec_130[0];
    assign dep_chan_data_130_129 = out_chan_dep_data_130;
    assign token_130_129 = token_out_vec_130[0];
    assign dep_chan_vld_130_144 = out_chan_dep_vld_vec_130[1];
    assign dep_chan_data_130_144 = out_chan_dep_data_130;
    assign token_130_144 = token_out_vec_130[1];
    assign dep_chan_vld_130_128 = out_chan_dep_vld_vec_130[2];
    assign dep_chan_data_130_128 = out_chan_dep_data_130;
    assign token_130_128 = token_out_vec_130[2];
    assign dep_chan_vld_130_132 = out_chan_dep_vld_vec_130[3];
    assign dep_chan_data_130_132 = out_chan_dep_data_130;
    assign token_130_132 = token_out_vec_130[3];
    assign dep_chan_vld_130_162 = out_chan_dep_vld_vec_130[4];
    assign dep_chan_data_130_162 = out_chan_dep_data_130;
    assign token_130_162 = token_out_vec_130[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_12_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 131, 5, 5) top_hls_deadlock_detect_unit_131 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_131),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_131),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_131),
        .token_in_vec(token_in_vec_131),
        .dl_detect_in(dl_detect_out),
        .origin(origin[131]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_131),
        .out_chan_dep_data(out_chan_dep_data_131),
        .token_out_vec(token_out_vec_131),
        .dl_detect_out(dl_in_vec[131]));

    assign proc_131_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_0_x1_U0.fifo_A_PE_12_0_x152_blk_n);
    assign proc_131_data_PIPO_blk[0] = 1'b0;
    assign proc_131_start_FIFO_blk[0] = 1'b0;
    assign proc_131_TLF_FIFO_blk[0] = 1'b0;
    assign proc_131_input_sync_blk[0] = 1'b0;
    assign proc_131_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_131[0] = dl_detect_out ? proc_dep_vld_vec_131_reg[0] : (proc_131_data_FIFO_blk[0] | proc_131_data_PIPO_blk[0] | proc_131_start_FIFO_blk[0] | proc_131_TLF_FIFO_blk[0] | proc_131_input_sync_blk[0] | proc_131_output_sync_blk[0]);
    assign proc_131_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_0_x1_U0.fifo_A_PE_12_1_x153_blk_n);
    assign proc_131_data_PIPO_blk[1] = 1'b0;
    assign proc_131_start_FIFO_blk[1] = 1'b0;
    assign proc_131_TLF_FIFO_blk[1] = 1'b0;
    assign proc_131_input_sync_blk[1] = 1'b0;
    assign proc_131_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_131[1] = dl_detect_out ? proc_dep_vld_vec_131_reg[1] : (proc_131_data_FIFO_blk[1] | proc_131_data_PIPO_blk[1] | proc_131_start_FIFO_blk[1] | proc_131_TLF_FIFO_blk[1] | proc_131_input_sync_blk[1] | proc_131_output_sync_blk[1]);
    assign proc_131_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_0_x1_U0.fifo_B_PE_12_0_x167_blk_n);
    assign proc_131_data_PIPO_blk[2] = 1'b0;
    assign proc_131_start_FIFO_blk[2] = 1'b0;
    assign proc_131_TLF_FIFO_blk[2] = 1'b0;
    assign proc_131_input_sync_blk[2] = 1'b0;
    assign proc_131_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_131[2] = dl_detect_out ? proc_dep_vld_vec_131_reg[2] : (proc_131_data_FIFO_blk[2] | proc_131_data_PIPO_blk[2] | proc_131_start_FIFO_blk[2] | proc_131_TLF_FIFO_blk[2] | proc_131_input_sync_blk[2] | proc_131_output_sync_blk[2]);
    assign proc_131_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_0_x1_U0.fifo_B_PE_13_0_x168_blk_n);
    assign proc_131_data_PIPO_blk[3] = 1'b0;
    assign proc_131_start_FIFO_blk[3] = 1'b0;
    assign proc_131_TLF_FIFO_blk[3] = 1'b0;
    assign proc_131_input_sync_blk[3] = 1'b0;
    assign proc_131_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_131[3] = dl_detect_out ? proc_dep_vld_vec_131_reg[3] : (proc_131_data_FIFO_blk[3] | proc_131_data_PIPO_blk[3] | proc_131_start_FIFO_blk[3] | proc_131_TLF_FIFO_blk[3] | proc_131_input_sync_blk[3] | proc_131_output_sync_blk[3]);
    assign proc_131_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_0_x1_U0.fifo_C_drain_PE_12_0_x195_blk_n);
    assign proc_131_data_PIPO_blk[4] = 1'b0;
    assign proc_131_start_FIFO_blk[4] = 1'b0;
    assign proc_131_TLF_FIFO_blk[4] = 1'b0;
    assign proc_131_input_sync_blk[4] = 1'b0;
    assign proc_131_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_131[4] = dl_detect_out ? proc_dep_vld_vec_131_reg[4] : (proc_131_data_FIFO_blk[4] | proc_131_data_PIPO_blk[4] | proc_131_start_FIFO_blk[4] | proc_131_TLF_FIFO_blk[4] | proc_131_input_sync_blk[4] | proc_131_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_131_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_131_reg <= proc_dep_vld_vec_131;
        end
    end
    assign in_chan_dep_vld_vec_131[0] = dep_chan_vld_103_131;
    assign in_chan_dep_data_vec_131[176 : 0] = dep_chan_data_103_131;
    assign token_in_vec_131[0] = token_103_131;
    assign in_chan_dep_vld_vec_131[1] = dep_chan_vld_129_131;
    assign in_chan_dep_data_vec_131[353 : 177] = dep_chan_data_129_131;
    assign token_in_vec_131[1] = token_129_131;
    assign in_chan_dep_vld_vec_131[2] = dep_chan_vld_132_131;
    assign in_chan_dep_data_vec_131[530 : 354] = dep_chan_data_132_131;
    assign token_in_vec_131[2] = token_132_131;
    assign in_chan_dep_vld_vec_131[3] = dep_chan_vld_146_131;
    assign in_chan_dep_data_vec_131[707 : 531] = dep_chan_data_146_131;
    assign token_in_vec_131[3] = token_146_131;
    assign in_chan_dep_vld_vec_131[4] = dep_chan_vld_148_131;
    assign in_chan_dep_data_vec_131[884 : 708] = dep_chan_data_148_131;
    assign token_in_vec_131[4] = token_148_131;
    assign dep_chan_vld_131_103 = out_chan_dep_vld_vec_131[0];
    assign dep_chan_data_131_103 = out_chan_dep_data_131;
    assign token_131_103 = token_out_vec_131[0];
    assign dep_chan_vld_131_132 = out_chan_dep_vld_vec_131[1];
    assign dep_chan_data_131_132 = out_chan_dep_data_131;
    assign token_131_132 = token_out_vec_131[1];
    assign dep_chan_vld_131_129 = out_chan_dep_vld_vec_131[2];
    assign dep_chan_data_131_129 = out_chan_dep_data_131;
    assign token_131_129 = token_out_vec_131[2];
    assign dep_chan_vld_131_146 = out_chan_dep_vld_vec_131[3];
    assign dep_chan_data_131_146 = out_chan_dep_data_131;
    assign token_131_146 = token_out_vec_131[3];
    assign dep_chan_vld_131_148 = out_chan_dep_vld_vec_131[4];
    assign dep_chan_data_131_148 = out_chan_dep_data_131;
    assign token_131_148 = token_out_vec_131[4];

    // Process: grp_kernel3_x1_fu_112.PE_wrapper_12_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 132, 5, 5) top_hls_deadlock_detect_unit_132 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_132),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_132),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_132),
        .token_in_vec(token_in_vec_132),
        .dl_detect_in(dl_detect_out),
        .origin(origin[132]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_132),
        .out_chan_dep_data(out_chan_dep_data_132),
        .token_out_vec(token_out_vec_132),
        .dl_detect_out(dl_in_vec[132]));

    assign proc_132_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_1_x1_U0.fifo_A_PE_12_1_x153_blk_n);
    assign proc_132_data_PIPO_blk[0] = 1'b0;
    assign proc_132_start_FIFO_blk[0] = 1'b0;
    assign proc_132_TLF_FIFO_blk[0] = 1'b0;
    assign proc_132_input_sync_blk[0] = 1'b0;
    assign proc_132_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_132[0] = dl_detect_out ? proc_dep_vld_vec_132_reg[0] : (proc_132_data_FIFO_blk[0] | proc_132_data_PIPO_blk[0] | proc_132_start_FIFO_blk[0] | proc_132_TLF_FIFO_blk[0] | proc_132_input_sync_blk[0] | proc_132_output_sync_blk[0]);
    assign proc_132_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_1_x1_U0.fifo_A_PE_12_2_x154_blk_n);
    assign proc_132_data_PIPO_blk[1] = 1'b0;
    assign proc_132_start_FIFO_blk[1] = 1'b0;
    assign proc_132_TLF_FIFO_blk[1] = 1'b0;
    assign proc_132_input_sync_blk[1] = 1'b0;
    assign proc_132_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_132[1] = dl_detect_out ? proc_dep_vld_vec_132_reg[1] : (proc_132_data_FIFO_blk[1] | proc_132_data_PIPO_blk[1] | proc_132_start_FIFO_blk[1] | proc_132_TLF_FIFO_blk[1] | proc_132_input_sync_blk[1] | proc_132_output_sync_blk[1]);
    assign proc_132_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_1_x1_U0.fifo_B_PE_12_1_x181_blk_n);
    assign proc_132_data_PIPO_blk[2] = 1'b0;
    assign proc_132_start_FIFO_blk[2] = 1'b0;
    assign proc_132_TLF_FIFO_blk[2] = 1'b0;
    assign proc_132_input_sync_blk[2] = 1'b0;
    assign proc_132_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_132[2] = dl_detect_out ? proc_dep_vld_vec_132_reg[2] : (proc_132_data_FIFO_blk[2] | proc_132_data_PIPO_blk[2] | proc_132_start_FIFO_blk[2] | proc_132_TLF_FIFO_blk[2] | proc_132_input_sync_blk[2] | proc_132_output_sync_blk[2]);
    assign proc_132_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_1_x1_U0.fifo_B_PE_13_1_x182_blk_n);
    assign proc_132_data_PIPO_blk[3] = 1'b0;
    assign proc_132_start_FIFO_blk[3] = 1'b0;
    assign proc_132_TLF_FIFO_blk[3] = 1'b0;
    assign proc_132_input_sync_blk[3] = 1'b0;
    assign proc_132_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_132[3] = dl_detect_out ? proc_dep_vld_vec_132_reg[3] : (proc_132_data_FIFO_blk[3] | proc_132_data_PIPO_blk[3] | proc_132_start_FIFO_blk[3] | proc_132_TLF_FIFO_blk[3] | proc_132_input_sync_blk[3] | proc_132_output_sync_blk[3]);
    assign proc_132_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_112.PE_wrapper_12_1_x1_U0.fifo_C_drain_PE_12_1_x1108_blk_n);
    assign proc_132_data_PIPO_blk[4] = 1'b0;
    assign proc_132_start_FIFO_blk[4] = 1'b0;
    assign proc_132_TLF_FIFO_blk[4] = 1'b0;
    assign proc_132_input_sync_blk[4] = 1'b0;
    assign proc_132_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_132[4] = dl_detect_out ? proc_dep_vld_vec_132_reg[4] : (proc_132_data_FIFO_blk[4] | proc_132_data_PIPO_blk[4] | proc_132_start_FIFO_blk[4] | proc_132_TLF_FIFO_blk[4] | proc_132_input_sync_blk[4] | proc_132_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_132_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_132_reg <= proc_dep_vld_vec_132;
        end
    end
    assign in_chan_dep_vld_vec_132[0] = dep_chan_vld_130_132;
    assign in_chan_dep_data_vec_132[176 : 0] = dep_chan_data_130_132;
    assign token_in_vec_132[0] = token_130_132;
    assign in_chan_dep_vld_vec_132[1] = dep_chan_vld_131_132;
    assign in_chan_dep_data_vec_132[353 : 177] = dep_chan_data_131_132;
    assign token_in_vec_132[1] = token_131_132;
    assign in_chan_dep_vld_vec_132[2] = dep_chan_vld_145_132;
    assign in_chan_dep_data_vec_132[530 : 354] = dep_chan_data_145_132;
    assign token_in_vec_132[2] = token_145_132;
    assign in_chan_dep_vld_vec_132[3] = dep_chan_vld_147_132;
    assign in_chan_dep_data_vec_132[707 : 531] = dep_chan_data_147_132;
    assign token_in_vec_132[3] = token_147_132;
    assign in_chan_dep_vld_vec_132[4] = dep_chan_vld_161_132;
    assign in_chan_dep_data_vec_132[884 : 708] = dep_chan_data_161_132;
    assign token_in_vec_132[4] = token_161_132;
    assign dep_chan_vld_132_131 = out_chan_dep_vld_vec_132[0];
    assign dep_chan_data_132_131 = out_chan_dep_data_132;
    assign token_132_131 = token_out_vec_132[0];
    assign dep_chan_vld_132_145 = out_chan_dep_vld_vec_132[1];
    assign dep_chan_data_132_145 = out_chan_dep_data_132;
    assign token_132_145 = token_out_vec_132[1];
    assign dep_chan_vld_132_130 = out_chan_dep_vld_vec_132[2];
    assign dep_chan_data_132_130 = out_chan_dep_data_132;
    assign token_132_130 = token_out_vec_132[2];
    assign dep_chan_vld_132_147 = out_chan_dep_vld_vec_132[3];
    assign dep_chan_data_132_147 = out_chan_dep_data_132;
    assign token_132_147 = token_out_vec_132[3];
    assign dep_chan_vld_132_161 = out_chan_dep_vld_vec_132[4];
    assign dep_chan_data_132_161 = out_chan_dep_data_132;
    assign token_132_161 = token_out_vec_132[4];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 133, 16, 16) top_hls_deadlock_detect_unit_133 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_133),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_133),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_133),
        .token_in_vec(token_in_vec_133),
        .dl_detect_in(dl_detect_out),
        .origin(origin[133]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_133),
        .out_chan_dep_data(out_chan_dep_data_133),
        .token_out_vec(token_out_vec_133),
        .dl_detect_out(dl_in_vec[133]));

    assign proc_133_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.fifo_A_PE_0_2_x118_blk_n);
    assign proc_133_data_PIPO_blk[0] = 1'b0;
    assign proc_133_start_FIFO_blk[0] = 1'b0;
    assign proc_133_TLF_FIFO_blk[0] = 1'b0;
    assign proc_133_input_sync_blk[0] = 1'b0;
    assign proc_133_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_133[0] = dl_detect_out ? proc_dep_vld_vec_133_reg[0] : (proc_133_data_FIFO_blk[0] | proc_133_data_PIPO_blk[0] | proc_133_start_FIFO_blk[0] | proc_133_TLF_FIFO_blk[0] | proc_133_input_sync_blk[0] | proc_133_output_sync_blk[0]);
    assign proc_133_data_FIFO_blk[1] = 1'b0;
    assign proc_133_data_PIPO_blk[1] = 1'b0;
    assign proc_133_start_FIFO_blk[1] = 1'b0;
    assign proc_133_TLF_FIFO_blk[1] = 1'b0;
    assign proc_133_input_sync_blk[1] = 1'b0;
    assign proc_133_output_sync_blk[1] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[1] = dl_detect_out ? proc_dep_vld_vec_133_reg[1] : (proc_133_data_FIFO_blk[1] | proc_133_data_PIPO_blk[1] | proc_133_start_FIFO_blk[1] | proc_133_TLF_FIFO_blk[1] | proc_133_input_sync_blk[1] | proc_133_output_sync_blk[1]);
    assign proc_133_data_FIFO_blk[2] = 1'b0;
    assign proc_133_data_PIPO_blk[2] = 1'b0;
    assign proc_133_start_FIFO_blk[2] = 1'b0;
    assign proc_133_TLF_FIFO_blk[2] = 1'b0;
    assign proc_133_input_sync_blk[2] = 1'b0;
    assign proc_133_output_sync_blk[2] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[2] = dl_detect_out ? proc_dep_vld_vec_133_reg[2] : (proc_133_data_FIFO_blk[2] | proc_133_data_PIPO_blk[2] | proc_133_start_FIFO_blk[2] | proc_133_TLF_FIFO_blk[2] | proc_133_input_sync_blk[2] | proc_133_output_sync_blk[2]);
    assign proc_133_data_FIFO_blk[3] = 1'b0;
    assign proc_133_data_PIPO_blk[3] = 1'b0;
    assign proc_133_start_FIFO_blk[3] = 1'b0;
    assign proc_133_TLF_FIFO_blk[3] = 1'b0;
    assign proc_133_input_sync_blk[3] = 1'b0;
    assign proc_133_output_sync_blk[3] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[3] = dl_detect_out ? proc_dep_vld_vec_133_reg[3] : (proc_133_data_FIFO_blk[3] | proc_133_data_PIPO_blk[3] | proc_133_start_FIFO_blk[3] | proc_133_TLF_FIFO_blk[3] | proc_133_input_sync_blk[3] | proc_133_output_sync_blk[3]);
    assign proc_133_data_FIFO_blk[4] = 1'b0;
    assign proc_133_data_PIPO_blk[4] = 1'b0;
    assign proc_133_start_FIFO_blk[4] = 1'b0;
    assign proc_133_TLF_FIFO_blk[4] = 1'b0;
    assign proc_133_input_sync_blk[4] = 1'b0;
    assign proc_133_output_sync_blk[4] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[4] = dl_detect_out ? proc_dep_vld_vec_133_reg[4] : (proc_133_data_FIFO_blk[4] | proc_133_data_PIPO_blk[4] | proc_133_start_FIFO_blk[4] | proc_133_TLF_FIFO_blk[4] | proc_133_input_sync_blk[4] | proc_133_output_sync_blk[4]);
    assign proc_133_data_FIFO_blk[5] = 1'b0;
    assign proc_133_data_PIPO_blk[5] = 1'b0;
    assign proc_133_start_FIFO_blk[5] = 1'b0;
    assign proc_133_TLF_FIFO_blk[5] = 1'b0;
    assign proc_133_input_sync_blk[5] = 1'b0;
    assign proc_133_output_sync_blk[5] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[5] = dl_detect_out ? proc_dep_vld_vec_133_reg[5] : (proc_133_data_FIFO_blk[5] | proc_133_data_PIPO_blk[5] | proc_133_start_FIFO_blk[5] | proc_133_TLF_FIFO_blk[5] | proc_133_input_sync_blk[5] | proc_133_output_sync_blk[5]);
    assign proc_133_data_FIFO_blk[6] = 1'b0;
    assign proc_133_data_PIPO_blk[6] = 1'b0;
    assign proc_133_start_FIFO_blk[6] = 1'b0;
    assign proc_133_TLF_FIFO_blk[6] = 1'b0;
    assign proc_133_input_sync_blk[6] = 1'b0;
    assign proc_133_output_sync_blk[6] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[6] = dl_detect_out ? proc_dep_vld_vec_133_reg[6] : (proc_133_data_FIFO_blk[6] | proc_133_data_PIPO_blk[6] | proc_133_start_FIFO_blk[6] | proc_133_TLF_FIFO_blk[6] | proc_133_input_sync_blk[6] | proc_133_output_sync_blk[6]);
    assign proc_133_data_FIFO_blk[7] = 1'b0;
    assign proc_133_data_PIPO_blk[7] = 1'b0;
    assign proc_133_start_FIFO_blk[7] = 1'b0;
    assign proc_133_TLF_FIFO_blk[7] = 1'b0;
    assign proc_133_input_sync_blk[7] = 1'b0;
    assign proc_133_output_sync_blk[7] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[7] = dl_detect_out ? proc_dep_vld_vec_133_reg[7] : (proc_133_data_FIFO_blk[7] | proc_133_data_PIPO_blk[7] | proc_133_start_FIFO_blk[7] | proc_133_TLF_FIFO_blk[7] | proc_133_input_sync_blk[7] | proc_133_output_sync_blk[7]);
    assign proc_133_data_FIFO_blk[8] = 1'b0;
    assign proc_133_data_PIPO_blk[8] = 1'b0;
    assign proc_133_start_FIFO_blk[8] = 1'b0;
    assign proc_133_TLF_FIFO_blk[8] = 1'b0;
    assign proc_133_input_sync_blk[8] = 1'b0;
    assign proc_133_output_sync_blk[8] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[8] = dl_detect_out ? proc_dep_vld_vec_133_reg[8] : (proc_133_data_FIFO_blk[8] | proc_133_data_PIPO_blk[8] | proc_133_start_FIFO_blk[8] | proc_133_TLF_FIFO_blk[8] | proc_133_input_sync_blk[8] | proc_133_output_sync_blk[8]);
    assign proc_133_data_FIFO_blk[9] = 1'b0;
    assign proc_133_data_PIPO_blk[9] = 1'b0;
    assign proc_133_start_FIFO_blk[9] = 1'b0;
    assign proc_133_TLF_FIFO_blk[9] = 1'b0;
    assign proc_133_input_sync_blk[9] = 1'b0;
    assign proc_133_output_sync_blk[9] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[9] = dl_detect_out ? proc_dep_vld_vec_133_reg[9] : (proc_133_data_FIFO_blk[9] | proc_133_data_PIPO_blk[9] | proc_133_start_FIFO_blk[9] | proc_133_TLF_FIFO_blk[9] | proc_133_input_sync_blk[9] | proc_133_output_sync_blk[9]);
    assign proc_133_data_FIFO_blk[10] = 1'b0;
    assign proc_133_data_PIPO_blk[10] = 1'b0;
    assign proc_133_start_FIFO_blk[10] = 1'b0;
    assign proc_133_TLF_FIFO_blk[10] = 1'b0;
    assign proc_133_input_sync_blk[10] = 1'b0;
    assign proc_133_output_sync_blk[10] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[10] = dl_detect_out ? proc_dep_vld_vec_133_reg[10] : (proc_133_data_FIFO_blk[10] | proc_133_data_PIPO_blk[10] | proc_133_start_FIFO_blk[10] | proc_133_TLF_FIFO_blk[10] | proc_133_input_sync_blk[10] | proc_133_output_sync_blk[10]);
    assign proc_133_data_FIFO_blk[11] = 1'b0;
    assign proc_133_data_PIPO_blk[11] = 1'b0;
    assign proc_133_start_FIFO_blk[11] = 1'b0;
    assign proc_133_TLF_FIFO_blk[11] = 1'b0;
    assign proc_133_input_sync_blk[11] = 1'b0;
    assign proc_133_output_sync_blk[11] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[11] = dl_detect_out ? proc_dep_vld_vec_133_reg[11] : (proc_133_data_FIFO_blk[11] | proc_133_data_PIPO_blk[11] | proc_133_start_FIFO_blk[11] | proc_133_TLF_FIFO_blk[11] | proc_133_input_sync_blk[11] | proc_133_output_sync_blk[11]);
    assign proc_133_data_FIFO_blk[12] = 1'b0;
    assign proc_133_data_PIPO_blk[12] = 1'b0;
    assign proc_133_start_FIFO_blk[12] = 1'b0;
    assign proc_133_TLF_FIFO_blk[12] = 1'b0;
    assign proc_133_input_sync_blk[12] = 1'b0;
    assign proc_133_output_sync_blk[12] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[12] = dl_detect_out ? proc_dep_vld_vec_133_reg[12] : (proc_133_data_FIFO_blk[12] | proc_133_data_PIPO_blk[12] | proc_133_start_FIFO_blk[12] | proc_133_TLF_FIFO_blk[12] | proc_133_input_sync_blk[12] | proc_133_output_sync_blk[12]);
    assign proc_133_data_FIFO_blk[13] = 1'b0;
    assign proc_133_data_PIPO_blk[13] = 1'b0;
    assign proc_133_start_FIFO_blk[13] = 1'b0;
    assign proc_133_TLF_FIFO_blk[13] = 1'b0;
    assign proc_133_input_sync_blk[13] = 1'b0;
    assign proc_133_output_sync_blk[13] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[13] = dl_detect_out ? proc_dep_vld_vec_133_reg[13] : (proc_133_data_FIFO_blk[13] | proc_133_data_PIPO_blk[13] | proc_133_start_FIFO_blk[13] | proc_133_TLF_FIFO_blk[13] | proc_133_input_sync_blk[13] | proc_133_output_sync_blk[13]);
    assign proc_133_data_FIFO_blk[14] = 1'b0;
    assign proc_133_data_PIPO_blk[14] = 1'b0;
    assign proc_133_start_FIFO_blk[14] = 1'b0;
    assign proc_133_TLF_FIFO_blk[14] = 1'b0;
    assign proc_133_input_sync_blk[14] = 1'b0;
    assign proc_133_output_sync_blk[14] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[14] = dl_detect_out ? proc_dep_vld_vec_133_reg[14] : (proc_133_data_FIFO_blk[14] | proc_133_data_PIPO_blk[14] | proc_133_start_FIFO_blk[14] | proc_133_TLF_FIFO_blk[14] | proc_133_input_sync_blk[14] | proc_133_output_sync_blk[14]);
    assign proc_133_data_FIFO_blk[15] = 1'b0;
    assign proc_133_data_PIPO_blk[15] = 1'b0;
    assign proc_133_start_FIFO_blk[15] = 1'b0;
    assign proc_133_TLF_FIFO_blk[15] = 1'b0;
    assign proc_133_input_sync_blk[15] = 1'b0;
    assign proc_133_output_sync_blk[15] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[15] = dl_detect_out ? proc_dep_vld_vec_133_reg[15] : (proc_133_data_FIFO_blk[15] | proc_133_data_PIPO_blk[15] | proc_133_start_FIFO_blk[15] | proc_133_TLF_FIFO_blk[15] | proc_133_input_sync_blk[15] | proc_133_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_133_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_133_reg <= proc_dep_vld_vec_133;
        end
    end
    assign in_chan_dep_vld_vec_133[0] = dep_chan_vld_108_133;
    assign in_chan_dep_data_vec_133[176 : 0] = dep_chan_data_108_133;
    assign token_in_vec_133[0] = token_108_133;
    assign in_chan_dep_vld_vec_133[1] = dep_chan_vld_134_133;
    assign in_chan_dep_data_vec_133[353 : 177] = dep_chan_data_134_133;
    assign token_in_vec_133[1] = token_134_133;
    assign in_chan_dep_vld_vec_133[2] = dep_chan_vld_135_133;
    assign in_chan_dep_data_vec_133[530 : 354] = dep_chan_data_135_133;
    assign token_in_vec_133[2] = token_135_133;
    assign in_chan_dep_vld_vec_133[3] = dep_chan_vld_136_133;
    assign in_chan_dep_data_vec_133[707 : 531] = dep_chan_data_136_133;
    assign token_in_vec_133[3] = token_136_133;
    assign in_chan_dep_vld_vec_133[4] = dep_chan_vld_137_133;
    assign in_chan_dep_data_vec_133[884 : 708] = dep_chan_data_137_133;
    assign token_in_vec_133[4] = token_137_133;
    assign in_chan_dep_vld_vec_133[5] = dep_chan_vld_138_133;
    assign in_chan_dep_data_vec_133[1061 : 885] = dep_chan_data_138_133;
    assign token_in_vec_133[5] = token_138_133;
    assign in_chan_dep_vld_vec_133[6] = dep_chan_vld_139_133;
    assign in_chan_dep_data_vec_133[1238 : 1062] = dep_chan_data_139_133;
    assign token_in_vec_133[6] = token_139_133;
    assign in_chan_dep_vld_vec_133[7] = dep_chan_vld_140_133;
    assign in_chan_dep_data_vec_133[1415 : 1239] = dep_chan_data_140_133;
    assign token_in_vec_133[7] = token_140_133;
    assign in_chan_dep_vld_vec_133[8] = dep_chan_vld_141_133;
    assign in_chan_dep_data_vec_133[1592 : 1416] = dep_chan_data_141_133;
    assign token_in_vec_133[8] = token_141_133;
    assign in_chan_dep_vld_vec_133[9] = dep_chan_vld_142_133;
    assign in_chan_dep_data_vec_133[1769 : 1593] = dep_chan_data_142_133;
    assign token_in_vec_133[9] = token_142_133;
    assign in_chan_dep_vld_vec_133[10] = dep_chan_vld_143_133;
    assign in_chan_dep_data_vec_133[1946 : 1770] = dep_chan_data_143_133;
    assign token_in_vec_133[10] = token_143_133;
    assign in_chan_dep_vld_vec_133[11] = dep_chan_vld_144_133;
    assign in_chan_dep_data_vec_133[2123 : 1947] = dep_chan_data_144_133;
    assign token_in_vec_133[11] = token_144_133;
    assign in_chan_dep_vld_vec_133[12] = dep_chan_vld_145_133;
    assign in_chan_dep_data_vec_133[2300 : 2124] = dep_chan_data_145_133;
    assign token_in_vec_133[12] = token_145_133;
    assign in_chan_dep_vld_vec_133[13] = dep_chan_vld_146_133;
    assign in_chan_dep_data_vec_133[2477 : 2301] = dep_chan_data_146_133;
    assign token_in_vec_133[13] = token_146_133;
    assign in_chan_dep_vld_vec_133[14] = dep_chan_vld_147_133;
    assign in_chan_dep_data_vec_133[2654 : 2478] = dep_chan_data_147_133;
    assign token_in_vec_133[14] = token_147_133;
    assign in_chan_dep_vld_vec_133[15] = dep_chan_vld_176_133;
    assign in_chan_dep_data_vec_133[2831 : 2655] = dep_chan_data_176_133;
    assign token_in_vec_133[15] = token_176_133;
    assign dep_chan_vld_133_108 = out_chan_dep_vld_vec_133[0];
    assign dep_chan_data_133_108 = out_chan_dep_data_133;
    assign token_133_108 = token_out_vec_133[0];
    assign dep_chan_vld_133_134 = out_chan_dep_vld_vec_133[1];
    assign dep_chan_data_133_134 = out_chan_dep_data_133;
    assign token_133_134 = token_out_vec_133[1];
    assign dep_chan_vld_133_135 = out_chan_dep_vld_vec_133[2];
    assign dep_chan_data_133_135 = out_chan_dep_data_133;
    assign token_133_135 = token_out_vec_133[2];
    assign dep_chan_vld_133_136 = out_chan_dep_vld_vec_133[3];
    assign dep_chan_data_133_136 = out_chan_dep_data_133;
    assign token_133_136 = token_out_vec_133[3];
    assign dep_chan_vld_133_137 = out_chan_dep_vld_vec_133[4];
    assign dep_chan_data_133_137 = out_chan_dep_data_133;
    assign token_133_137 = token_out_vec_133[4];
    assign dep_chan_vld_133_138 = out_chan_dep_vld_vec_133[5];
    assign dep_chan_data_133_138 = out_chan_dep_data_133;
    assign token_133_138 = token_out_vec_133[5];
    assign dep_chan_vld_133_139 = out_chan_dep_vld_vec_133[6];
    assign dep_chan_data_133_139 = out_chan_dep_data_133;
    assign token_133_139 = token_out_vec_133[6];
    assign dep_chan_vld_133_140 = out_chan_dep_vld_vec_133[7];
    assign dep_chan_data_133_140 = out_chan_dep_data_133;
    assign token_133_140 = token_out_vec_133[7];
    assign dep_chan_vld_133_141 = out_chan_dep_vld_vec_133[8];
    assign dep_chan_data_133_141 = out_chan_dep_data_133;
    assign token_133_141 = token_out_vec_133[8];
    assign dep_chan_vld_133_142 = out_chan_dep_vld_vec_133[9];
    assign dep_chan_data_133_142 = out_chan_dep_data_133;
    assign token_133_142 = token_out_vec_133[9];
    assign dep_chan_vld_133_143 = out_chan_dep_vld_vec_133[10];
    assign dep_chan_data_133_143 = out_chan_dep_data_133;
    assign token_133_143 = token_out_vec_133[10];
    assign dep_chan_vld_133_144 = out_chan_dep_vld_vec_133[11];
    assign dep_chan_data_133_144 = out_chan_dep_data_133;
    assign token_133_144 = token_out_vec_133[11];
    assign dep_chan_vld_133_145 = out_chan_dep_vld_vec_133[12];
    assign dep_chan_data_133_145 = out_chan_dep_data_133;
    assign token_133_145 = token_out_vec_133[12];
    assign dep_chan_vld_133_146 = out_chan_dep_vld_vec_133[13];
    assign dep_chan_data_133_146 = out_chan_dep_data_133;
    assign token_133_146 = token_out_vec_133[13];
    assign dep_chan_vld_133_147 = out_chan_dep_vld_vec_133[14];
    assign dep_chan_data_133_147 = out_chan_dep_data_133;
    assign token_133_147 = token_out_vec_133[14];
    assign dep_chan_vld_133_176 = out_chan_dep_vld_vec_133[15];
    assign dep_chan_data_133_176 = out_chan_dep_data_133;
    assign token_133_176 = token_out_vec_133[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 134, 16, 16) top_hls_deadlock_detect_unit_134 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_134),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_134),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_134),
        .token_in_vec(token_in_vec_134),
        .dl_detect_in(dl_detect_out),
        .origin(origin[134]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_134),
        .out_chan_dep_data(out_chan_dep_data_134),
        .token_out_vec(token_out_vec_134),
        .dl_detect_out(dl_in_vec[134]));

    assign proc_134_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.fifo_A_PE_1_2_x121_blk_n);
    assign proc_134_data_PIPO_blk[0] = 1'b0;
    assign proc_134_start_FIFO_blk[0] = 1'b0;
    assign proc_134_TLF_FIFO_blk[0] = 1'b0;
    assign proc_134_input_sync_blk[0] = 1'b0;
    assign proc_134_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_134[0] = dl_detect_out ? proc_dep_vld_vec_134_reg[0] : (proc_134_data_FIFO_blk[0] | proc_134_data_PIPO_blk[0] | proc_134_start_FIFO_blk[0] | proc_134_TLF_FIFO_blk[0] | proc_134_input_sync_blk[0] | proc_134_output_sync_blk[0]);
    assign proc_134_data_FIFO_blk[1] = 1'b0;
    assign proc_134_data_PIPO_blk[1] = 1'b0;
    assign proc_134_start_FIFO_blk[1] = 1'b0;
    assign proc_134_TLF_FIFO_blk[1] = 1'b0;
    assign proc_134_input_sync_blk[1] = 1'b0;
    assign proc_134_output_sync_blk[1] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[1] = dl_detect_out ? proc_dep_vld_vec_134_reg[1] : (proc_134_data_FIFO_blk[1] | proc_134_data_PIPO_blk[1] | proc_134_start_FIFO_blk[1] | proc_134_TLF_FIFO_blk[1] | proc_134_input_sync_blk[1] | proc_134_output_sync_blk[1]);
    assign proc_134_data_FIFO_blk[2] = 1'b0;
    assign proc_134_data_PIPO_blk[2] = 1'b0;
    assign proc_134_start_FIFO_blk[2] = 1'b0;
    assign proc_134_TLF_FIFO_blk[2] = 1'b0;
    assign proc_134_input_sync_blk[2] = 1'b0;
    assign proc_134_output_sync_blk[2] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[2] = dl_detect_out ? proc_dep_vld_vec_134_reg[2] : (proc_134_data_FIFO_blk[2] | proc_134_data_PIPO_blk[2] | proc_134_start_FIFO_blk[2] | proc_134_TLF_FIFO_blk[2] | proc_134_input_sync_blk[2] | proc_134_output_sync_blk[2]);
    assign proc_134_data_FIFO_blk[3] = 1'b0;
    assign proc_134_data_PIPO_blk[3] = 1'b0;
    assign proc_134_start_FIFO_blk[3] = 1'b0;
    assign proc_134_TLF_FIFO_blk[3] = 1'b0;
    assign proc_134_input_sync_blk[3] = 1'b0;
    assign proc_134_output_sync_blk[3] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[3] = dl_detect_out ? proc_dep_vld_vec_134_reg[3] : (proc_134_data_FIFO_blk[3] | proc_134_data_PIPO_blk[3] | proc_134_start_FIFO_blk[3] | proc_134_TLF_FIFO_blk[3] | proc_134_input_sync_blk[3] | proc_134_output_sync_blk[3]);
    assign proc_134_data_FIFO_blk[4] = 1'b0;
    assign proc_134_data_PIPO_blk[4] = 1'b0;
    assign proc_134_start_FIFO_blk[4] = 1'b0;
    assign proc_134_TLF_FIFO_blk[4] = 1'b0;
    assign proc_134_input_sync_blk[4] = 1'b0;
    assign proc_134_output_sync_blk[4] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[4] = dl_detect_out ? proc_dep_vld_vec_134_reg[4] : (proc_134_data_FIFO_blk[4] | proc_134_data_PIPO_blk[4] | proc_134_start_FIFO_blk[4] | proc_134_TLF_FIFO_blk[4] | proc_134_input_sync_blk[4] | proc_134_output_sync_blk[4]);
    assign proc_134_data_FIFO_blk[5] = 1'b0;
    assign proc_134_data_PIPO_blk[5] = 1'b0;
    assign proc_134_start_FIFO_blk[5] = 1'b0;
    assign proc_134_TLF_FIFO_blk[5] = 1'b0;
    assign proc_134_input_sync_blk[5] = 1'b0;
    assign proc_134_output_sync_blk[5] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[5] = dl_detect_out ? proc_dep_vld_vec_134_reg[5] : (proc_134_data_FIFO_blk[5] | proc_134_data_PIPO_blk[5] | proc_134_start_FIFO_blk[5] | proc_134_TLF_FIFO_blk[5] | proc_134_input_sync_blk[5] | proc_134_output_sync_blk[5]);
    assign proc_134_data_FIFO_blk[6] = 1'b0;
    assign proc_134_data_PIPO_blk[6] = 1'b0;
    assign proc_134_start_FIFO_blk[6] = 1'b0;
    assign proc_134_TLF_FIFO_blk[6] = 1'b0;
    assign proc_134_input_sync_blk[6] = 1'b0;
    assign proc_134_output_sync_blk[6] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[6] = dl_detect_out ? proc_dep_vld_vec_134_reg[6] : (proc_134_data_FIFO_blk[6] | proc_134_data_PIPO_blk[6] | proc_134_start_FIFO_blk[6] | proc_134_TLF_FIFO_blk[6] | proc_134_input_sync_blk[6] | proc_134_output_sync_blk[6]);
    assign proc_134_data_FIFO_blk[7] = 1'b0;
    assign proc_134_data_PIPO_blk[7] = 1'b0;
    assign proc_134_start_FIFO_blk[7] = 1'b0;
    assign proc_134_TLF_FIFO_blk[7] = 1'b0;
    assign proc_134_input_sync_blk[7] = 1'b0;
    assign proc_134_output_sync_blk[7] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[7] = dl_detect_out ? proc_dep_vld_vec_134_reg[7] : (proc_134_data_FIFO_blk[7] | proc_134_data_PIPO_blk[7] | proc_134_start_FIFO_blk[7] | proc_134_TLF_FIFO_blk[7] | proc_134_input_sync_blk[7] | proc_134_output_sync_blk[7]);
    assign proc_134_data_FIFO_blk[8] = 1'b0;
    assign proc_134_data_PIPO_blk[8] = 1'b0;
    assign proc_134_start_FIFO_blk[8] = 1'b0;
    assign proc_134_TLF_FIFO_blk[8] = 1'b0;
    assign proc_134_input_sync_blk[8] = 1'b0;
    assign proc_134_output_sync_blk[8] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[8] = dl_detect_out ? proc_dep_vld_vec_134_reg[8] : (proc_134_data_FIFO_blk[8] | proc_134_data_PIPO_blk[8] | proc_134_start_FIFO_blk[8] | proc_134_TLF_FIFO_blk[8] | proc_134_input_sync_blk[8] | proc_134_output_sync_blk[8]);
    assign proc_134_data_FIFO_blk[9] = 1'b0;
    assign proc_134_data_PIPO_blk[9] = 1'b0;
    assign proc_134_start_FIFO_blk[9] = 1'b0;
    assign proc_134_TLF_FIFO_blk[9] = 1'b0;
    assign proc_134_input_sync_blk[9] = 1'b0;
    assign proc_134_output_sync_blk[9] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[9] = dl_detect_out ? proc_dep_vld_vec_134_reg[9] : (proc_134_data_FIFO_blk[9] | proc_134_data_PIPO_blk[9] | proc_134_start_FIFO_blk[9] | proc_134_TLF_FIFO_blk[9] | proc_134_input_sync_blk[9] | proc_134_output_sync_blk[9]);
    assign proc_134_data_FIFO_blk[10] = 1'b0;
    assign proc_134_data_PIPO_blk[10] = 1'b0;
    assign proc_134_start_FIFO_blk[10] = 1'b0;
    assign proc_134_TLF_FIFO_blk[10] = 1'b0;
    assign proc_134_input_sync_blk[10] = 1'b0;
    assign proc_134_output_sync_blk[10] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[10] = dl_detect_out ? proc_dep_vld_vec_134_reg[10] : (proc_134_data_FIFO_blk[10] | proc_134_data_PIPO_blk[10] | proc_134_start_FIFO_blk[10] | proc_134_TLF_FIFO_blk[10] | proc_134_input_sync_blk[10] | proc_134_output_sync_blk[10]);
    assign proc_134_data_FIFO_blk[11] = 1'b0;
    assign proc_134_data_PIPO_blk[11] = 1'b0;
    assign proc_134_start_FIFO_blk[11] = 1'b0;
    assign proc_134_TLF_FIFO_blk[11] = 1'b0;
    assign proc_134_input_sync_blk[11] = 1'b0;
    assign proc_134_output_sync_blk[11] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[11] = dl_detect_out ? proc_dep_vld_vec_134_reg[11] : (proc_134_data_FIFO_blk[11] | proc_134_data_PIPO_blk[11] | proc_134_start_FIFO_blk[11] | proc_134_TLF_FIFO_blk[11] | proc_134_input_sync_blk[11] | proc_134_output_sync_blk[11]);
    assign proc_134_data_FIFO_blk[12] = 1'b0;
    assign proc_134_data_PIPO_blk[12] = 1'b0;
    assign proc_134_start_FIFO_blk[12] = 1'b0;
    assign proc_134_TLF_FIFO_blk[12] = 1'b0;
    assign proc_134_input_sync_blk[12] = 1'b0;
    assign proc_134_output_sync_blk[12] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[12] = dl_detect_out ? proc_dep_vld_vec_134_reg[12] : (proc_134_data_FIFO_blk[12] | proc_134_data_PIPO_blk[12] | proc_134_start_FIFO_blk[12] | proc_134_TLF_FIFO_blk[12] | proc_134_input_sync_blk[12] | proc_134_output_sync_blk[12]);
    assign proc_134_data_FIFO_blk[13] = 1'b0;
    assign proc_134_data_PIPO_blk[13] = 1'b0;
    assign proc_134_start_FIFO_blk[13] = 1'b0;
    assign proc_134_TLF_FIFO_blk[13] = 1'b0;
    assign proc_134_input_sync_blk[13] = 1'b0;
    assign proc_134_output_sync_blk[13] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[13] = dl_detect_out ? proc_dep_vld_vec_134_reg[13] : (proc_134_data_FIFO_blk[13] | proc_134_data_PIPO_blk[13] | proc_134_start_FIFO_blk[13] | proc_134_TLF_FIFO_blk[13] | proc_134_input_sync_blk[13] | proc_134_output_sync_blk[13]);
    assign proc_134_data_FIFO_blk[14] = 1'b0;
    assign proc_134_data_PIPO_blk[14] = 1'b0;
    assign proc_134_start_FIFO_blk[14] = 1'b0;
    assign proc_134_TLF_FIFO_blk[14] = 1'b0;
    assign proc_134_input_sync_blk[14] = 1'b0;
    assign proc_134_output_sync_blk[14] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[14] = dl_detect_out ? proc_dep_vld_vec_134_reg[14] : (proc_134_data_FIFO_blk[14] | proc_134_data_PIPO_blk[14] | proc_134_start_FIFO_blk[14] | proc_134_TLF_FIFO_blk[14] | proc_134_input_sync_blk[14] | proc_134_output_sync_blk[14]);
    assign proc_134_data_FIFO_blk[15] = 1'b0;
    assign proc_134_data_PIPO_blk[15] = 1'b0;
    assign proc_134_start_FIFO_blk[15] = 1'b0;
    assign proc_134_TLF_FIFO_blk[15] = 1'b0;
    assign proc_134_input_sync_blk[15] = 1'b0;
    assign proc_134_output_sync_blk[15] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[15] = dl_detect_out ? proc_dep_vld_vec_134_reg[15] : (proc_134_data_FIFO_blk[15] | proc_134_data_PIPO_blk[15] | proc_134_start_FIFO_blk[15] | proc_134_TLF_FIFO_blk[15] | proc_134_input_sync_blk[15] | proc_134_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_134_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_134_reg <= proc_dep_vld_vec_134;
        end
    end
    assign in_chan_dep_vld_vec_134[0] = dep_chan_vld_110_134;
    assign in_chan_dep_data_vec_134[176 : 0] = dep_chan_data_110_134;
    assign token_in_vec_134[0] = token_110_134;
    assign in_chan_dep_vld_vec_134[1] = dep_chan_vld_133_134;
    assign in_chan_dep_data_vec_134[353 : 177] = dep_chan_data_133_134;
    assign token_in_vec_134[1] = token_133_134;
    assign in_chan_dep_vld_vec_134[2] = dep_chan_vld_135_134;
    assign in_chan_dep_data_vec_134[530 : 354] = dep_chan_data_135_134;
    assign token_in_vec_134[2] = token_135_134;
    assign in_chan_dep_vld_vec_134[3] = dep_chan_vld_136_134;
    assign in_chan_dep_data_vec_134[707 : 531] = dep_chan_data_136_134;
    assign token_in_vec_134[3] = token_136_134;
    assign in_chan_dep_vld_vec_134[4] = dep_chan_vld_137_134;
    assign in_chan_dep_data_vec_134[884 : 708] = dep_chan_data_137_134;
    assign token_in_vec_134[4] = token_137_134;
    assign in_chan_dep_vld_vec_134[5] = dep_chan_vld_138_134;
    assign in_chan_dep_data_vec_134[1061 : 885] = dep_chan_data_138_134;
    assign token_in_vec_134[5] = token_138_134;
    assign in_chan_dep_vld_vec_134[6] = dep_chan_vld_139_134;
    assign in_chan_dep_data_vec_134[1238 : 1062] = dep_chan_data_139_134;
    assign token_in_vec_134[6] = token_139_134;
    assign in_chan_dep_vld_vec_134[7] = dep_chan_vld_140_134;
    assign in_chan_dep_data_vec_134[1415 : 1239] = dep_chan_data_140_134;
    assign token_in_vec_134[7] = token_140_134;
    assign in_chan_dep_vld_vec_134[8] = dep_chan_vld_141_134;
    assign in_chan_dep_data_vec_134[1592 : 1416] = dep_chan_data_141_134;
    assign token_in_vec_134[8] = token_141_134;
    assign in_chan_dep_vld_vec_134[9] = dep_chan_vld_142_134;
    assign in_chan_dep_data_vec_134[1769 : 1593] = dep_chan_data_142_134;
    assign token_in_vec_134[9] = token_142_134;
    assign in_chan_dep_vld_vec_134[10] = dep_chan_vld_143_134;
    assign in_chan_dep_data_vec_134[1946 : 1770] = dep_chan_data_143_134;
    assign token_in_vec_134[10] = token_143_134;
    assign in_chan_dep_vld_vec_134[11] = dep_chan_vld_144_134;
    assign in_chan_dep_data_vec_134[2123 : 1947] = dep_chan_data_144_134;
    assign token_in_vec_134[11] = token_144_134;
    assign in_chan_dep_vld_vec_134[12] = dep_chan_vld_145_134;
    assign in_chan_dep_data_vec_134[2300 : 2124] = dep_chan_data_145_134;
    assign token_in_vec_134[12] = token_145_134;
    assign in_chan_dep_vld_vec_134[13] = dep_chan_vld_146_134;
    assign in_chan_dep_data_vec_134[2477 : 2301] = dep_chan_data_146_134;
    assign token_in_vec_134[13] = token_146_134;
    assign in_chan_dep_vld_vec_134[14] = dep_chan_vld_147_134;
    assign in_chan_dep_data_vec_134[2654 : 2478] = dep_chan_data_147_134;
    assign token_in_vec_134[14] = token_147_134;
    assign in_chan_dep_vld_vec_134[15] = dep_chan_vld_176_134;
    assign in_chan_dep_data_vec_134[2831 : 2655] = dep_chan_data_176_134;
    assign token_in_vec_134[15] = token_176_134;
    assign dep_chan_vld_134_110 = out_chan_dep_vld_vec_134[0];
    assign dep_chan_data_134_110 = out_chan_dep_data_134;
    assign token_134_110 = token_out_vec_134[0];
    assign dep_chan_vld_134_133 = out_chan_dep_vld_vec_134[1];
    assign dep_chan_data_134_133 = out_chan_dep_data_134;
    assign token_134_133 = token_out_vec_134[1];
    assign dep_chan_vld_134_135 = out_chan_dep_vld_vec_134[2];
    assign dep_chan_data_134_135 = out_chan_dep_data_134;
    assign token_134_135 = token_out_vec_134[2];
    assign dep_chan_vld_134_136 = out_chan_dep_vld_vec_134[3];
    assign dep_chan_data_134_136 = out_chan_dep_data_134;
    assign token_134_136 = token_out_vec_134[3];
    assign dep_chan_vld_134_137 = out_chan_dep_vld_vec_134[4];
    assign dep_chan_data_134_137 = out_chan_dep_data_134;
    assign token_134_137 = token_out_vec_134[4];
    assign dep_chan_vld_134_138 = out_chan_dep_vld_vec_134[5];
    assign dep_chan_data_134_138 = out_chan_dep_data_134;
    assign token_134_138 = token_out_vec_134[5];
    assign dep_chan_vld_134_139 = out_chan_dep_vld_vec_134[6];
    assign dep_chan_data_134_139 = out_chan_dep_data_134;
    assign token_134_139 = token_out_vec_134[6];
    assign dep_chan_vld_134_140 = out_chan_dep_vld_vec_134[7];
    assign dep_chan_data_134_140 = out_chan_dep_data_134;
    assign token_134_140 = token_out_vec_134[7];
    assign dep_chan_vld_134_141 = out_chan_dep_vld_vec_134[8];
    assign dep_chan_data_134_141 = out_chan_dep_data_134;
    assign token_134_141 = token_out_vec_134[8];
    assign dep_chan_vld_134_142 = out_chan_dep_vld_vec_134[9];
    assign dep_chan_data_134_142 = out_chan_dep_data_134;
    assign token_134_142 = token_out_vec_134[9];
    assign dep_chan_vld_134_143 = out_chan_dep_vld_vec_134[10];
    assign dep_chan_data_134_143 = out_chan_dep_data_134;
    assign token_134_143 = token_out_vec_134[10];
    assign dep_chan_vld_134_144 = out_chan_dep_vld_vec_134[11];
    assign dep_chan_data_134_144 = out_chan_dep_data_134;
    assign token_134_144 = token_out_vec_134[11];
    assign dep_chan_vld_134_145 = out_chan_dep_vld_vec_134[12];
    assign dep_chan_data_134_145 = out_chan_dep_data_134;
    assign token_134_145 = token_out_vec_134[12];
    assign dep_chan_vld_134_146 = out_chan_dep_vld_vec_134[13];
    assign dep_chan_data_134_146 = out_chan_dep_data_134;
    assign token_134_146 = token_out_vec_134[13];
    assign dep_chan_vld_134_147 = out_chan_dep_vld_vec_134[14];
    assign dep_chan_data_134_147 = out_chan_dep_data_134;
    assign token_134_147 = token_out_vec_134[14];
    assign dep_chan_vld_134_176 = out_chan_dep_vld_vec_134[15];
    assign dep_chan_data_134_176 = out_chan_dep_data_134;
    assign token_134_176 = token_out_vec_134[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0
    top_hls_deadlock_detect_unit #(177, 135, 16, 16) top_hls_deadlock_detect_unit_135 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_135),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_135),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_135),
        .token_in_vec(token_in_vec_135),
        .dl_detect_in(dl_detect_out),
        .origin(origin[135]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_135),
        .out_chan_dep_data(out_chan_dep_data_135),
        .token_out_vec(token_out_vec_135),
        .dl_detect_out(dl_in_vec[135]));

    assign proc_135_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.fifo_A_PE_2_2_x124_blk_n);
    assign proc_135_data_PIPO_blk[0] = 1'b0;
    assign proc_135_start_FIFO_blk[0] = 1'b0;
    assign proc_135_TLF_FIFO_blk[0] = 1'b0;
    assign proc_135_input_sync_blk[0] = 1'b0;
    assign proc_135_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_135[0] = dl_detect_out ? proc_dep_vld_vec_135_reg[0] : (proc_135_data_FIFO_blk[0] | proc_135_data_PIPO_blk[0] | proc_135_start_FIFO_blk[0] | proc_135_TLF_FIFO_blk[0] | proc_135_input_sync_blk[0] | proc_135_output_sync_blk[0]);
    assign proc_135_data_FIFO_blk[1] = 1'b0;
    assign proc_135_data_PIPO_blk[1] = 1'b0;
    assign proc_135_start_FIFO_blk[1] = 1'b0;
    assign proc_135_TLF_FIFO_blk[1] = 1'b0;
    assign proc_135_input_sync_blk[1] = 1'b0;
    assign proc_135_output_sync_blk[1] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[1] = dl_detect_out ? proc_dep_vld_vec_135_reg[1] : (proc_135_data_FIFO_blk[1] | proc_135_data_PIPO_blk[1] | proc_135_start_FIFO_blk[1] | proc_135_TLF_FIFO_blk[1] | proc_135_input_sync_blk[1] | proc_135_output_sync_blk[1]);
    assign proc_135_data_FIFO_blk[2] = 1'b0;
    assign proc_135_data_PIPO_blk[2] = 1'b0;
    assign proc_135_start_FIFO_blk[2] = 1'b0;
    assign proc_135_TLF_FIFO_blk[2] = 1'b0;
    assign proc_135_input_sync_blk[2] = 1'b0;
    assign proc_135_output_sync_blk[2] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[2] = dl_detect_out ? proc_dep_vld_vec_135_reg[2] : (proc_135_data_FIFO_blk[2] | proc_135_data_PIPO_blk[2] | proc_135_start_FIFO_blk[2] | proc_135_TLF_FIFO_blk[2] | proc_135_input_sync_blk[2] | proc_135_output_sync_blk[2]);
    assign proc_135_data_FIFO_blk[3] = 1'b0;
    assign proc_135_data_PIPO_blk[3] = 1'b0;
    assign proc_135_start_FIFO_blk[3] = 1'b0;
    assign proc_135_TLF_FIFO_blk[3] = 1'b0;
    assign proc_135_input_sync_blk[3] = 1'b0;
    assign proc_135_output_sync_blk[3] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[3] = dl_detect_out ? proc_dep_vld_vec_135_reg[3] : (proc_135_data_FIFO_blk[3] | proc_135_data_PIPO_blk[3] | proc_135_start_FIFO_blk[3] | proc_135_TLF_FIFO_blk[3] | proc_135_input_sync_blk[3] | proc_135_output_sync_blk[3]);
    assign proc_135_data_FIFO_blk[4] = 1'b0;
    assign proc_135_data_PIPO_blk[4] = 1'b0;
    assign proc_135_start_FIFO_blk[4] = 1'b0;
    assign proc_135_TLF_FIFO_blk[4] = 1'b0;
    assign proc_135_input_sync_blk[4] = 1'b0;
    assign proc_135_output_sync_blk[4] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[4] = dl_detect_out ? proc_dep_vld_vec_135_reg[4] : (proc_135_data_FIFO_blk[4] | proc_135_data_PIPO_blk[4] | proc_135_start_FIFO_blk[4] | proc_135_TLF_FIFO_blk[4] | proc_135_input_sync_blk[4] | proc_135_output_sync_blk[4]);
    assign proc_135_data_FIFO_blk[5] = 1'b0;
    assign proc_135_data_PIPO_blk[5] = 1'b0;
    assign proc_135_start_FIFO_blk[5] = 1'b0;
    assign proc_135_TLF_FIFO_blk[5] = 1'b0;
    assign proc_135_input_sync_blk[5] = 1'b0;
    assign proc_135_output_sync_blk[5] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[5] = dl_detect_out ? proc_dep_vld_vec_135_reg[5] : (proc_135_data_FIFO_blk[5] | proc_135_data_PIPO_blk[5] | proc_135_start_FIFO_blk[5] | proc_135_TLF_FIFO_blk[5] | proc_135_input_sync_blk[5] | proc_135_output_sync_blk[5]);
    assign proc_135_data_FIFO_blk[6] = 1'b0;
    assign proc_135_data_PIPO_blk[6] = 1'b0;
    assign proc_135_start_FIFO_blk[6] = 1'b0;
    assign proc_135_TLF_FIFO_blk[6] = 1'b0;
    assign proc_135_input_sync_blk[6] = 1'b0;
    assign proc_135_output_sync_blk[6] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[6] = dl_detect_out ? proc_dep_vld_vec_135_reg[6] : (proc_135_data_FIFO_blk[6] | proc_135_data_PIPO_blk[6] | proc_135_start_FIFO_blk[6] | proc_135_TLF_FIFO_blk[6] | proc_135_input_sync_blk[6] | proc_135_output_sync_blk[6]);
    assign proc_135_data_FIFO_blk[7] = 1'b0;
    assign proc_135_data_PIPO_blk[7] = 1'b0;
    assign proc_135_start_FIFO_blk[7] = 1'b0;
    assign proc_135_TLF_FIFO_blk[7] = 1'b0;
    assign proc_135_input_sync_blk[7] = 1'b0;
    assign proc_135_output_sync_blk[7] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[7] = dl_detect_out ? proc_dep_vld_vec_135_reg[7] : (proc_135_data_FIFO_blk[7] | proc_135_data_PIPO_blk[7] | proc_135_start_FIFO_blk[7] | proc_135_TLF_FIFO_blk[7] | proc_135_input_sync_blk[7] | proc_135_output_sync_blk[7]);
    assign proc_135_data_FIFO_blk[8] = 1'b0;
    assign proc_135_data_PIPO_blk[8] = 1'b0;
    assign proc_135_start_FIFO_blk[8] = 1'b0;
    assign proc_135_TLF_FIFO_blk[8] = 1'b0;
    assign proc_135_input_sync_blk[8] = 1'b0;
    assign proc_135_output_sync_blk[8] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[8] = dl_detect_out ? proc_dep_vld_vec_135_reg[8] : (proc_135_data_FIFO_blk[8] | proc_135_data_PIPO_blk[8] | proc_135_start_FIFO_blk[8] | proc_135_TLF_FIFO_blk[8] | proc_135_input_sync_blk[8] | proc_135_output_sync_blk[8]);
    assign proc_135_data_FIFO_blk[9] = 1'b0;
    assign proc_135_data_PIPO_blk[9] = 1'b0;
    assign proc_135_start_FIFO_blk[9] = 1'b0;
    assign proc_135_TLF_FIFO_blk[9] = 1'b0;
    assign proc_135_input_sync_blk[9] = 1'b0;
    assign proc_135_output_sync_blk[9] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[9] = dl_detect_out ? proc_dep_vld_vec_135_reg[9] : (proc_135_data_FIFO_blk[9] | proc_135_data_PIPO_blk[9] | proc_135_start_FIFO_blk[9] | proc_135_TLF_FIFO_blk[9] | proc_135_input_sync_blk[9] | proc_135_output_sync_blk[9]);
    assign proc_135_data_FIFO_blk[10] = 1'b0;
    assign proc_135_data_PIPO_blk[10] = 1'b0;
    assign proc_135_start_FIFO_blk[10] = 1'b0;
    assign proc_135_TLF_FIFO_blk[10] = 1'b0;
    assign proc_135_input_sync_blk[10] = 1'b0;
    assign proc_135_output_sync_blk[10] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[10] = dl_detect_out ? proc_dep_vld_vec_135_reg[10] : (proc_135_data_FIFO_blk[10] | proc_135_data_PIPO_blk[10] | proc_135_start_FIFO_blk[10] | proc_135_TLF_FIFO_blk[10] | proc_135_input_sync_blk[10] | proc_135_output_sync_blk[10]);
    assign proc_135_data_FIFO_blk[11] = 1'b0;
    assign proc_135_data_PIPO_blk[11] = 1'b0;
    assign proc_135_start_FIFO_blk[11] = 1'b0;
    assign proc_135_TLF_FIFO_blk[11] = 1'b0;
    assign proc_135_input_sync_blk[11] = 1'b0;
    assign proc_135_output_sync_blk[11] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[11] = dl_detect_out ? proc_dep_vld_vec_135_reg[11] : (proc_135_data_FIFO_blk[11] | proc_135_data_PIPO_blk[11] | proc_135_start_FIFO_blk[11] | proc_135_TLF_FIFO_blk[11] | proc_135_input_sync_blk[11] | proc_135_output_sync_blk[11]);
    assign proc_135_data_FIFO_blk[12] = 1'b0;
    assign proc_135_data_PIPO_blk[12] = 1'b0;
    assign proc_135_start_FIFO_blk[12] = 1'b0;
    assign proc_135_TLF_FIFO_blk[12] = 1'b0;
    assign proc_135_input_sync_blk[12] = 1'b0;
    assign proc_135_output_sync_blk[12] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[12] = dl_detect_out ? proc_dep_vld_vec_135_reg[12] : (proc_135_data_FIFO_blk[12] | proc_135_data_PIPO_blk[12] | proc_135_start_FIFO_blk[12] | proc_135_TLF_FIFO_blk[12] | proc_135_input_sync_blk[12] | proc_135_output_sync_blk[12]);
    assign proc_135_data_FIFO_blk[13] = 1'b0;
    assign proc_135_data_PIPO_blk[13] = 1'b0;
    assign proc_135_start_FIFO_blk[13] = 1'b0;
    assign proc_135_TLF_FIFO_blk[13] = 1'b0;
    assign proc_135_input_sync_blk[13] = 1'b0;
    assign proc_135_output_sync_blk[13] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[13] = dl_detect_out ? proc_dep_vld_vec_135_reg[13] : (proc_135_data_FIFO_blk[13] | proc_135_data_PIPO_blk[13] | proc_135_start_FIFO_blk[13] | proc_135_TLF_FIFO_blk[13] | proc_135_input_sync_blk[13] | proc_135_output_sync_blk[13]);
    assign proc_135_data_FIFO_blk[14] = 1'b0;
    assign proc_135_data_PIPO_blk[14] = 1'b0;
    assign proc_135_start_FIFO_blk[14] = 1'b0;
    assign proc_135_TLF_FIFO_blk[14] = 1'b0;
    assign proc_135_input_sync_blk[14] = 1'b0;
    assign proc_135_output_sync_blk[14] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[14] = dl_detect_out ? proc_dep_vld_vec_135_reg[14] : (proc_135_data_FIFO_blk[14] | proc_135_data_PIPO_blk[14] | proc_135_start_FIFO_blk[14] | proc_135_TLF_FIFO_blk[14] | proc_135_input_sync_blk[14] | proc_135_output_sync_blk[14]);
    assign proc_135_data_FIFO_blk[15] = 1'b0;
    assign proc_135_data_PIPO_blk[15] = 1'b0;
    assign proc_135_start_FIFO_blk[15] = 1'b0;
    assign proc_135_TLF_FIFO_blk[15] = 1'b0;
    assign proc_135_input_sync_blk[15] = 1'b0;
    assign proc_135_output_sync_blk[15] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[15] = dl_detect_out ? proc_dep_vld_vec_135_reg[15] : (proc_135_data_FIFO_blk[15] | proc_135_data_PIPO_blk[15] | proc_135_start_FIFO_blk[15] | proc_135_TLF_FIFO_blk[15] | proc_135_input_sync_blk[15] | proc_135_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_135_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_135_reg <= proc_dep_vld_vec_135;
        end
    end
    assign in_chan_dep_vld_vec_135[0] = dep_chan_vld_112_135;
    assign in_chan_dep_data_vec_135[176 : 0] = dep_chan_data_112_135;
    assign token_in_vec_135[0] = token_112_135;
    assign in_chan_dep_vld_vec_135[1] = dep_chan_vld_133_135;
    assign in_chan_dep_data_vec_135[353 : 177] = dep_chan_data_133_135;
    assign token_in_vec_135[1] = token_133_135;
    assign in_chan_dep_vld_vec_135[2] = dep_chan_vld_134_135;
    assign in_chan_dep_data_vec_135[530 : 354] = dep_chan_data_134_135;
    assign token_in_vec_135[2] = token_134_135;
    assign in_chan_dep_vld_vec_135[3] = dep_chan_vld_136_135;
    assign in_chan_dep_data_vec_135[707 : 531] = dep_chan_data_136_135;
    assign token_in_vec_135[3] = token_136_135;
    assign in_chan_dep_vld_vec_135[4] = dep_chan_vld_137_135;
    assign in_chan_dep_data_vec_135[884 : 708] = dep_chan_data_137_135;
    assign token_in_vec_135[4] = token_137_135;
    assign in_chan_dep_vld_vec_135[5] = dep_chan_vld_138_135;
    assign in_chan_dep_data_vec_135[1061 : 885] = dep_chan_data_138_135;
    assign token_in_vec_135[5] = token_138_135;
    assign in_chan_dep_vld_vec_135[6] = dep_chan_vld_139_135;
    assign in_chan_dep_data_vec_135[1238 : 1062] = dep_chan_data_139_135;
    assign token_in_vec_135[6] = token_139_135;
    assign in_chan_dep_vld_vec_135[7] = dep_chan_vld_140_135;
    assign in_chan_dep_data_vec_135[1415 : 1239] = dep_chan_data_140_135;
    assign token_in_vec_135[7] = token_140_135;
    assign in_chan_dep_vld_vec_135[8] = dep_chan_vld_141_135;
    assign in_chan_dep_data_vec_135[1592 : 1416] = dep_chan_data_141_135;
    assign token_in_vec_135[8] = token_141_135;
    assign in_chan_dep_vld_vec_135[9] = dep_chan_vld_142_135;
    assign in_chan_dep_data_vec_135[1769 : 1593] = dep_chan_data_142_135;
    assign token_in_vec_135[9] = token_142_135;
    assign in_chan_dep_vld_vec_135[10] = dep_chan_vld_143_135;
    assign in_chan_dep_data_vec_135[1946 : 1770] = dep_chan_data_143_135;
    assign token_in_vec_135[10] = token_143_135;
    assign in_chan_dep_vld_vec_135[11] = dep_chan_vld_144_135;
    assign in_chan_dep_data_vec_135[2123 : 1947] = dep_chan_data_144_135;
    assign token_in_vec_135[11] = token_144_135;
    assign in_chan_dep_vld_vec_135[12] = dep_chan_vld_145_135;
    assign in_chan_dep_data_vec_135[2300 : 2124] = dep_chan_data_145_135;
    assign token_in_vec_135[12] = token_145_135;
    assign in_chan_dep_vld_vec_135[13] = dep_chan_vld_146_135;
    assign in_chan_dep_data_vec_135[2477 : 2301] = dep_chan_data_146_135;
    assign token_in_vec_135[13] = token_146_135;
    assign in_chan_dep_vld_vec_135[14] = dep_chan_vld_147_135;
    assign in_chan_dep_data_vec_135[2654 : 2478] = dep_chan_data_147_135;
    assign token_in_vec_135[14] = token_147_135;
    assign in_chan_dep_vld_vec_135[15] = dep_chan_vld_176_135;
    assign in_chan_dep_data_vec_135[2831 : 2655] = dep_chan_data_176_135;
    assign token_in_vec_135[15] = token_176_135;
    assign dep_chan_vld_135_112 = out_chan_dep_vld_vec_135[0];
    assign dep_chan_data_135_112 = out_chan_dep_data_135;
    assign token_135_112 = token_out_vec_135[0];
    assign dep_chan_vld_135_133 = out_chan_dep_vld_vec_135[1];
    assign dep_chan_data_135_133 = out_chan_dep_data_135;
    assign token_135_133 = token_out_vec_135[1];
    assign dep_chan_vld_135_134 = out_chan_dep_vld_vec_135[2];
    assign dep_chan_data_135_134 = out_chan_dep_data_135;
    assign token_135_134 = token_out_vec_135[2];
    assign dep_chan_vld_135_136 = out_chan_dep_vld_vec_135[3];
    assign dep_chan_data_135_136 = out_chan_dep_data_135;
    assign token_135_136 = token_out_vec_135[3];
    assign dep_chan_vld_135_137 = out_chan_dep_vld_vec_135[4];
    assign dep_chan_data_135_137 = out_chan_dep_data_135;
    assign token_135_137 = token_out_vec_135[4];
    assign dep_chan_vld_135_138 = out_chan_dep_vld_vec_135[5];
    assign dep_chan_data_135_138 = out_chan_dep_data_135;
    assign token_135_138 = token_out_vec_135[5];
    assign dep_chan_vld_135_139 = out_chan_dep_vld_vec_135[6];
    assign dep_chan_data_135_139 = out_chan_dep_data_135;
    assign token_135_139 = token_out_vec_135[6];
    assign dep_chan_vld_135_140 = out_chan_dep_vld_vec_135[7];
    assign dep_chan_data_135_140 = out_chan_dep_data_135;
    assign token_135_140 = token_out_vec_135[7];
    assign dep_chan_vld_135_141 = out_chan_dep_vld_vec_135[8];
    assign dep_chan_data_135_141 = out_chan_dep_data_135;
    assign token_135_141 = token_out_vec_135[8];
    assign dep_chan_vld_135_142 = out_chan_dep_vld_vec_135[9];
    assign dep_chan_data_135_142 = out_chan_dep_data_135;
    assign token_135_142 = token_out_vec_135[9];
    assign dep_chan_vld_135_143 = out_chan_dep_vld_vec_135[10];
    assign dep_chan_data_135_143 = out_chan_dep_data_135;
    assign token_135_143 = token_out_vec_135[10];
    assign dep_chan_vld_135_144 = out_chan_dep_vld_vec_135[11];
    assign dep_chan_data_135_144 = out_chan_dep_data_135;
    assign token_135_144 = token_out_vec_135[11];
    assign dep_chan_vld_135_145 = out_chan_dep_vld_vec_135[12];
    assign dep_chan_data_135_145 = out_chan_dep_data_135;
    assign token_135_145 = token_out_vec_135[12];
    assign dep_chan_vld_135_146 = out_chan_dep_vld_vec_135[13];
    assign dep_chan_data_135_146 = out_chan_dep_data_135;
    assign token_135_146 = token_out_vec_135[13];
    assign dep_chan_vld_135_147 = out_chan_dep_vld_vec_135[14];
    assign dep_chan_data_135_147 = out_chan_dep_data_135;
    assign token_135_147 = token_out_vec_135[14];
    assign dep_chan_vld_135_176 = out_chan_dep_vld_vec_135[15];
    assign dep_chan_data_135_176 = out_chan_dep_data_135;
    assign token_135_176 = token_out_vec_135[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0
    top_hls_deadlock_detect_unit #(177, 136, 16, 16) top_hls_deadlock_detect_unit_136 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_136),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_136),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_136),
        .token_in_vec(token_in_vec_136),
        .dl_detect_in(dl_detect_out),
        .origin(origin[136]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_136),
        .out_chan_dep_data(out_chan_dep_data_136),
        .token_out_vec(token_out_vec_136),
        .dl_detect_out(dl_in_vec[136]));

    assign proc_136_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.fifo_A_PE_3_2_x127_blk_n);
    assign proc_136_data_PIPO_blk[0] = 1'b0;
    assign proc_136_start_FIFO_blk[0] = 1'b0;
    assign proc_136_TLF_FIFO_blk[0] = 1'b0;
    assign proc_136_input_sync_blk[0] = 1'b0;
    assign proc_136_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_136[0] = dl_detect_out ? proc_dep_vld_vec_136_reg[0] : (proc_136_data_FIFO_blk[0] | proc_136_data_PIPO_blk[0] | proc_136_start_FIFO_blk[0] | proc_136_TLF_FIFO_blk[0] | proc_136_input_sync_blk[0] | proc_136_output_sync_blk[0]);
    assign proc_136_data_FIFO_blk[1] = 1'b0;
    assign proc_136_data_PIPO_blk[1] = 1'b0;
    assign proc_136_start_FIFO_blk[1] = 1'b0;
    assign proc_136_TLF_FIFO_blk[1] = 1'b0;
    assign proc_136_input_sync_blk[1] = 1'b0;
    assign proc_136_output_sync_blk[1] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[1] = dl_detect_out ? proc_dep_vld_vec_136_reg[1] : (proc_136_data_FIFO_blk[1] | proc_136_data_PIPO_blk[1] | proc_136_start_FIFO_blk[1] | proc_136_TLF_FIFO_blk[1] | proc_136_input_sync_blk[1] | proc_136_output_sync_blk[1]);
    assign proc_136_data_FIFO_blk[2] = 1'b0;
    assign proc_136_data_PIPO_blk[2] = 1'b0;
    assign proc_136_start_FIFO_blk[2] = 1'b0;
    assign proc_136_TLF_FIFO_blk[2] = 1'b0;
    assign proc_136_input_sync_blk[2] = 1'b0;
    assign proc_136_output_sync_blk[2] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[2] = dl_detect_out ? proc_dep_vld_vec_136_reg[2] : (proc_136_data_FIFO_blk[2] | proc_136_data_PIPO_blk[2] | proc_136_start_FIFO_blk[2] | proc_136_TLF_FIFO_blk[2] | proc_136_input_sync_blk[2] | proc_136_output_sync_blk[2]);
    assign proc_136_data_FIFO_blk[3] = 1'b0;
    assign proc_136_data_PIPO_blk[3] = 1'b0;
    assign proc_136_start_FIFO_blk[3] = 1'b0;
    assign proc_136_TLF_FIFO_blk[3] = 1'b0;
    assign proc_136_input_sync_blk[3] = 1'b0;
    assign proc_136_output_sync_blk[3] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[3] = dl_detect_out ? proc_dep_vld_vec_136_reg[3] : (proc_136_data_FIFO_blk[3] | proc_136_data_PIPO_blk[3] | proc_136_start_FIFO_blk[3] | proc_136_TLF_FIFO_blk[3] | proc_136_input_sync_blk[3] | proc_136_output_sync_blk[3]);
    assign proc_136_data_FIFO_blk[4] = 1'b0;
    assign proc_136_data_PIPO_blk[4] = 1'b0;
    assign proc_136_start_FIFO_blk[4] = 1'b0;
    assign proc_136_TLF_FIFO_blk[4] = 1'b0;
    assign proc_136_input_sync_blk[4] = 1'b0;
    assign proc_136_output_sync_blk[4] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[4] = dl_detect_out ? proc_dep_vld_vec_136_reg[4] : (proc_136_data_FIFO_blk[4] | proc_136_data_PIPO_blk[4] | proc_136_start_FIFO_blk[4] | proc_136_TLF_FIFO_blk[4] | proc_136_input_sync_blk[4] | proc_136_output_sync_blk[4]);
    assign proc_136_data_FIFO_blk[5] = 1'b0;
    assign proc_136_data_PIPO_blk[5] = 1'b0;
    assign proc_136_start_FIFO_blk[5] = 1'b0;
    assign proc_136_TLF_FIFO_blk[5] = 1'b0;
    assign proc_136_input_sync_blk[5] = 1'b0;
    assign proc_136_output_sync_blk[5] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[5] = dl_detect_out ? proc_dep_vld_vec_136_reg[5] : (proc_136_data_FIFO_blk[5] | proc_136_data_PIPO_blk[5] | proc_136_start_FIFO_blk[5] | proc_136_TLF_FIFO_blk[5] | proc_136_input_sync_blk[5] | proc_136_output_sync_blk[5]);
    assign proc_136_data_FIFO_blk[6] = 1'b0;
    assign proc_136_data_PIPO_blk[6] = 1'b0;
    assign proc_136_start_FIFO_blk[6] = 1'b0;
    assign proc_136_TLF_FIFO_blk[6] = 1'b0;
    assign proc_136_input_sync_blk[6] = 1'b0;
    assign proc_136_output_sync_blk[6] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[6] = dl_detect_out ? proc_dep_vld_vec_136_reg[6] : (proc_136_data_FIFO_blk[6] | proc_136_data_PIPO_blk[6] | proc_136_start_FIFO_blk[6] | proc_136_TLF_FIFO_blk[6] | proc_136_input_sync_blk[6] | proc_136_output_sync_blk[6]);
    assign proc_136_data_FIFO_blk[7] = 1'b0;
    assign proc_136_data_PIPO_blk[7] = 1'b0;
    assign proc_136_start_FIFO_blk[7] = 1'b0;
    assign proc_136_TLF_FIFO_blk[7] = 1'b0;
    assign proc_136_input_sync_blk[7] = 1'b0;
    assign proc_136_output_sync_blk[7] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[7] = dl_detect_out ? proc_dep_vld_vec_136_reg[7] : (proc_136_data_FIFO_blk[7] | proc_136_data_PIPO_blk[7] | proc_136_start_FIFO_blk[7] | proc_136_TLF_FIFO_blk[7] | proc_136_input_sync_blk[7] | proc_136_output_sync_blk[7]);
    assign proc_136_data_FIFO_blk[8] = 1'b0;
    assign proc_136_data_PIPO_blk[8] = 1'b0;
    assign proc_136_start_FIFO_blk[8] = 1'b0;
    assign proc_136_TLF_FIFO_blk[8] = 1'b0;
    assign proc_136_input_sync_blk[8] = 1'b0;
    assign proc_136_output_sync_blk[8] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[8] = dl_detect_out ? proc_dep_vld_vec_136_reg[8] : (proc_136_data_FIFO_blk[8] | proc_136_data_PIPO_blk[8] | proc_136_start_FIFO_blk[8] | proc_136_TLF_FIFO_blk[8] | proc_136_input_sync_blk[8] | proc_136_output_sync_blk[8]);
    assign proc_136_data_FIFO_blk[9] = 1'b0;
    assign proc_136_data_PIPO_blk[9] = 1'b0;
    assign proc_136_start_FIFO_blk[9] = 1'b0;
    assign proc_136_TLF_FIFO_blk[9] = 1'b0;
    assign proc_136_input_sync_blk[9] = 1'b0;
    assign proc_136_output_sync_blk[9] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[9] = dl_detect_out ? proc_dep_vld_vec_136_reg[9] : (proc_136_data_FIFO_blk[9] | proc_136_data_PIPO_blk[9] | proc_136_start_FIFO_blk[9] | proc_136_TLF_FIFO_blk[9] | proc_136_input_sync_blk[9] | proc_136_output_sync_blk[9]);
    assign proc_136_data_FIFO_blk[10] = 1'b0;
    assign proc_136_data_PIPO_blk[10] = 1'b0;
    assign proc_136_start_FIFO_blk[10] = 1'b0;
    assign proc_136_TLF_FIFO_blk[10] = 1'b0;
    assign proc_136_input_sync_blk[10] = 1'b0;
    assign proc_136_output_sync_blk[10] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[10] = dl_detect_out ? proc_dep_vld_vec_136_reg[10] : (proc_136_data_FIFO_blk[10] | proc_136_data_PIPO_blk[10] | proc_136_start_FIFO_blk[10] | proc_136_TLF_FIFO_blk[10] | proc_136_input_sync_blk[10] | proc_136_output_sync_blk[10]);
    assign proc_136_data_FIFO_blk[11] = 1'b0;
    assign proc_136_data_PIPO_blk[11] = 1'b0;
    assign proc_136_start_FIFO_blk[11] = 1'b0;
    assign proc_136_TLF_FIFO_blk[11] = 1'b0;
    assign proc_136_input_sync_blk[11] = 1'b0;
    assign proc_136_output_sync_blk[11] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[11] = dl_detect_out ? proc_dep_vld_vec_136_reg[11] : (proc_136_data_FIFO_blk[11] | proc_136_data_PIPO_blk[11] | proc_136_start_FIFO_blk[11] | proc_136_TLF_FIFO_blk[11] | proc_136_input_sync_blk[11] | proc_136_output_sync_blk[11]);
    assign proc_136_data_FIFO_blk[12] = 1'b0;
    assign proc_136_data_PIPO_blk[12] = 1'b0;
    assign proc_136_start_FIFO_blk[12] = 1'b0;
    assign proc_136_TLF_FIFO_blk[12] = 1'b0;
    assign proc_136_input_sync_blk[12] = 1'b0;
    assign proc_136_output_sync_blk[12] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[12] = dl_detect_out ? proc_dep_vld_vec_136_reg[12] : (proc_136_data_FIFO_blk[12] | proc_136_data_PIPO_blk[12] | proc_136_start_FIFO_blk[12] | proc_136_TLF_FIFO_blk[12] | proc_136_input_sync_blk[12] | proc_136_output_sync_blk[12]);
    assign proc_136_data_FIFO_blk[13] = 1'b0;
    assign proc_136_data_PIPO_blk[13] = 1'b0;
    assign proc_136_start_FIFO_blk[13] = 1'b0;
    assign proc_136_TLF_FIFO_blk[13] = 1'b0;
    assign proc_136_input_sync_blk[13] = 1'b0;
    assign proc_136_output_sync_blk[13] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[13] = dl_detect_out ? proc_dep_vld_vec_136_reg[13] : (proc_136_data_FIFO_blk[13] | proc_136_data_PIPO_blk[13] | proc_136_start_FIFO_blk[13] | proc_136_TLF_FIFO_blk[13] | proc_136_input_sync_blk[13] | proc_136_output_sync_blk[13]);
    assign proc_136_data_FIFO_blk[14] = 1'b0;
    assign proc_136_data_PIPO_blk[14] = 1'b0;
    assign proc_136_start_FIFO_blk[14] = 1'b0;
    assign proc_136_TLF_FIFO_blk[14] = 1'b0;
    assign proc_136_input_sync_blk[14] = 1'b0;
    assign proc_136_output_sync_blk[14] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[14] = dl_detect_out ? proc_dep_vld_vec_136_reg[14] : (proc_136_data_FIFO_blk[14] | proc_136_data_PIPO_blk[14] | proc_136_start_FIFO_blk[14] | proc_136_TLF_FIFO_blk[14] | proc_136_input_sync_blk[14] | proc_136_output_sync_blk[14]);
    assign proc_136_data_FIFO_blk[15] = 1'b0;
    assign proc_136_data_PIPO_blk[15] = 1'b0;
    assign proc_136_start_FIFO_blk[15] = 1'b0;
    assign proc_136_TLF_FIFO_blk[15] = 1'b0;
    assign proc_136_input_sync_blk[15] = 1'b0;
    assign proc_136_output_sync_blk[15] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[15] = dl_detect_out ? proc_dep_vld_vec_136_reg[15] : (proc_136_data_FIFO_blk[15] | proc_136_data_PIPO_blk[15] | proc_136_start_FIFO_blk[15] | proc_136_TLF_FIFO_blk[15] | proc_136_input_sync_blk[15] | proc_136_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_136_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_136_reg <= proc_dep_vld_vec_136;
        end
    end
    assign in_chan_dep_vld_vec_136[0] = dep_chan_vld_114_136;
    assign in_chan_dep_data_vec_136[176 : 0] = dep_chan_data_114_136;
    assign token_in_vec_136[0] = token_114_136;
    assign in_chan_dep_vld_vec_136[1] = dep_chan_vld_133_136;
    assign in_chan_dep_data_vec_136[353 : 177] = dep_chan_data_133_136;
    assign token_in_vec_136[1] = token_133_136;
    assign in_chan_dep_vld_vec_136[2] = dep_chan_vld_134_136;
    assign in_chan_dep_data_vec_136[530 : 354] = dep_chan_data_134_136;
    assign token_in_vec_136[2] = token_134_136;
    assign in_chan_dep_vld_vec_136[3] = dep_chan_vld_135_136;
    assign in_chan_dep_data_vec_136[707 : 531] = dep_chan_data_135_136;
    assign token_in_vec_136[3] = token_135_136;
    assign in_chan_dep_vld_vec_136[4] = dep_chan_vld_137_136;
    assign in_chan_dep_data_vec_136[884 : 708] = dep_chan_data_137_136;
    assign token_in_vec_136[4] = token_137_136;
    assign in_chan_dep_vld_vec_136[5] = dep_chan_vld_138_136;
    assign in_chan_dep_data_vec_136[1061 : 885] = dep_chan_data_138_136;
    assign token_in_vec_136[5] = token_138_136;
    assign in_chan_dep_vld_vec_136[6] = dep_chan_vld_139_136;
    assign in_chan_dep_data_vec_136[1238 : 1062] = dep_chan_data_139_136;
    assign token_in_vec_136[6] = token_139_136;
    assign in_chan_dep_vld_vec_136[7] = dep_chan_vld_140_136;
    assign in_chan_dep_data_vec_136[1415 : 1239] = dep_chan_data_140_136;
    assign token_in_vec_136[7] = token_140_136;
    assign in_chan_dep_vld_vec_136[8] = dep_chan_vld_141_136;
    assign in_chan_dep_data_vec_136[1592 : 1416] = dep_chan_data_141_136;
    assign token_in_vec_136[8] = token_141_136;
    assign in_chan_dep_vld_vec_136[9] = dep_chan_vld_142_136;
    assign in_chan_dep_data_vec_136[1769 : 1593] = dep_chan_data_142_136;
    assign token_in_vec_136[9] = token_142_136;
    assign in_chan_dep_vld_vec_136[10] = dep_chan_vld_143_136;
    assign in_chan_dep_data_vec_136[1946 : 1770] = dep_chan_data_143_136;
    assign token_in_vec_136[10] = token_143_136;
    assign in_chan_dep_vld_vec_136[11] = dep_chan_vld_144_136;
    assign in_chan_dep_data_vec_136[2123 : 1947] = dep_chan_data_144_136;
    assign token_in_vec_136[11] = token_144_136;
    assign in_chan_dep_vld_vec_136[12] = dep_chan_vld_145_136;
    assign in_chan_dep_data_vec_136[2300 : 2124] = dep_chan_data_145_136;
    assign token_in_vec_136[12] = token_145_136;
    assign in_chan_dep_vld_vec_136[13] = dep_chan_vld_146_136;
    assign in_chan_dep_data_vec_136[2477 : 2301] = dep_chan_data_146_136;
    assign token_in_vec_136[13] = token_146_136;
    assign in_chan_dep_vld_vec_136[14] = dep_chan_vld_147_136;
    assign in_chan_dep_data_vec_136[2654 : 2478] = dep_chan_data_147_136;
    assign token_in_vec_136[14] = token_147_136;
    assign in_chan_dep_vld_vec_136[15] = dep_chan_vld_176_136;
    assign in_chan_dep_data_vec_136[2831 : 2655] = dep_chan_data_176_136;
    assign token_in_vec_136[15] = token_176_136;
    assign dep_chan_vld_136_114 = out_chan_dep_vld_vec_136[0];
    assign dep_chan_data_136_114 = out_chan_dep_data_136;
    assign token_136_114 = token_out_vec_136[0];
    assign dep_chan_vld_136_133 = out_chan_dep_vld_vec_136[1];
    assign dep_chan_data_136_133 = out_chan_dep_data_136;
    assign token_136_133 = token_out_vec_136[1];
    assign dep_chan_vld_136_134 = out_chan_dep_vld_vec_136[2];
    assign dep_chan_data_136_134 = out_chan_dep_data_136;
    assign token_136_134 = token_out_vec_136[2];
    assign dep_chan_vld_136_135 = out_chan_dep_vld_vec_136[3];
    assign dep_chan_data_136_135 = out_chan_dep_data_136;
    assign token_136_135 = token_out_vec_136[3];
    assign dep_chan_vld_136_137 = out_chan_dep_vld_vec_136[4];
    assign dep_chan_data_136_137 = out_chan_dep_data_136;
    assign token_136_137 = token_out_vec_136[4];
    assign dep_chan_vld_136_138 = out_chan_dep_vld_vec_136[5];
    assign dep_chan_data_136_138 = out_chan_dep_data_136;
    assign token_136_138 = token_out_vec_136[5];
    assign dep_chan_vld_136_139 = out_chan_dep_vld_vec_136[6];
    assign dep_chan_data_136_139 = out_chan_dep_data_136;
    assign token_136_139 = token_out_vec_136[6];
    assign dep_chan_vld_136_140 = out_chan_dep_vld_vec_136[7];
    assign dep_chan_data_136_140 = out_chan_dep_data_136;
    assign token_136_140 = token_out_vec_136[7];
    assign dep_chan_vld_136_141 = out_chan_dep_vld_vec_136[8];
    assign dep_chan_data_136_141 = out_chan_dep_data_136;
    assign token_136_141 = token_out_vec_136[8];
    assign dep_chan_vld_136_142 = out_chan_dep_vld_vec_136[9];
    assign dep_chan_data_136_142 = out_chan_dep_data_136;
    assign token_136_142 = token_out_vec_136[9];
    assign dep_chan_vld_136_143 = out_chan_dep_vld_vec_136[10];
    assign dep_chan_data_136_143 = out_chan_dep_data_136;
    assign token_136_143 = token_out_vec_136[10];
    assign dep_chan_vld_136_144 = out_chan_dep_vld_vec_136[11];
    assign dep_chan_data_136_144 = out_chan_dep_data_136;
    assign token_136_144 = token_out_vec_136[11];
    assign dep_chan_vld_136_145 = out_chan_dep_vld_vec_136[12];
    assign dep_chan_data_136_145 = out_chan_dep_data_136;
    assign token_136_145 = token_out_vec_136[12];
    assign dep_chan_vld_136_146 = out_chan_dep_vld_vec_136[13];
    assign dep_chan_data_136_146 = out_chan_dep_data_136;
    assign token_136_146 = token_out_vec_136[13];
    assign dep_chan_vld_136_147 = out_chan_dep_vld_vec_136[14];
    assign dep_chan_data_136_147 = out_chan_dep_data_136;
    assign token_136_147 = token_out_vec_136[14];
    assign dep_chan_vld_136_176 = out_chan_dep_vld_vec_136[15];
    assign dep_chan_data_136_176 = out_chan_dep_data_136;
    assign token_136_176 = token_out_vec_136[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0
    top_hls_deadlock_detect_unit #(177, 137, 16, 16) top_hls_deadlock_detect_unit_137 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_137),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_137),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_137),
        .token_in_vec(token_in_vec_137),
        .dl_detect_in(dl_detect_out),
        .origin(origin[137]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_137),
        .out_chan_dep_data(out_chan_dep_data_137),
        .token_out_vec(token_out_vec_137),
        .dl_detect_out(dl_in_vec[137]));

    assign proc_137_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.fifo_A_PE_4_2_x130_blk_n);
    assign proc_137_data_PIPO_blk[0] = 1'b0;
    assign proc_137_start_FIFO_blk[0] = 1'b0;
    assign proc_137_TLF_FIFO_blk[0] = 1'b0;
    assign proc_137_input_sync_blk[0] = 1'b0;
    assign proc_137_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_137[0] = dl_detect_out ? proc_dep_vld_vec_137_reg[0] : (proc_137_data_FIFO_blk[0] | proc_137_data_PIPO_blk[0] | proc_137_start_FIFO_blk[0] | proc_137_TLF_FIFO_blk[0] | proc_137_input_sync_blk[0] | proc_137_output_sync_blk[0]);
    assign proc_137_data_FIFO_blk[1] = 1'b0;
    assign proc_137_data_PIPO_blk[1] = 1'b0;
    assign proc_137_start_FIFO_blk[1] = 1'b0;
    assign proc_137_TLF_FIFO_blk[1] = 1'b0;
    assign proc_137_input_sync_blk[1] = 1'b0;
    assign proc_137_output_sync_blk[1] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[1] = dl_detect_out ? proc_dep_vld_vec_137_reg[1] : (proc_137_data_FIFO_blk[1] | proc_137_data_PIPO_blk[1] | proc_137_start_FIFO_blk[1] | proc_137_TLF_FIFO_blk[1] | proc_137_input_sync_blk[1] | proc_137_output_sync_blk[1]);
    assign proc_137_data_FIFO_blk[2] = 1'b0;
    assign proc_137_data_PIPO_blk[2] = 1'b0;
    assign proc_137_start_FIFO_blk[2] = 1'b0;
    assign proc_137_TLF_FIFO_blk[2] = 1'b0;
    assign proc_137_input_sync_blk[2] = 1'b0;
    assign proc_137_output_sync_blk[2] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[2] = dl_detect_out ? proc_dep_vld_vec_137_reg[2] : (proc_137_data_FIFO_blk[2] | proc_137_data_PIPO_blk[2] | proc_137_start_FIFO_blk[2] | proc_137_TLF_FIFO_blk[2] | proc_137_input_sync_blk[2] | proc_137_output_sync_blk[2]);
    assign proc_137_data_FIFO_blk[3] = 1'b0;
    assign proc_137_data_PIPO_blk[3] = 1'b0;
    assign proc_137_start_FIFO_blk[3] = 1'b0;
    assign proc_137_TLF_FIFO_blk[3] = 1'b0;
    assign proc_137_input_sync_blk[3] = 1'b0;
    assign proc_137_output_sync_blk[3] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[3] = dl_detect_out ? proc_dep_vld_vec_137_reg[3] : (proc_137_data_FIFO_blk[3] | proc_137_data_PIPO_blk[3] | proc_137_start_FIFO_blk[3] | proc_137_TLF_FIFO_blk[3] | proc_137_input_sync_blk[3] | proc_137_output_sync_blk[3]);
    assign proc_137_data_FIFO_blk[4] = 1'b0;
    assign proc_137_data_PIPO_blk[4] = 1'b0;
    assign proc_137_start_FIFO_blk[4] = 1'b0;
    assign proc_137_TLF_FIFO_blk[4] = 1'b0;
    assign proc_137_input_sync_blk[4] = 1'b0;
    assign proc_137_output_sync_blk[4] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[4] = dl_detect_out ? proc_dep_vld_vec_137_reg[4] : (proc_137_data_FIFO_blk[4] | proc_137_data_PIPO_blk[4] | proc_137_start_FIFO_blk[4] | proc_137_TLF_FIFO_blk[4] | proc_137_input_sync_blk[4] | proc_137_output_sync_blk[4]);
    assign proc_137_data_FIFO_blk[5] = 1'b0;
    assign proc_137_data_PIPO_blk[5] = 1'b0;
    assign proc_137_start_FIFO_blk[5] = 1'b0;
    assign proc_137_TLF_FIFO_blk[5] = 1'b0;
    assign proc_137_input_sync_blk[5] = 1'b0;
    assign proc_137_output_sync_blk[5] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[5] = dl_detect_out ? proc_dep_vld_vec_137_reg[5] : (proc_137_data_FIFO_blk[5] | proc_137_data_PIPO_blk[5] | proc_137_start_FIFO_blk[5] | proc_137_TLF_FIFO_blk[5] | proc_137_input_sync_blk[5] | proc_137_output_sync_blk[5]);
    assign proc_137_data_FIFO_blk[6] = 1'b0;
    assign proc_137_data_PIPO_blk[6] = 1'b0;
    assign proc_137_start_FIFO_blk[6] = 1'b0;
    assign proc_137_TLF_FIFO_blk[6] = 1'b0;
    assign proc_137_input_sync_blk[6] = 1'b0;
    assign proc_137_output_sync_blk[6] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[6] = dl_detect_out ? proc_dep_vld_vec_137_reg[6] : (proc_137_data_FIFO_blk[6] | proc_137_data_PIPO_blk[6] | proc_137_start_FIFO_blk[6] | proc_137_TLF_FIFO_blk[6] | proc_137_input_sync_blk[6] | proc_137_output_sync_blk[6]);
    assign proc_137_data_FIFO_blk[7] = 1'b0;
    assign proc_137_data_PIPO_blk[7] = 1'b0;
    assign proc_137_start_FIFO_blk[7] = 1'b0;
    assign proc_137_TLF_FIFO_blk[7] = 1'b0;
    assign proc_137_input_sync_blk[7] = 1'b0;
    assign proc_137_output_sync_blk[7] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[7] = dl_detect_out ? proc_dep_vld_vec_137_reg[7] : (proc_137_data_FIFO_blk[7] | proc_137_data_PIPO_blk[7] | proc_137_start_FIFO_blk[7] | proc_137_TLF_FIFO_blk[7] | proc_137_input_sync_blk[7] | proc_137_output_sync_blk[7]);
    assign proc_137_data_FIFO_blk[8] = 1'b0;
    assign proc_137_data_PIPO_blk[8] = 1'b0;
    assign proc_137_start_FIFO_blk[8] = 1'b0;
    assign proc_137_TLF_FIFO_blk[8] = 1'b0;
    assign proc_137_input_sync_blk[8] = 1'b0;
    assign proc_137_output_sync_blk[8] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[8] = dl_detect_out ? proc_dep_vld_vec_137_reg[8] : (proc_137_data_FIFO_blk[8] | proc_137_data_PIPO_blk[8] | proc_137_start_FIFO_blk[8] | proc_137_TLF_FIFO_blk[8] | proc_137_input_sync_blk[8] | proc_137_output_sync_blk[8]);
    assign proc_137_data_FIFO_blk[9] = 1'b0;
    assign proc_137_data_PIPO_blk[9] = 1'b0;
    assign proc_137_start_FIFO_blk[9] = 1'b0;
    assign proc_137_TLF_FIFO_blk[9] = 1'b0;
    assign proc_137_input_sync_blk[9] = 1'b0;
    assign proc_137_output_sync_blk[9] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[9] = dl_detect_out ? proc_dep_vld_vec_137_reg[9] : (proc_137_data_FIFO_blk[9] | proc_137_data_PIPO_blk[9] | proc_137_start_FIFO_blk[9] | proc_137_TLF_FIFO_blk[9] | proc_137_input_sync_blk[9] | proc_137_output_sync_blk[9]);
    assign proc_137_data_FIFO_blk[10] = 1'b0;
    assign proc_137_data_PIPO_blk[10] = 1'b0;
    assign proc_137_start_FIFO_blk[10] = 1'b0;
    assign proc_137_TLF_FIFO_blk[10] = 1'b0;
    assign proc_137_input_sync_blk[10] = 1'b0;
    assign proc_137_output_sync_blk[10] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[10] = dl_detect_out ? proc_dep_vld_vec_137_reg[10] : (proc_137_data_FIFO_blk[10] | proc_137_data_PIPO_blk[10] | proc_137_start_FIFO_blk[10] | proc_137_TLF_FIFO_blk[10] | proc_137_input_sync_blk[10] | proc_137_output_sync_blk[10]);
    assign proc_137_data_FIFO_blk[11] = 1'b0;
    assign proc_137_data_PIPO_blk[11] = 1'b0;
    assign proc_137_start_FIFO_blk[11] = 1'b0;
    assign proc_137_TLF_FIFO_blk[11] = 1'b0;
    assign proc_137_input_sync_blk[11] = 1'b0;
    assign proc_137_output_sync_blk[11] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[11] = dl_detect_out ? proc_dep_vld_vec_137_reg[11] : (proc_137_data_FIFO_blk[11] | proc_137_data_PIPO_blk[11] | proc_137_start_FIFO_blk[11] | proc_137_TLF_FIFO_blk[11] | proc_137_input_sync_blk[11] | proc_137_output_sync_blk[11]);
    assign proc_137_data_FIFO_blk[12] = 1'b0;
    assign proc_137_data_PIPO_blk[12] = 1'b0;
    assign proc_137_start_FIFO_blk[12] = 1'b0;
    assign proc_137_TLF_FIFO_blk[12] = 1'b0;
    assign proc_137_input_sync_blk[12] = 1'b0;
    assign proc_137_output_sync_blk[12] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[12] = dl_detect_out ? proc_dep_vld_vec_137_reg[12] : (proc_137_data_FIFO_blk[12] | proc_137_data_PIPO_blk[12] | proc_137_start_FIFO_blk[12] | proc_137_TLF_FIFO_blk[12] | proc_137_input_sync_blk[12] | proc_137_output_sync_blk[12]);
    assign proc_137_data_FIFO_blk[13] = 1'b0;
    assign proc_137_data_PIPO_blk[13] = 1'b0;
    assign proc_137_start_FIFO_blk[13] = 1'b0;
    assign proc_137_TLF_FIFO_blk[13] = 1'b0;
    assign proc_137_input_sync_blk[13] = 1'b0;
    assign proc_137_output_sync_blk[13] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[13] = dl_detect_out ? proc_dep_vld_vec_137_reg[13] : (proc_137_data_FIFO_blk[13] | proc_137_data_PIPO_blk[13] | proc_137_start_FIFO_blk[13] | proc_137_TLF_FIFO_blk[13] | proc_137_input_sync_blk[13] | proc_137_output_sync_blk[13]);
    assign proc_137_data_FIFO_blk[14] = 1'b0;
    assign proc_137_data_PIPO_blk[14] = 1'b0;
    assign proc_137_start_FIFO_blk[14] = 1'b0;
    assign proc_137_TLF_FIFO_blk[14] = 1'b0;
    assign proc_137_input_sync_blk[14] = 1'b0;
    assign proc_137_output_sync_blk[14] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[14] = dl_detect_out ? proc_dep_vld_vec_137_reg[14] : (proc_137_data_FIFO_blk[14] | proc_137_data_PIPO_blk[14] | proc_137_start_FIFO_blk[14] | proc_137_TLF_FIFO_blk[14] | proc_137_input_sync_blk[14] | proc_137_output_sync_blk[14]);
    assign proc_137_data_FIFO_blk[15] = 1'b0;
    assign proc_137_data_PIPO_blk[15] = 1'b0;
    assign proc_137_start_FIFO_blk[15] = 1'b0;
    assign proc_137_TLF_FIFO_blk[15] = 1'b0;
    assign proc_137_input_sync_blk[15] = 1'b0;
    assign proc_137_output_sync_blk[15] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[15] = dl_detect_out ? proc_dep_vld_vec_137_reg[15] : (proc_137_data_FIFO_blk[15] | proc_137_data_PIPO_blk[15] | proc_137_start_FIFO_blk[15] | proc_137_TLF_FIFO_blk[15] | proc_137_input_sync_blk[15] | proc_137_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_137_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_137_reg <= proc_dep_vld_vec_137;
        end
    end
    assign in_chan_dep_vld_vec_137[0] = dep_chan_vld_116_137;
    assign in_chan_dep_data_vec_137[176 : 0] = dep_chan_data_116_137;
    assign token_in_vec_137[0] = token_116_137;
    assign in_chan_dep_vld_vec_137[1] = dep_chan_vld_133_137;
    assign in_chan_dep_data_vec_137[353 : 177] = dep_chan_data_133_137;
    assign token_in_vec_137[1] = token_133_137;
    assign in_chan_dep_vld_vec_137[2] = dep_chan_vld_134_137;
    assign in_chan_dep_data_vec_137[530 : 354] = dep_chan_data_134_137;
    assign token_in_vec_137[2] = token_134_137;
    assign in_chan_dep_vld_vec_137[3] = dep_chan_vld_135_137;
    assign in_chan_dep_data_vec_137[707 : 531] = dep_chan_data_135_137;
    assign token_in_vec_137[3] = token_135_137;
    assign in_chan_dep_vld_vec_137[4] = dep_chan_vld_136_137;
    assign in_chan_dep_data_vec_137[884 : 708] = dep_chan_data_136_137;
    assign token_in_vec_137[4] = token_136_137;
    assign in_chan_dep_vld_vec_137[5] = dep_chan_vld_138_137;
    assign in_chan_dep_data_vec_137[1061 : 885] = dep_chan_data_138_137;
    assign token_in_vec_137[5] = token_138_137;
    assign in_chan_dep_vld_vec_137[6] = dep_chan_vld_139_137;
    assign in_chan_dep_data_vec_137[1238 : 1062] = dep_chan_data_139_137;
    assign token_in_vec_137[6] = token_139_137;
    assign in_chan_dep_vld_vec_137[7] = dep_chan_vld_140_137;
    assign in_chan_dep_data_vec_137[1415 : 1239] = dep_chan_data_140_137;
    assign token_in_vec_137[7] = token_140_137;
    assign in_chan_dep_vld_vec_137[8] = dep_chan_vld_141_137;
    assign in_chan_dep_data_vec_137[1592 : 1416] = dep_chan_data_141_137;
    assign token_in_vec_137[8] = token_141_137;
    assign in_chan_dep_vld_vec_137[9] = dep_chan_vld_142_137;
    assign in_chan_dep_data_vec_137[1769 : 1593] = dep_chan_data_142_137;
    assign token_in_vec_137[9] = token_142_137;
    assign in_chan_dep_vld_vec_137[10] = dep_chan_vld_143_137;
    assign in_chan_dep_data_vec_137[1946 : 1770] = dep_chan_data_143_137;
    assign token_in_vec_137[10] = token_143_137;
    assign in_chan_dep_vld_vec_137[11] = dep_chan_vld_144_137;
    assign in_chan_dep_data_vec_137[2123 : 1947] = dep_chan_data_144_137;
    assign token_in_vec_137[11] = token_144_137;
    assign in_chan_dep_vld_vec_137[12] = dep_chan_vld_145_137;
    assign in_chan_dep_data_vec_137[2300 : 2124] = dep_chan_data_145_137;
    assign token_in_vec_137[12] = token_145_137;
    assign in_chan_dep_vld_vec_137[13] = dep_chan_vld_146_137;
    assign in_chan_dep_data_vec_137[2477 : 2301] = dep_chan_data_146_137;
    assign token_in_vec_137[13] = token_146_137;
    assign in_chan_dep_vld_vec_137[14] = dep_chan_vld_147_137;
    assign in_chan_dep_data_vec_137[2654 : 2478] = dep_chan_data_147_137;
    assign token_in_vec_137[14] = token_147_137;
    assign in_chan_dep_vld_vec_137[15] = dep_chan_vld_176_137;
    assign in_chan_dep_data_vec_137[2831 : 2655] = dep_chan_data_176_137;
    assign token_in_vec_137[15] = token_176_137;
    assign dep_chan_vld_137_116 = out_chan_dep_vld_vec_137[0];
    assign dep_chan_data_137_116 = out_chan_dep_data_137;
    assign token_137_116 = token_out_vec_137[0];
    assign dep_chan_vld_137_133 = out_chan_dep_vld_vec_137[1];
    assign dep_chan_data_137_133 = out_chan_dep_data_137;
    assign token_137_133 = token_out_vec_137[1];
    assign dep_chan_vld_137_134 = out_chan_dep_vld_vec_137[2];
    assign dep_chan_data_137_134 = out_chan_dep_data_137;
    assign token_137_134 = token_out_vec_137[2];
    assign dep_chan_vld_137_135 = out_chan_dep_vld_vec_137[3];
    assign dep_chan_data_137_135 = out_chan_dep_data_137;
    assign token_137_135 = token_out_vec_137[3];
    assign dep_chan_vld_137_136 = out_chan_dep_vld_vec_137[4];
    assign dep_chan_data_137_136 = out_chan_dep_data_137;
    assign token_137_136 = token_out_vec_137[4];
    assign dep_chan_vld_137_138 = out_chan_dep_vld_vec_137[5];
    assign dep_chan_data_137_138 = out_chan_dep_data_137;
    assign token_137_138 = token_out_vec_137[5];
    assign dep_chan_vld_137_139 = out_chan_dep_vld_vec_137[6];
    assign dep_chan_data_137_139 = out_chan_dep_data_137;
    assign token_137_139 = token_out_vec_137[6];
    assign dep_chan_vld_137_140 = out_chan_dep_vld_vec_137[7];
    assign dep_chan_data_137_140 = out_chan_dep_data_137;
    assign token_137_140 = token_out_vec_137[7];
    assign dep_chan_vld_137_141 = out_chan_dep_vld_vec_137[8];
    assign dep_chan_data_137_141 = out_chan_dep_data_137;
    assign token_137_141 = token_out_vec_137[8];
    assign dep_chan_vld_137_142 = out_chan_dep_vld_vec_137[9];
    assign dep_chan_data_137_142 = out_chan_dep_data_137;
    assign token_137_142 = token_out_vec_137[9];
    assign dep_chan_vld_137_143 = out_chan_dep_vld_vec_137[10];
    assign dep_chan_data_137_143 = out_chan_dep_data_137;
    assign token_137_143 = token_out_vec_137[10];
    assign dep_chan_vld_137_144 = out_chan_dep_vld_vec_137[11];
    assign dep_chan_data_137_144 = out_chan_dep_data_137;
    assign token_137_144 = token_out_vec_137[11];
    assign dep_chan_vld_137_145 = out_chan_dep_vld_vec_137[12];
    assign dep_chan_data_137_145 = out_chan_dep_data_137;
    assign token_137_145 = token_out_vec_137[12];
    assign dep_chan_vld_137_146 = out_chan_dep_vld_vec_137[13];
    assign dep_chan_data_137_146 = out_chan_dep_data_137;
    assign token_137_146 = token_out_vec_137[13];
    assign dep_chan_vld_137_147 = out_chan_dep_vld_vec_137[14];
    assign dep_chan_data_137_147 = out_chan_dep_data_137;
    assign token_137_147 = token_out_vec_137[14];
    assign dep_chan_vld_137_176 = out_chan_dep_vld_vec_137[15];
    assign dep_chan_data_137_176 = out_chan_dep_data_137;
    assign token_137_176 = token_out_vec_137[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0
    top_hls_deadlock_detect_unit #(177, 138, 16, 16) top_hls_deadlock_detect_unit_138 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_138),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_138),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_138),
        .token_in_vec(token_in_vec_138),
        .dl_detect_in(dl_detect_out),
        .origin(origin[138]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_138),
        .out_chan_dep_data(out_chan_dep_data_138),
        .token_out_vec(token_out_vec_138),
        .dl_detect_out(dl_in_vec[138]));

    assign proc_138_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.fifo_A_PE_5_2_x133_blk_n);
    assign proc_138_data_PIPO_blk[0] = 1'b0;
    assign proc_138_start_FIFO_blk[0] = 1'b0;
    assign proc_138_TLF_FIFO_blk[0] = 1'b0;
    assign proc_138_input_sync_blk[0] = 1'b0;
    assign proc_138_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_138[0] = dl_detect_out ? proc_dep_vld_vec_138_reg[0] : (proc_138_data_FIFO_blk[0] | proc_138_data_PIPO_blk[0] | proc_138_start_FIFO_blk[0] | proc_138_TLF_FIFO_blk[0] | proc_138_input_sync_blk[0] | proc_138_output_sync_blk[0]);
    assign proc_138_data_FIFO_blk[1] = 1'b0;
    assign proc_138_data_PIPO_blk[1] = 1'b0;
    assign proc_138_start_FIFO_blk[1] = 1'b0;
    assign proc_138_TLF_FIFO_blk[1] = 1'b0;
    assign proc_138_input_sync_blk[1] = 1'b0;
    assign proc_138_output_sync_blk[1] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[1] = dl_detect_out ? proc_dep_vld_vec_138_reg[1] : (proc_138_data_FIFO_blk[1] | proc_138_data_PIPO_blk[1] | proc_138_start_FIFO_blk[1] | proc_138_TLF_FIFO_blk[1] | proc_138_input_sync_blk[1] | proc_138_output_sync_blk[1]);
    assign proc_138_data_FIFO_blk[2] = 1'b0;
    assign proc_138_data_PIPO_blk[2] = 1'b0;
    assign proc_138_start_FIFO_blk[2] = 1'b0;
    assign proc_138_TLF_FIFO_blk[2] = 1'b0;
    assign proc_138_input_sync_blk[2] = 1'b0;
    assign proc_138_output_sync_blk[2] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[2] = dl_detect_out ? proc_dep_vld_vec_138_reg[2] : (proc_138_data_FIFO_blk[2] | proc_138_data_PIPO_blk[2] | proc_138_start_FIFO_blk[2] | proc_138_TLF_FIFO_blk[2] | proc_138_input_sync_blk[2] | proc_138_output_sync_blk[2]);
    assign proc_138_data_FIFO_blk[3] = 1'b0;
    assign proc_138_data_PIPO_blk[3] = 1'b0;
    assign proc_138_start_FIFO_blk[3] = 1'b0;
    assign proc_138_TLF_FIFO_blk[3] = 1'b0;
    assign proc_138_input_sync_blk[3] = 1'b0;
    assign proc_138_output_sync_blk[3] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[3] = dl_detect_out ? proc_dep_vld_vec_138_reg[3] : (proc_138_data_FIFO_blk[3] | proc_138_data_PIPO_blk[3] | proc_138_start_FIFO_blk[3] | proc_138_TLF_FIFO_blk[3] | proc_138_input_sync_blk[3] | proc_138_output_sync_blk[3]);
    assign proc_138_data_FIFO_blk[4] = 1'b0;
    assign proc_138_data_PIPO_blk[4] = 1'b0;
    assign proc_138_start_FIFO_blk[4] = 1'b0;
    assign proc_138_TLF_FIFO_blk[4] = 1'b0;
    assign proc_138_input_sync_blk[4] = 1'b0;
    assign proc_138_output_sync_blk[4] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[4] = dl_detect_out ? proc_dep_vld_vec_138_reg[4] : (proc_138_data_FIFO_blk[4] | proc_138_data_PIPO_blk[4] | proc_138_start_FIFO_blk[4] | proc_138_TLF_FIFO_blk[4] | proc_138_input_sync_blk[4] | proc_138_output_sync_blk[4]);
    assign proc_138_data_FIFO_blk[5] = 1'b0;
    assign proc_138_data_PIPO_blk[5] = 1'b0;
    assign proc_138_start_FIFO_blk[5] = 1'b0;
    assign proc_138_TLF_FIFO_blk[5] = 1'b0;
    assign proc_138_input_sync_blk[5] = 1'b0;
    assign proc_138_output_sync_blk[5] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[5] = dl_detect_out ? proc_dep_vld_vec_138_reg[5] : (proc_138_data_FIFO_blk[5] | proc_138_data_PIPO_blk[5] | proc_138_start_FIFO_blk[5] | proc_138_TLF_FIFO_blk[5] | proc_138_input_sync_blk[5] | proc_138_output_sync_blk[5]);
    assign proc_138_data_FIFO_blk[6] = 1'b0;
    assign proc_138_data_PIPO_blk[6] = 1'b0;
    assign proc_138_start_FIFO_blk[6] = 1'b0;
    assign proc_138_TLF_FIFO_blk[6] = 1'b0;
    assign proc_138_input_sync_blk[6] = 1'b0;
    assign proc_138_output_sync_blk[6] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[6] = dl_detect_out ? proc_dep_vld_vec_138_reg[6] : (proc_138_data_FIFO_blk[6] | proc_138_data_PIPO_blk[6] | proc_138_start_FIFO_blk[6] | proc_138_TLF_FIFO_blk[6] | proc_138_input_sync_blk[6] | proc_138_output_sync_blk[6]);
    assign proc_138_data_FIFO_blk[7] = 1'b0;
    assign proc_138_data_PIPO_blk[7] = 1'b0;
    assign proc_138_start_FIFO_blk[7] = 1'b0;
    assign proc_138_TLF_FIFO_blk[7] = 1'b0;
    assign proc_138_input_sync_blk[7] = 1'b0;
    assign proc_138_output_sync_blk[7] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[7] = dl_detect_out ? proc_dep_vld_vec_138_reg[7] : (proc_138_data_FIFO_blk[7] | proc_138_data_PIPO_blk[7] | proc_138_start_FIFO_blk[7] | proc_138_TLF_FIFO_blk[7] | proc_138_input_sync_blk[7] | proc_138_output_sync_blk[7]);
    assign proc_138_data_FIFO_blk[8] = 1'b0;
    assign proc_138_data_PIPO_blk[8] = 1'b0;
    assign proc_138_start_FIFO_blk[8] = 1'b0;
    assign proc_138_TLF_FIFO_blk[8] = 1'b0;
    assign proc_138_input_sync_blk[8] = 1'b0;
    assign proc_138_output_sync_blk[8] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[8] = dl_detect_out ? proc_dep_vld_vec_138_reg[8] : (proc_138_data_FIFO_blk[8] | proc_138_data_PIPO_blk[8] | proc_138_start_FIFO_blk[8] | proc_138_TLF_FIFO_blk[8] | proc_138_input_sync_blk[8] | proc_138_output_sync_blk[8]);
    assign proc_138_data_FIFO_blk[9] = 1'b0;
    assign proc_138_data_PIPO_blk[9] = 1'b0;
    assign proc_138_start_FIFO_blk[9] = 1'b0;
    assign proc_138_TLF_FIFO_blk[9] = 1'b0;
    assign proc_138_input_sync_blk[9] = 1'b0;
    assign proc_138_output_sync_blk[9] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[9] = dl_detect_out ? proc_dep_vld_vec_138_reg[9] : (proc_138_data_FIFO_blk[9] | proc_138_data_PIPO_blk[9] | proc_138_start_FIFO_blk[9] | proc_138_TLF_FIFO_blk[9] | proc_138_input_sync_blk[9] | proc_138_output_sync_blk[9]);
    assign proc_138_data_FIFO_blk[10] = 1'b0;
    assign proc_138_data_PIPO_blk[10] = 1'b0;
    assign proc_138_start_FIFO_blk[10] = 1'b0;
    assign proc_138_TLF_FIFO_blk[10] = 1'b0;
    assign proc_138_input_sync_blk[10] = 1'b0;
    assign proc_138_output_sync_blk[10] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[10] = dl_detect_out ? proc_dep_vld_vec_138_reg[10] : (proc_138_data_FIFO_blk[10] | proc_138_data_PIPO_blk[10] | proc_138_start_FIFO_blk[10] | proc_138_TLF_FIFO_blk[10] | proc_138_input_sync_blk[10] | proc_138_output_sync_blk[10]);
    assign proc_138_data_FIFO_blk[11] = 1'b0;
    assign proc_138_data_PIPO_blk[11] = 1'b0;
    assign proc_138_start_FIFO_blk[11] = 1'b0;
    assign proc_138_TLF_FIFO_blk[11] = 1'b0;
    assign proc_138_input_sync_blk[11] = 1'b0;
    assign proc_138_output_sync_blk[11] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[11] = dl_detect_out ? proc_dep_vld_vec_138_reg[11] : (proc_138_data_FIFO_blk[11] | proc_138_data_PIPO_blk[11] | proc_138_start_FIFO_blk[11] | proc_138_TLF_FIFO_blk[11] | proc_138_input_sync_blk[11] | proc_138_output_sync_blk[11]);
    assign proc_138_data_FIFO_blk[12] = 1'b0;
    assign proc_138_data_PIPO_blk[12] = 1'b0;
    assign proc_138_start_FIFO_blk[12] = 1'b0;
    assign proc_138_TLF_FIFO_blk[12] = 1'b0;
    assign proc_138_input_sync_blk[12] = 1'b0;
    assign proc_138_output_sync_blk[12] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[12] = dl_detect_out ? proc_dep_vld_vec_138_reg[12] : (proc_138_data_FIFO_blk[12] | proc_138_data_PIPO_blk[12] | proc_138_start_FIFO_blk[12] | proc_138_TLF_FIFO_blk[12] | proc_138_input_sync_blk[12] | proc_138_output_sync_blk[12]);
    assign proc_138_data_FIFO_blk[13] = 1'b0;
    assign proc_138_data_PIPO_blk[13] = 1'b0;
    assign proc_138_start_FIFO_blk[13] = 1'b0;
    assign proc_138_TLF_FIFO_blk[13] = 1'b0;
    assign proc_138_input_sync_blk[13] = 1'b0;
    assign proc_138_output_sync_blk[13] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[13] = dl_detect_out ? proc_dep_vld_vec_138_reg[13] : (proc_138_data_FIFO_blk[13] | proc_138_data_PIPO_blk[13] | proc_138_start_FIFO_blk[13] | proc_138_TLF_FIFO_blk[13] | proc_138_input_sync_blk[13] | proc_138_output_sync_blk[13]);
    assign proc_138_data_FIFO_blk[14] = 1'b0;
    assign proc_138_data_PIPO_blk[14] = 1'b0;
    assign proc_138_start_FIFO_blk[14] = 1'b0;
    assign proc_138_TLF_FIFO_blk[14] = 1'b0;
    assign proc_138_input_sync_blk[14] = 1'b0;
    assign proc_138_output_sync_blk[14] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[14] = dl_detect_out ? proc_dep_vld_vec_138_reg[14] : (proc_138_data_FIFO_blk[14] | proc_138_data_PIPO_blk[14] | proc_138_start_FIFO_blk[14] | proc_138_TLF_FIFO_blk[14] | proc_138_input_sync_blk[14] | proc_138_output_sync_blk[14]);
    assign proc_138_data_FIFO_blk[15] = 1'b0;
    assign proc_138_data_PIPO_blk[15] = 1'b0;
    assign proc_138_start_FIFO_blk[15] = 1'b0;
    assign proc_138_TLF_FIFO_blk[15] = 1'b0;
    assign proc_138_input_sync_blk[15] = 1'b0;
    assign proc_138_output_sync_blk[15] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[15] = dl_detect_out ? proc_dep_vld_vec_138_reg[15] : (proc_138_data_FIFO_blk[15] | proc_138_data_PIPO_blk[15] | proc_138_start_FIFO_blk[15] | proc_138_TLF_FIFO_blk[15] | proc_138_input_sync_blk[15] | proc_138_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_138_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_138_reg <= proc_dep_vld_vec_138;
        end
    end
    assign in_chan_dep_vld_vec_138[0] = dep_chan_vld_118_138;
    assign in_chan_dep_data_vec_138[176 : 0] = dep_chan_data_118_138;
    assign token_in_vec_138[0] = token_118_138;
    assign in_chan_dep_vld_vec_138[1] = dep_chan_vld_133_138;
    assign in_chan_dep_data_vec_138[353 : 177] = dep_chan_data_133_138;
    assign token_in_vec_138[1] = token_133_138;
    assign in_chan_dep_vld_vec_138[2] = dep_chan_vld_134_138;
    assign in_chan_dep_data_vec_138[530 : 354] = dep_chan_data_134_138;
    assign token_in_vec_138[2] = token_134_138;
    assign in_chan_dep_vld_vec_138[3] = dep_chan_vld_135_138;
    assign in_chan_dep_data_vec_138[707 : 531] = dep_chan_data_135_138;
    assign token_in_vec_138[3] = token_135_138;
    assign in_chan_dep_vld_vec_138[4] = dep_chan_vld_136_138;
    assign in_chan_dep_data_vec_138[884 : 708] = dep_chan_data_136_138;
    assign token_in_vec_138[4] = token_136_138;
    assign in_chan_dep_vld_vec_138[5] = dep_chan_vld_137_138;
    assign in_chan_dep_data_vec_138[1061 : 885] = dep_chan_data_137_138;
    assign token_in_vec_138[5] = token_137_138;
    assign in_chan_dep_vld_vec_138[6] = dep_chan_vld_139_138;
    assign in_chan_dep_data_vec_138[1238 : 1062] = dep_chan_data_139_138;
    assign token_in_vec_138[6] = token_139_138;
    assign in_chan_dep_vld_vec_138[7] = dep_chan_vld_140_138;
    assign in_chan_dep_data_vec_138[1415 : 1239] = dep_chan_data_140_138;
    assign token_in_vec_138[7] = token_140_138;
    assign in_chan_dep_vld_vec_138[8] = dep_chan_vld_141_138;
    assign in_chan_dep_data_vec_138[1592 : 1416] = dep_chan_data_141_138;
    assign token_in_vec_138[8] = token_141_138;
    assign in_chan_dep_vld_vec_138[9] = dep_chan_vld_142_138;
    assign in_chan_dep_data_vec_138[1769 : 1593] = dep_chan_data_142_138;
    assign token_in_vec_138[9] = token_142_138;
    assign in_chan_dep_vld_vec_138[10] = dep_chan_vld_143_138;
    assign in_chan_dep_data_vec_138[1946 : 1770] = dep_chan_data_143_138;
    assign token_in_vec_138[10] = token_143_138;
    assign in_chan_dep_vld_vec_138[11] = dep_chan_vld_144_138;
    assign in_chan_dep_data_vec_138[2123 : 1947] = dep_chan_data_144_138;
    assign token_in_vec_138[11] = token_144_138;
    assign in_chan_dep_vld_vec_138[12] = dep_chan_vld_145_138;
    assign in_chan_dep_data_vec_138[2300 : 2124] = dep_chan_data_145_138;
    assign token_in_vec_138[12] = token_145_138;
    assign in_chan_dep_vld_vec_138[13] = dep_chan_vld_146_138;
    assign in_chan_dep_data_vec_138[2477 : 2301] = dep_chan_data_146_138;
    assign token_in_vec_138[13] = token_146_138;
    assign in_chan_dep_vld_vec_138[14] = dep_chan_vld_147_138;
    assign in_chan_dep_data_vec_138[2654 : 2478] = dep_chan_data_147_138;
    assign token_in_vec_138[14] = token_147_138;
    assign in_chan_dep_vld_vec_138[15] = dep_chan_vld_176_138;
    assign in_chan_dep_data_vec_138[2831 : 2655] = dep_chan_data_176_138;
    assign token_in_vec_138[15] = token_176_138;
    assign dep_chan_vld_138_118 = out_chan_dep_vld_vec_138[0];
    assign dep_chan_data_138_118 = out_chan_dep_data_138;
    assign token_138_118 = token_out_vec_138[0];
    assign dep_chan_vld_138_133 = out_chan_dep_vld_vec_138[1];
    assign dep_chan_data_138_133 = out_chan_dep_data_138;
    assign token_138_133 = token_out_vec_138[1];
    assign dep_chan_vld_138_134 = out_chan_dep_vld_vec_138[2];
    assign dep_chan_data_138_134 = out_chan_dep_data_138;
    assign token_138_134 = token_out_vec_138[2];
    assign dep_chan_vld_138_135 = out_chan_dep_vld_vec_138[3];
    assign dep_chan_data_138_135 = out_chan_dep_data_138;
    assign token_138_135 = token_out_vec_138[3];
    assign dep_chan_vld_138_136 = out_chan_dep_vld_vec_138[4];
    assign dep_chan_data_138_136 = out_chan_dep_data_138;
    assign token_138_136 = token_out_vec_138[4];
    assign dep_chan_vld_138_137 = out_chan_dep_vld_vec_138[5];
    assign dep_chan_data_138_137 = out_chan_dep_data_138;
    assign token_138_137 = token_out_vec_138[5];
    assign dep_chan_vld_138_139 = out_chan_dep_vld_vec_138[6];
    assign dep_chan_data_138_139 = out_chan_dep_data_138;
    assign token_138_139 = token_out_vec_138[6];
    assign dep_chan_vld_138_140 = out_chan_dep_vld_vec_138[7];
    assign dep_chan_data_138_140 = out_chan_dep_data_138;
    assign token_138_140 = token_out_vec_138[7];
    assign dep_chan_vld_138_141 = out_chan_dep_vld_vec_138[8];
    assign dep_chan_data_138_141 = out_chan_dep_data_138;
    assign token_138_141 = token_out_vec_138[8];
    assign dep_chan_vld_138_142 = out_chan_dep_vld_vec_138[9];
    assign dep_chan_data_138_142 = out_chan_dep_data_138;
    assign token_138_142 = token_out_vec_138[9];
    assign dep_chan_vld_138_143 = out_chan_dep_vld_vec_138[10];
    assign dep_chan_data_138_143 = out_chan_dep_data_138;
    assign token_138_143 = token_out_vec_138[10];
    assign dep_chan_vld_138_144 = out_chan_dep_vld_vec_138[11];
    assign dep_chan_data_138_144 = out_chan_dep_data_138;
    assign token_138_144 = token_out_vec_138[11];
    assign dep_chan_vld_138_145 = out_chan_dep_vld_vec_138[12];
    assign dep_chan_data_138_145 = out_chan_dep_data_138;
    assign token_138_145 = token_out_vec_138[12];
    assign dep_chan_vld_138_146 = out_chan_dep_vld_vec_138[13];
    assign dep_chan_data_138_146 = out_chan_dep_data_138;
    assign token_138_146 = token_out_vec_138[13];
    assign dep_chan_vld_138_147 = out_chan_dep_vld_vec_138[14];
    assign dep_chan_data_138_147 = out_chan_dep_data_138;
    assign token_138_147 = token_out_vec_138[14];
    assign dep_chan_vld_138_176 = out_chan_dep_vld_vec_138[15];
    assign dep_chan_data_138_176 = out_chan_dep_data_138;
    assign token_138_176 = token_out_vec_138[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0
    top_hls_deadlock_detect_unit #(177, 139, 16, 16) top_hls_deadlock_detect_unit_139 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_139),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_139),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_139),
        .token_in_vec(token_in_vec_139),
        .dl_detect_in(dl_detect_out),
        .origin(origin[139]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_139),
        .out_chan_dep_data(out_chan_dep_data_139),
        .token_out_vec(token_out_vec_139),
        .dl_detect_out(dl_in_vec[139]));

    assign proc_139_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.fifo_A_PE_6_2_x136_blk_n);
    assign proc_139_data_PIPO_blk[0] = 1'b0;
    assign proc_139_start_FIFO_blk[0] = 1'b0;
    assign proc_139_TLF_FIFO_blk[0] = 1'b0;
    assign proc_139_input_sync_blk[0] = 1'b0;
    assign proc_139_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_139[0] = dl_detect_out ? proc_dep_vld_vec_139_reg[0] : (proc_139_data_FIFO_blk[0] | proc_139_data_PIPO_blk[0] | proc_139_start_FIFO_blk[0] | proc_139_TLF_FIFO_blk[0] | proc_139_input_sync_blk[0] | proc_139_output_sync_blk[0]);
    assign proc_139_data_FIFO_blk[1] = 1'b0;
    assign proc_139_data_PIPO_blk[1] = 1'b0;
    assign proc_139_start_FIFO_blk[1] = 1'b0;
    assign proc_139_TLF_FIFO_blk[1] = 1'b0;
    assign proc_139_input_sync_blk[1] = 1'b0;
    assign proc_139_output_sync_blk[1] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[1] = dl_detect_out ? proc_dep_vld_vec_139_reg[1] : (proc_139_data_FIFO_blk[1] | proc_139_data_PIPO_blk[1] | proc_139_start_FIFO_blk[1] | proc_139_TLF_FIFO_blk[1] | proc_139_input_sync_blk[1] | proc_139_output_sync_blk[1]);
    assign proc_139_data_FIFO_blk[2] = 1'b0;
    assign proc_139_data_PIPO_blk[2] = 1'b0;
    assign proc_139_start_FIFO_blk[2] = 1'b0;
    assign proc_139_TLF_FIFO_blk[2] = 1'b0;
    assign proc_139_input_sync_blk[2] = 1'b0;
    assign proc_139_output_sync_blk[2] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[2] = dl_detect_out ? proc_dep_vld_vec_139_reg[2] : (proc_139_data_FIFO_blk[2] | proc_139_data_PIPO_blk[2] | proc_139_start_FIFO_blk[2] | proc_139_TLF_FIFO_blk[2] | proc_139_input_sync_blk[2] | proc_139_output_sync_blk[2]);
    assign proc_139_data_FIFO_blk[3] = 1'b0;
    assign proc_139_data_PIPO_blk[3] = 1'b0;
    assign proc_139_start_FIFO_blk[3] = 1'b0;
    assign proc_139_TLF_FIFO_blk[3] = 1'b0;
    assign proc_139_input_sync_blk[3] = 1'b0;
    assign proc_139_output_sync_blk[3] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[3] = dl_detect_out ? proc_dep_vld_vec_139_reg[3] : (proc_139_data_FIFO_blk[3] | proc_139_data_PIPO_blk[3] | proc_139_start_FIFO_blk[3] | proc_139_TLF_FIFO_blk[3] | proc_139_input_sync_blk[3] | proc_139_output_sync_blk[3]);
    assign proc_139_data_FIFO_blk[4] = 1'b0;
    assign proc_139_data_PIPO_blk[4] = 1'b0;
    assign proc_139_start_FIFO_blk[4] = 1'b0;
    assign proc_139_TLF_FIFO_blk[4] = 1'b0;
    assign proc_139_input_sync_blk[4] = 1'b0;
    assign proc_139_output_sync_blk[4] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[4] = dl_detect_out ? proc_dep_vld_vec_139_reg[4] : (proc_139_data_FIFO_blk[4] | proc_139_data_PIPO_blk[4] | proc_139_start_FIFO_blk[4] | proc_139_TLF_FIFO_blk[4] | proc_139_input_sync_blk[4] | proc_139_output_sync_blk[4]);
    assign proc_139_data_FIFO_blk[5] = 1'b0;
    assign proc_139_data_PIPO_blk[5] = 1'b0;
    assign proc_139_start_FIFO_blk[5] = 1'b0;
    assign proc_139_TLF_FIFO_blk[5] = 1'b0;
    assign proc_139_input_sync_blk[5] = 1'b0;
    assign proc_139_output_sync_blk[5] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[5] = dl_detect_out ? proc_dep_vld_vec_139_reg[5] : (proc_139_data_FIFO_blk[5] | proc_139_data_PIPO_blk[5] | proc_139_start_FIFO_blk[5] | proc_139_TLF_FIFO_blk[5] | proc_139_input_sync_blk[5] | proc_139_output_sync_blk[5]);
    assign proc_139_data_FIFO_blk[6] = 1'b0;
    assign proc_139_data_PIPO_blk[6] = 1'b0;
    assign proc_139_start_FIFO_blk[6] = 1'b0;
    assign proc_139_TLF_FIFO_blk[6] = 1'b0;
    assign proc_139_input_sync_blk[6] = 1'b0;
    assign proc_139_output_sync_blk[6] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[6] = dl_detect_out ? proc_dep_vld_vec_139_reg[6] : (proc_139_data_FIFO_blk[6] | proc_139_data_PIPO_blk[6] | proc_139_start_FIFO_blk[6] | proc_139_TLF_FIFO_blk[6] | proc_139_input_sync_blk[6] | proc_139_output_sync_blk[6]);
    assign proc_139_data_FIFO_blk[7] = 1'b0;
    assign proc_139_data_PIPO_blk[7] = 1'b0;
    assign proc_139_start_FIFO_blk[7] = 1'b0;
    assign proc_139_TLF_FIFO_blk[7] = 1'b0;
    assign proc_139_input_sync_blk[7] = 1'b0;
    assign proc_139_output_sync_blk[7] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[7] = dl_detect_out ? proc_dep_vld_vec_139_reg[7] : (proc_139_data_FIFO_blk[7] | proc_139_data_PIPO_blk[7] | proc_139_start_FIFO_blk[7] | proc_139_TLF_FIFO_blk[7] | proc_139_input_sync_blk[7] | proc_139_output_sync_blk[7]);
    assign proc_139_data_FIFO_blk[8] = 1'b0;
    assign proc_139_data_PIPO_blk[8] = 1'b0;
    assign proc_139_start_FIFO_blk[8] = 1'b0;
    assign proc_139_TLF_FIFO_blk[8] = 1'b0;
    assign proc_139_input_sync_blk[8] = 1'b0;
    assign proc_139_output_sync_blk[8] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[8] = dl_detect_out ? proc_dep_vld_vec_139_reg[8] : (proc_139_data_FIFO_blk[8] | proc_139_data_PIPO_blk[8] | proc_139_start_FIFO_blk[8] | proc_139_TLF_FIFO_blk[8] | proc_139_input_sync_blk[8] | proc_139_output_sync_blk[8]);
    assign proc_139_data_FIFO_blk[9] = 1'b0;
    assign proc_139_data_PIPO_blk[9] = 1'b0;
    assign proc_139_start_FIFO_blk[9] = 1'b0;
    assign proc_139_TLF_FIFO_blk[9] = 1'b0;
    assign proc_139_input_sync_blk[9] = 1'b0;
    assign proc_139_output_sync_blk[9] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[9] = dl_detect_out ? proc_dep_vld_vec_139_reg[9] : (proc_139_data_FIFO_blk[9] | proc_139_data_PIPO_blk[9] | proc_139_start_FIFO_blk[9] | proc_139_TLF_FIFO_blk[9] | proc_139_input_sync_blk[9] | proc_139_output_sync_blk[9]);
    assign proc_139_data_FIFO_blk[10] = 1'b0;
    assign proc_139_data_PIPO_blk[10] = 1'b0;
    assign proc_139_start_FIFO_blk[10] = 1'b0;
    assign proc_139_TLF_FIFO_blk[10] = 1'b0;
    assign proc_139_input_sync_blk[10] = 1'b0;
    assign proc_139_output_sync_blk[10] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[10] = dl_detect_out ? proc_dep_vld_vec_139_reg[10] : (proc_139_data_FIFO_blk[10] | proc_139_data_PIPO_blk[10] | proc_139_start_FIFO_blk[10] | proc_139_TLF_FIFO_blk[10] | proc_139_input_sync_blk[10] | proc_139_output_sync_blk[10]);
    assign proc_139_data_FIFO_blk[11] = 1'b0;
    assign proc_139_data_PIPO_blk[11] = 1'b0;
    assign proc_139_start_FIFO_blk[11] = 1'b0;
    assign proc_139_TLF_FIFO_blk[11] = 1'b0;
    assign proc_139_input_sync_blk[11] = 1'b0;
    assign proc_139_output_sync_blk[11] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[11] = dl_detect_out ? proc_dep_vld_vec_139_reg[11] : (proc_139_data_FIFO_blk[11] | proc_139_data_PIPO_blk[11] | proc_139_start_FIFO_blk[11] | proc_139_TLF_FIFO_blk[11] | proc_139_input_sync_blk[11] | proc_139_output_sync_blk[11]);
    assign proc_139_data_FIFO_blk[12] = 1'b0;
    assign proc_139_data_PIPO_blk[12] = 1'b0;
    assign proc_139_start_FIFO_blk[12] = 1'b0;
    assign proc_139_TLF_FIFO_blk[12] = 1'b0;
    assign proc_139_input_sync_blk[12] = 1'b0;
    assign proc_139_output_sync_blk[12] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[12] = dl_detect_out ? proc_dep_vld_vec_139_reg[12] : (proc_139_data_FIFO_blk[12] | proc_139_data_PIPO_blk[12] | proc_139_start_FIFO_blk[12] | proc_139_TLF_FIFO_blk[12] | proc_139_input_sync_blk[12] | proc_139_output_sync_blk[12]);
    assign proc_139_data_FIFO_blk[13] = 1'b0;
    assign proc_139_data_PIPO_blk[13] = 1'b0;
    assign proc_139_start_FIFO_blk[13] = 1'b0;
    assign proc_139_TLF_FIFO_blk[13] = 1'b0;
    assign proc_139_input_sync_blk[13] = 1'b0;
    assign proc_139_output_sync_blk[13] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[13] = dl_detect_out ? proc_dep_vld_vec_139_reg[13] : (proc_139_data_FIFO_blk[13] | proc_139_data_PIPO_blk[13] | proc_139_start_FIFO_blk[13] | proc_139_TLF_FIFO_blk[13] | proc_139_input_sync_blk[13] | proc_139_output_sync_blk[13]);
    assign proc_139_data_FIFO_blk[14] = 1'b0;
    assign proc_139_data_PIPO_blk[14] = 1'b0;
    assign proc_139_start_FIFO_blk[14] = 1'b0;
    assign proc_139_TLF_FIFO_blk[14] = 1'b0;
    assign proc_139_input_sync_blk[14] = 1'b0;
    assign proc_139_output_sync_blk[14] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[14] = dl_detect_out ? proc_dep_vld_vec_139_reg[14] : (proc_139_data_FIFO_blk[14] | proc_139_data_PIPO_blk[14] | proc_139_start_FIFO_blk[14] | proc_139_TLF_FIFO_blk[14] | proc_139_input_sync_blk[14] | proc_139_output_sync_blk[14]);
    assign proc_139_data_FIFO_blk[15] = 1'b0;
    assign proc_139_data_PIPO_blk[15] = 1'b0;
    assign proc_139_start_FIFO_blk[15] = 1'b0;
    assign proc_139_TLF_FIFO_blk[15] = 1'b0;
    assign proc_139_input_sync_blk[15] = 1'b0;
    assign proc_139_output_sync_blk[15] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[15] = dl_detect_out ? proc_dep_vld_vec_139_reg[15] : (proc_139_data_FIFO_blk[15] | proc_139_data_PIPO_blk[15] | proc_139_start_FIFO_blk[15] | proc_139_TLF_FIFO_blk[15] | proc_139_input_sync_blk[15] | proc_139_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_139_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_139_reg <= proc_dep_vld_vec_139;
        end
    end
    assign in_chan_dep_vld_vec_139[0] = dep_chan_vld_120_139;
    assign in_chan_dep_data_vec_139[176 : 0] = dep_chan_data_120_139;
    assign token_in_vec_139[0] = token_120_139;
    assign in_chan_dep_vld_vec_139[1] = dep_chan_vld_133_139;
    assign in_chan_dep_data_vec_139[353 : 177] = dep_chan_data_133_139;
    assign token_in_vec_139[1] = token_133_139;
    assign in_chan_dep_vld_vec_139[2] = dep_chan_vld_134_139;
    assign in_chan_dep_data_vec_139[530 : 354] = dep_chan_data_134_139;
    assign token_in_vec_139[2] = token_134_139;
    assign in_chan_dep_vld_vec_139[3] = dep_chan_vld_135_139;
    assign in_chan_dep_data_vec_139[707 : 531] = dep_chan_data_135_139;
    assign token_in_vec_139[3] = token_135_139;
    assign in_chan_dep_vld_vec_139[4] = dep_chan_vld_136_139;
    assign in_chan_dep_data_vec_139[884 : 708] = dep_chan_data_136_139;
    assign token_in_vec_139[4] = token_136_139;
    assign in_chan_dep_vld_vec_139[5] = dep_chan_vld_137_139;
    assign in_chan_dep_data_vec_139[1061 : 885] = dep_chan_data_137_139;
    assign token_in_vec_139[5] = token_137_139;
    assign in_chan_dep_vld_vec_139[6] = dep_chan_vld_138_139;
    assign in_chan_dep_data_vec_139[1238 : 1062] = dep_chan_data_138_139;
    assign token_in_vec_139[6] = token_138_139;
    assign in_chan_dep_vld_vec_139[7] = dep_chan_vld_140_139;
    assign in_chan_dep_data_vec_139[1415 : 1239] = dep_chan_data_140_139;
    assign token_in_vec_139[7] = token_140_139;
    assign in_chan_dep_vld_vec_139[8] = dep_chan_vld_141_139;
    assign in_chan_dep_data_vec_139[1592 : 1416] = dep_chan_data_141_139;
    assign token_in_vec_139[8] = token_141_139;
    assign in_chan_dep_vld_vec_139[9] = dep_chan_vld_142_139;
    assign in_chan_dep_data_vec_139[1769 : 1593] = dep_chan_data_142_139;
    assign token_in_vec_139[9] = token_142_139;
    assign in_chan_dep_vld_vec_139[10] = dep_chan_vld_143_139;
    assign in_chan_dep_data_vec_139[1946 : 1770] = dep_chan_data_143_139;
    assign token_in_vec_139[10] = token_143_139;
    assign in_chan_dep_vld_vec_139[11] = dep_chan_vld_144_139;
    assign in_chan_dep_data_vec_139[2123 : 1947] = dep_chan_data_144_139;
    assign token_in_vec_139[11] = token_144_139;
    assign in_chan_dep_vld_vec_139[12] = dep_chan_vld_145_139;
    assign in_chan_dep_data_vec_139[2300 : 2124] = dep_chan_data_145_139;
    assign token_in_vec_139[12] = token_145_139;
    assign in_chan_dep_vld_vec_139[13] = dep_chan_vld_146_139;
    assign in_chan_dep_data_vec_139[2477 : 2301] = dep_chan_data_146_139;
    assign token_in_vec_139[13] = token_146_139;
    assign in_chan_dep_vld_vec_139[14] = dep_chan_vld_147_139;
    assign in_chan_dep_data_vec_139[2654 : 2478] = dep_chan_data_147_139;
    assign token_in_vec_139[14] = token_147_139;
    assign in_chan_dep_vld_vec_139[15] = dep_chan_vld_176_139;
    assign in_chan_dep_data_vec_139[2831 : 2655] = dep_chan_data_176_139;
    assign token_in_vec_139[15] = token_176_139;
    assign dep_chan_vld_139_120 = out_chan_dep_vld_vec_139[0];
    assign dep_chan_data_139_120 = out_chan_dep_data_139;
    assign token_139_120 = token_out_vec_139[0];
    assign dep_chan_vld_139_133 = out_chan_dep_vld_vec_139[1];
    assign dep_chan_data_139_133 = out_chan_dep_data_139;
    assign token_139_133 = token_out_vec_139[1];
    assign dep_chan_vld_139_134 = out_chan_dep_vld_vec_139[2];
    assign dep_chan_data_139_134 = out_chan_dep_data_139;
    assign token_139_134 = token_out_vec_139[2];
    assign dep_chan_vld_139_135 = out_chan_dep_vld_vec_139[3];
    assign dep_chan_data_139_135 = out_chan_dep_data_139;
    assign token_139_135 = token_out_vec_139[3];
    assign dep_chan_vld_139_136 = out_chan_dep_vld_vec_139[4];
    assign dep_chan_data_139_136 = out_chan_dep_data_139;
    assign token_139_136 = token_out_vec_139[4];
    assign dep_chan_vld_139_137 = out_chan_dep_vld_vec_139[5];
    assign dep_chan_data_139_137 = out_chan_dep_data_139;
    assign token_139_137 = token_out_vec_139[5];
    assign dep_chan_vld_139_138 = out_chan_dep_vld_vec_139[6];
    assign dep_chan_data_139_138 = out_chan_dep_data_139;
    assign token_139_138 = token_out_vec_139[6];
    assign dep_chan_vld_139_140 = out_chan_dep_vld_vec_139[7];
    assign dep_chan_data_139_140 = out_chan_dep_data_139;
    assign token_139_140 = token_out_vec_139[7];
    assign dep_chan_vld_139_141 = out_chan_dep_vld_vec_139[8];
    assign dep_chan_data_139_141 = out_chan_dep_data_139;
    assign token_139_141 = token_out_vec_139[8];
    assign dep_chan_vld_139_142 = out_chan_dep_vld_vec_139[9];
    assign dep_chan_data_139_142 = out_chan_dep_data_139;
    assign token_139_142 = token_out_vec_139[9];
    assign dep_chan_vld_139_143 = out_chan_dep_vld_vec_139[10];
    assign dep_chan_data_139_143 = out_chan_dep_data_139;
    assign token_139_143 = token_out_vec_139[10];
    assign dep_chan_vld_139_144 = out_chan_dep_vld_vec_139[11];
    assign dep_chan_data_139_144 = out_chan_dep_data_139;
    assign token_139_144 = token_out_vec_139[11];
    assign dep_chan_vld_139_145 = out_chan_dep_vld_vec_139[12];
    assign dep_chan_data_139_145 = out_chan_dep_data_139;
    assign token_139_145 = token_out_vec_139[12];
    assign dep_chan_vld_139_146 = out_chan_dep_vld_vec_139[13];
    assign dep_chan_data_139_146 = out_chan_dep_data_139;
    assign token_139_146 = token_out_vec_139[13];
    assign dep_chan_vld_139_147 = out_chan_dep_vld_vec_139[14];
    assign dep_chan_data_139_147 = out_chan_dep_data_139;
    assign token_139_147 = token_out_vec_139[14];
    assign dep_chan_vld_139_176 = out_chan_dep_vld_vec_139[15];
    assign dep_chan_data_139_176 = out_chan_dep_data_139;
    assign token_139_176 = token_out_vec_139[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0
    top_hls_deadlock_detect_unit #(177, 140, 16, 16) top_hls_deadlock_detect_unit_140 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_140),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_140),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_140),
        .token_in_vec(token_in_vec_140),
        .dl_detect_in(dl_detect_out),
        .origin(origin[140]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_140),
        .out_chan_dep_data(out_chan_dep_data_140),
        .token_out_vec(token_out_vec_140),
        .dl_detect_out(dl_in_vec[140]));

    assign proc_140_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.fifo_A_PE_7_2_x139_blk_n);
    assign proc_140_data_PIPO_blk[0] = 1'b0;
    assign proc_140_start_FIFO_blk[0] = 1'b0;
    assign proc_140_TLF_FIFO_blk[0] = 1'b0;
    assign proc_140_input_sync_blk[0] = 1'b0;
    assign proc_140_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_140[0] = dl_detect_out ? proc_dep_vld_vec_140_reg[0] : (proc_140_data_FIFO_blk[0] | proc_140_data_PIPO_blk[0] | proc_140_start_FIFO_blk[0] | proc_140_TLF_FIFO_blk[0] | proc_140_input_sync_blk[0] | proc_140_output_sync_blk[0]);
    assign proc_140_data_FIFO_blk[1] = 1'b0;
    assign proc_140_data_PIPO_blk[1] = 1'b0;
    assign proc_140_start_FIFO_blk[1] = 1'b0;
    assign proc_140_TLF_FIFO_blk[1] = 1'b0;
    assign proc_140_input_sync_blk[1] = 1'b0;
    assign proc_140_output_sync_blk[1] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[1] = dl_detect_out ? proc_dep_vld_vec_140_reg[1] : (proc_140_data_FIFO_blk[1] | proc_140_data_PIPO_blk[1] | proc_140_start_FIFO_blk[1] | proc_140_TLF_FIFO_blk[1] | proc_140_input_sync_blk[1] | proc_140_output_sync_blk[1]);
    assign proc_140_data_FIFO_blk[2] = 1'b0;
    assign proc_140_data_PIPO_blk[2] = 1'b0;
    assign proc_140_start_FIFO_blk[2] = 1'b0;
    assign proc_140_TLF_FIFO_blk[2] = 1'b0;
    assign proc_140_input_sync_blk[2] = 1'b0;
    assign proc_140_output_sync_blk[2] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[2] = dl_detect_out ? proc_dep_vld_vec_140_reg[2] : (proc_140_data_FIFO_blk[2] | proc_140_data_PIPO_blk[2] | proc_140_start_FIFO_blk[2] | proc_140_TLF_FIFO_blk[2] | proc_140_input_sync_blk[2] | proc_140_output_sync_blk[2]);
    assign proc_140_data_FIFO_blk[3] = 1'b0;
    assign proc_140_data_PIPO_blk[3] = 1'b0;
    assign proc_140_start_FIFO_blk[3] = 1'b0;
    assign proc_140_TLF_FIFO_blk[3] = 1'b0;
    assign proc_140_input_sync_blk[3] = 1'b0;
    assign proc_140_output_sync_blk[3] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[3] = dl_detect_out ? proc_dep_vld_vec_140_reg[3] : (proc_140_data_FIFO_blk[3] | proc_140_data_PIPO_blk[3] | proc_140_start_FIFO_blk[3] | proc_140_TLF_FIFO_blk[3] | proc_140_input_sync_blk[3] | proc_140_output_sync_blk[3]);
    assign proc_140_data_FIFO_blk[4] = 1'b0;
    assign proc_140_data_PIPO_blk[4] = 1'b0;
    assign proc_140_start_FIFO_blk[4] = 1'b0;
    assign proc_140_TLF_FIFO_blk[4] = 1'b0;
    assign proc_140_input_sync_blk[4] = 1'b0;
    assign proc_140_output_sync_blk[4] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[4] = dl_detect_out ? proc_dep_vld_vec_140_reg[4] : (proc_140_data_FIFO_blk[4] | proc_140_data_PIPO_blk[4] | proc_140_start_FIFO_blk[4] | proc_140_TLF_FIFO_blk[4] | proc_140_input_sync_blk[4] | proc_140_output_sync_blk[4]);
    assign proc_140_data_FIFO_blk[5] = 1'b0;
    assign proc_140_data_PIPO_blk[5] = 1'b0;
    assign proc_140_start_FIFO_blk[5] = 1'b0;
    assign proc_140_TLF_FIFO_blk[5] = 1'b0;
    assign proc_140_input_sync_blk[5] = 1'b0;
    assign proc_140_output_sync_blk[5] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[5] = dl_detect_out ? proc_dep_vld_vec_140_reg[5] : (proc_140_data_FIFO_blk[5] | proc_140_data_PIPO_blk[5] | proc_140_start_FIFO_blk[5] | proc_140_TLF_FIFO_blk[5] | proc_140_input_sync_blk[5] | proc_140_output_sync_blk[5]);
    assign proc_140_data_FIFO_blk[6] = 1'b0;
    assign proc_140_data_PIPO_blk[6] = 1'b0;
    assign proc_140_start_FIFO_blk[6] = 1'b0;
    assign proc_140_TLF_FIFO_blk[6] = 1'b0;
    assign proc_140_input_sync_blk[6] = 1'b0;
    assign proc_140_output_sync_blk[6] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[6] = dl_detect_out ? proc_dep_vld_vec_140_reg[6] : (proc_140_data_FIFO_blk[6] | proc_140_data_PIPO_blk[6] | proc_140_start_FIFO_blk[6] | proc_140_TLF_FIFO_blk[6] | proc_140_input_sync_blk[6] | proc_140_output_sync_blk[6]);
    assign proc_140_data_FIFO_blk[7] = 1'b0;
    assign proc_140_data_PIPO_blk[7] = 1'b0;
    assign proc_140_start_FIFO_blk[7] = 1'b0;
    assign proc_140_TLF_FIFO_blk[7] = 1'b0;
    assign proc_140_input_sync_blk[7] = 1'b0;
    assign proc_140_output_sync_blk[7] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[7] = dl_detect_out ? proc_dep_vld_vec_140_reg[7] : (proc_140_data_FIFO_blk[7] | proc_140_data_PIPO_blk[7] | proc_140_start_FIFO_blk[7] | proc_140_TLF_FIFO_blk[7] | proc_140_input_sync_blk[7] | proc_140_output_sync_blk[7]);
    assign proc_140_data_FIFO_blk[8] = 1'b0;
    assign proc_140_data_PIPO_blk[8] = 1'b0;
    assign proc_140_start_FIFO_blk[8] = 1'b0;
    assign proc_140_TLF_FIFO_blk[8] = 1'b0;
    assign proc_140_input_sync_blk[8] = 1'b0;
    assign proc_140_output_sync_blk[8] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[8] = dl_detect_out ? proc_dep_vld_vec_140_reg[8] : (proc_140_data_FIFO_blk[8] | proc_140_data_PIPO_blk[8] | proc_140_start_FIFO_blk[8] | proc_140_TLF_FIFO_blk[8] | proc_140_input_sync_blk[8] | proc_140_output_sync_blk[8]);
    assign proc_140_data_FIFO_blk[9] = 1'b0;
    assign proc_140_data_PIPO_blk[9] = 1'b0;
    assign proc_140_start_FIFO_blk[9] = 1'b0;
    assign proc_140_TLF_FIFO_blk[9] = 1'b0;
    assign proc_140_input_sync_blk[9] = 1'b0;
    assign proc_140_output_sync_blk[9] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[9] = dl_detect_out ? proc_dep_vld_vec_140_reg[9] : (proc_140_data_FIFO_blk[9] | proc_140_data_PIPO_blk[9] | proc_140_start_FIFO_blk[9] | proc_140_TLF_FIFO_blk[9] | proc_140_input_sync_blk[9] | proc_140_output_sync_blk[9]);
    assign proc_140_data_FIFO_blk[10] = 1'b0;
    assign proc_140_data_PIPO_blk[10] = 1'b0;
    assign proc_140_start_FIFO_blk[10] = 1'b0;
    assign proc_140_TLF_FIFO_blk[10] = 1'b0;
    assign proc_140_input_sync_blk[10] = 1'b0;
    assign proc_140_output_sync_blk[10] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[10] = dl_detect_out ? proc_dep_vld_vec_140_reg[10] : (proc_140_data_FIFO_blk[10] | proc_140_data_PIPO_blk[10] | proc_140_start_FIFO_blk[10] | proc_140_TLF_FIFO_blk[10] | proc_140_input_sync_blk[10] | proc_140_output_sync_blk[10]);
    assign proc_140_data_FIFO_blk[11] = 1'b0;
    assign proc_140_data_PIPO_blk[11] = 1'b0;
    assign proc_140_start_FIFO_blk[11] = 1'b0;
    assign proc_140_TLF_FIFO_blk[11] = 1'b0;
    assign proc_140_input_sync_blk[11] = 1'b0;
    assign proc_140_output_sync_blk[11] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[11] = dl_detect_out ? proc_dep_vld_vec_140_reg[11] : (proc_140_data_FIFO_blk[11] | proc_140_data_PIPO_blk[11] | proc_140_start_FIFO_blk[11] | proc_140_TLF_FIFO_blk[11] | proc_140_input_sync_blk[11] | proc_140_output_sync_blk[11]);
    assign proc_140_data_FIFO_blk[12] = 1'b0;
    assign proc_140_data_PIPO_blk[12] = 1'b0;
    assign proc_140_start_FIFO_blk[12] = 1'b0;
    assign proc_140_TLF_FIFO_blk[12] = 1'b0;
    assign proc_140_input_sync_blk[12] = 1'b0;
    assign proc_140_output_sync_blk[12] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[12] = dl_detect_out ? proc_dep_vld_vec_140_reg[12] : (proc_140_data_FIFO_blk[12] | proc_140_data_PIPO_blk[12] | proc_140_start_FIFO_blk[12] | proc_140_TLF_FIFO_blk[12] | proc_140_input_sync_blk[12] | proc_140_output_sync_blk[12]);
    assign proc_140_data_FIFO_blk[13] = 1'b0;
    assign proc_140_data_PIPO_blk[13] = 1'b0;
    assign proc_140_start_FIFO_blk[13] = 1'b0;
    assign proc_140_TLF_FIFO_blk[13] = 1'b0;
    assign proc_140_input_sync_blk[13] = 1'b0;
    assign proc_140_output_sync_blk[13] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[13] = dl_detect_out ? proc_dep_vld_vec_140_reg[13] : (proc_140_data_FIFO_blk[13] | proc_140_data_PIPO_blk[13] | proc_140_start_FIFO_blk[13] | proc_140_TLF_FIFO_blk[13] | proc_140_input_sync_blk[13] | proc_140_output_sync_blk[13]);
    assign proc_140_data_FIFO_blk[14] = 1'b0;
    assign proc_140_data_PIPO_blk[14] = 1'b0;
    assign proc_140_start_FIFO_blk[14] = 1'b0;
    assign proc_140_TLF_FIFO_blk[14] = 1'b0;
    assign proc_140_input_sync_blk[14] = 1'b0;
    assign proc_140_output_sync_blk[14] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[14] = dl_detect_out ? proc_dep_vld_vec_140_reg[14] : (proc_140_data_FIFO_blk[14] | proc_140_data_PIPO_blk[14] | proc_140_start_FIFO_blk[14] | proc_140_TLF_FIFO_blk[14] | proc_140_input_sync_blk[14] | proc_140_output_sync_blk[14]);
    assign proc_140_data_FIFO_blk[15] = 1'b0;
    assign proc_140_data_PIPO_blk[15] = 1'b0;
    assign proc_140_start_FIFO_blk[15] = 1'b0;
    assign proc_140_TLF_FIFO_blk[15] = 1'b0;
    assign proc_140_input_sync_blk[15] = 1'b0;
    assign proc_140_output_sync_blk[15] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[15] = dl_detect_out ? proc_dep_vld_vec_140_reg[15] : (proc_140_data_FIFO_blk[15] | proc_140_data_PIPO_blk[15] | proc_140_start_FIFO_blk[15] | proc_140_TLF_FIFO_blk[15] | proc_140_input_sync_blk[15] | proc_140_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_140_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_140_reg <= proc_dep_vld_vec_140;
        end
    end
    assign in_chan_dep_vld_vec_140[0] = dep_chan_vld_122_140;
    assign in_chan_dep_data_vec_140[176 : 0] = dep_chan_data_122_140;
    assign token_in_vec_140[0] = token_122_140;
    assign in_chan_dep_vld_vec_140[1] = dep_chan_vld_133_140;
    assign in_chan_dep_data_vec_140[353 : 177] = dep_chan_data_133_140;
    assign token_in_vec_140[1] = token_133_140;
    assign in_chan_dep_vld_vec_140[2] = dep_chan_vld_134_140;
    assign in_chan_dep_data_vec_140[530 : 354] = dep_chan_data_134_140;
    assign token_in_vec_140[2] = token_134_140;
    assign in_chan_dep_vld_vec_140[3] = dep_chan_vld_135_140;
    assign in_chan_dep_data_vec_140[707 : 531] = dep_chan_data_135_140;
    assign token_in_vec_140[3] = token_135_140;
    assign in_chan_dep_vld_vec_140[4] = dep_chan_vld_136_140;
    assign in_chan_dep_data_vec_140[884 : 708] = dep_chan_data_136_140;
    assign token_in_vec_140[4] = token_136_140;
    assign in_chan_dep_vld_vec_140[5] = dep_chan_vld_137_140;
    assign in_chan_dep_data_vec_140[1061 : 885] = dep_chan_data_137_140;
    assign token_in_vec_140[5] = token_137_140;
    assign in_chan_dep_vld_vec_140[6] = dep_chan_vld_138_140;
    assign in_chan_dep_data_vec_140[1238 : 1062] = dep_chan_data_138_140;
    assign token_in_vec_140[6] = token_138_140;
    assign in_chan_dep_vld_vec_140[7] = dep_chan_vld_139_140;
    assign in_chan_dep_data_vec_140[1415 : 1239] = dep_chan_data_139_140;
    assign token_in_vec_140[7] = token_139_140;
    assign in_chan_dep_vld_vec_140[8] = dep_chan_vld_141_140;
    assign in_chan_dep_data_vec_140[1592 : 1416] = dep_chan_data_141_140;
    assign token_in_vec_140[8] = token_141_140;
    assign in_chan_dep_vld_vec_140[9] = dep_chan_vld_142_140;
    assign in_chan_dep_data_vec_140[1769 : 1593] = dep_chan_data_142_140;
    assign token_in_vec_140[9] = token_142_140;
    assign in_chan_dep_vld_vec_140[10] = dep_chan_vld_143_140;
    assign in_chan_dep_data_vec_140[1946 : 1770] = dep_chan_data_143_140;
    assign token_in_vec_140[10] = token_143_140;
    assign in_chan_dep_vld_vec_140[11] = dep_chan_vld_144_140;
    assign in_chan_dep_data_vec_140[2123 : 1947] = dep_chan_data_144_140;
    assign token_in_vec_140[11] = token_144_140;
    assign in_chan_dep_vld_vec_140[12] = dep_chan_vld_145_140;
    assign in_chan_dep_data_vec_140[2300 : 2124] = dep_chan_data_145_140;
    assign token_in_vec_140[12] = token_145_140;
    assign in_chan_dep_vld_vec_140[13] = dep_chan_vld_146_140;
    assign in_chan_dep_data_vec_140[2477 : 2301] = dep_chan_data_146_140;
    assign token_in_vec_140[13] = token_146_140;
    assign in_chan_dep_vld_vec_140[14] = dep_chan_vld_147_140;
    assign in_chan_dep_data_vec_140[2654 : 2478] = dep_chan_data_147_140;
    assign token_in_vec_140[14] = token_147_140;
    assign in_chan_dep_vld_vec_140[15] = dep_chan_vld_176_140;
    assign in_chan_dep_data_vec_140[2831 : 2655] = dep_chan_data_176_140;
    assign token_in_vec_140[15] = token_176_140;
    assign dep_chan_vld_140_122 = out_chan_dep_vld_vec_140[0];
    assign dep_chan_data_140_122 = out_chan_dep_data_140;
    assign token_140_122 = token_out_vec_140[0];
    assign dep_chan_vld_140_133 = out_chan_dep_vld_vec_140[1];
    assign dep_chan_data_140_133 = out_chan_dep_data_140;
    assign token_140_133 = token_out_vec_140[1];
    assign dep_chan_vld_140_134 = out_chan_dep_vld_vec_140[2];
    assign dep_chan_data_140_134 = out_chan_dep_data_140;
    assign token_140_134 = token_out_vec_140[2];
    assign dep_chan_vld_140_135 = out_chan_dep_vld_vec_140[3];
    assign dep_chan_data_140_135 = out_chan_dep_data_140;
    assign token_140_135 = token_out_vec_140[3];
    assign dep_chan_vld_140_136 = out_chan_dep_vld_vec_140[4];
    assign dep_chan_data_140_136 = out_chan_dep_data_140;
    assign token_140_136 = token_out_vec_140[4];
    assign dep_chan_vld_140_137 = out_chan_dep_vld_vec_140[5];
    assign dep_chan_data_140_137 = out_chan_dep_data_140;
    assign token_140_137 = token_out_vec_140[5];
    assign dep_chan_vld_140_138 = out_chan_dep_vld_vec_140[6];
    assign dep_chan_data_140_138 = out_chan_dep_data_140;
    assign token_140_138 = token_out_vec_140[6];
    assign dep_chan_vld_140_139 = out_chan_dep_vld_vec_140[7];
    assign dep_chan_data_140_139 = out_chan_dep_data_140;
    assign token_140_139 = token_out_vec_140[7];
    assign dep_chan_vld_140_141 = out_chan_dep_vld_vec_140[8];
    assign dep_chan_data_140_141 = out_chan_dep_data_140;
    assign token_140_141 = token_out_vec_140[8];
    assign dep_chan_vld_140_142 = out_chan_dep_vld_vec_140[9];
    assign dep_chan_data_140_142 = out_chan_dep_data_140;
    assign token_140_142 = token_out_vec_140[9];
    assign dep_chan_vld_140_143 = out_chan_dep_vld_vec_140[10];
    assign dep_chan_data_140_143 = out_chan_dep_data_140;
    assign token_140_143 = token_out_vec_140[10];
    assign dep_chan_vld_140_144 = out_chan_dep_vld_vec_140[11];
    assign dep_chan_data_140_144 = out_chan_dep_data_140;
    assign token_140_144 = token_out_vec_140[11];
    assign dep_chan_vld_140_145 = out_chan_dep_vld_vec_140[12];
    assign dep_chan_data_140_145 = out_chan_dep_data_140;
    assign token_140_145 = token_out_vec_140[12];
    assign dep_chan_vld_140_146 = out_chan_dep_vld_vec_140[13];
    assign dep_chan_data_140_146 = out_chan_dep_data_140;
    assign token_140_146 = token_out_vec_140[13];
    assign dep_chan_vld_140_147 = out_chan_dep_vld_vec_140[14];
    assign dep_chan_data_140_147 = out_chan_dep_data_140;
    assign token_140_147 = token_out_vec_140[14];
    assign dep_chan_vld_140_176 = out_chan_dep_vld_vec_140[15];
    assign dep_chan_data_140_176 = out_chan_dep_data_140;
    assign token_140_176 = token_out_vec_140[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0
    top_hls_deadlock_detect_unit #(177, 141, 16, 16) top_hls_deadlock_detect_unit_141 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_141),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_141),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_141),
        .token_in_vec(token_in_vec_141),
        .dl_detect_in(dl_detect_out),
        .origin(origin[141]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_141),
        .out_chan_dep_data(out_chan_dep_data_141),
        .token_out_vec(token_out_vec_141),
        .dl_detect_out(dl_in_vec[141]));

    assign proc_141_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.fifo_A_PE_8_2_x142_blk_n);
    assign proc_141_data_PIPO_blk[0] = 1'b0;
    assign proc_141_start_FIFO_blk[0] = 1'b0;
    assign proc_141_TLF_FIFO_blk[0] = 1'b0;
    assign proc_141_input_sync_blk[0] = 1'b0;
    assign proc_141_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_141[0] = dl_detect_out ? proc_dep_vld_vec_141_reg[0] : (proc_141_data_FIFO_blk[0] | proc_141_data_PIPO_blk[0] | proc_141_start_FIFO_blk[0] | proc_141_TLF_FIFO_blk[0] | proc_141_input_sync_blk[0] | proc_141_output_sync_blk[0]);
    assign proc_141_data_FIFO_blk[1] = 1'b0;
    assign proc_141_data_PIPO_blk[1] = 1'b0;
    assign proc_141_start_FIFO_blk[1] = 1'b0;
    assign proc_141_TLF_FIFO_blk[1] = 1'b0;
    assign proc_141_input_sync_blk[1] = 1'b0;
    assign proc_141_output_sync_blk[1] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[1] = dl_detect_out ? proc_dep_vld_vec_141_reg[1] : (proc_141_data_FIFO_blk[1] | proc_141_data_PIPO_blk[1] | proc_141_start_FIFO_blk[1] | proc_141_TLF_FIFO_blk[1] | proc_141_input_sync_blk[1] | proc_141_output_sync_blk[1]);
    assign proc_141_data_FIFO_blk[2] = 1'b0;
    assign proc_141_data_PIPO_blk[2] = 1'b0;
    assign proc_141_start_FIFO_blk[2] = 1'b0;
    assign proc_141_TLF_FIFO_blk[2] = 1'b0;
    assign proc_141_input_sync_blk[2] = 1'b0;
    assign proc_141_output_sync_blk[2] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[2] = dl_detect_out ? proc_dep_vld_vec_141_reg[2] : (proc_141_data_FIFO_blk[2] | proc_141_data_PIPO_blk[2] | proc_141_start_FIFO_blk[2] | proc_141_TLF_FIFO_blk[2] | proc_141_input_sync_blk[2] | proc_141_output_sync_blk[2]);
    assign proc_141_data_FIFO_blk[3] = 1'b0;
    assign proc_141_data_PIPO_blk[3] = 1'b0;
    assign proc_141_start_FIFO_blk[3] = 1'b0;
    assign proc_141_TLF_FIFO_blk[3] = 1'b0;
    assign proc_141_input_sync_blk[3] = 1'b0;
    assign proc_141_output_sync_blk[3] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[3] = dl_detect_out ? proc_dep_vld_vec_141_reg[3] : (proc_141_data_FIFO_blk[3] | proc_141_data_PIPO_blk[3] | proc_141_start_FIFO_blk[3] | proc_141_TLF_FIFO_blk[3] | proc_141_input_sync_blk[3] | proc_141_output_sync_blk[3]);
    assign proc_141_data_FIFO_blk[4] = 1'b0;
    assign proc_141_data_PIPO_blk[4] = 1'b0;
    assign proc_141_start_FIFO_blk[4] = 1'b0;
    assign proc_141_TLF_FIFO_blk[4] = 1'b0;
    assign proc_141_input_sync_blk[4] = 1'b0;
    assign proc_141_output_sync_blk[4] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[4] = dl_detect_out ? proc_dep_vld_vec_141_reg[4] : (proc_141_data_FIFO_blk[4] | proc_141_data_PIPO_blk[4] | proc_141_start_FIFO_blk[4] | proc_141_TLF_FIFO_blk[4] | proc_141_input_sync_blk[4] | proc_141_output_sync_blk[4]);
    assign proc_141_data_FIFO_blk[5] = 1'b0;
    assign proc_141_data_PIPO_blk[5] = 1'b0;
    assign proc_141_start_FIFO_blk[5] = 1'b0;
    assign proc_141_TLF_FIFO_blk[5] = 1'b0;
    assign proc_141_input_sync_blk[5] = 1'b0;
    assign proc_141_output_sync_blk[5] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[5] = dl_detect_out ? proc_dep_vld_vec_141_reg[5] : (proc_141_data_FIFO_blk[5] | proc_141_data_PIPO_blk[5] | proc_141_start_FIFO_blk[5] | proc_141_TLF_FIFO_blk[5] | proc_141_input_sync_blk[5] | proc_141_output_sync_blk[5]);
    assign proc_141_data_FIFO_blk[6] = 1'b0;
    assign proc_141_data_PIPO_blk[6] = 1'b0;
    assign proc_141_start_FIFO_blk[6] = 1'b0;
    assign proc_141_TLF_FIFO_blk[6] = 1'b0;
    assign proc_141_input_sync_blk[6] = 1'b0;
    assign proc_141_output_sync_blk[6] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[6] = dl_detect_out ? proc_dep_vld_vec_141_reg[6] : (proc_141_data_FIFO_blk[6] | proc_141_data_PIPO_blk[6] | proc_141_start_FIFO_blk[6] | proc_141_TLF_FIFO_blk[6] | proc_141_input_sync_blk[6] | proc_141_output_sync_blk[6]);
    assign proc_141_data_FIFO_blk[7] = 1'b0;
    assign proc_141_data_PIPO_blk[7] = 1'b0;
    assign proc_141_start_FIFO_blk[7] = 1'b0;
    assign proc_141_TLF_FIFO_blk[7] = 1'b0;
    assign proc_141_input_sync_blk[7] = 1'b0;
    assign proc_141_output_sync_blk[7] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[7] = dl_detect_out ? proc_dep_vld_vec_141_reg[7] : (proc_141_data_FIFO_blk[7] | proc_141_data_PIPO_blk[7] | proc_141_start_FIFO_blk[7] | proc_141_TLF_FIFO_blk[7] | proc_141_input_sync_blk[7] | proc_141_output_sync_blk[7]);
    assign proc_141_data_FIFO_blk[8] = 1'b0;
    assign proc_141_data_PIPO_blk[8] = 1'b0;
    assign proc_141_start_FIFO_blk[8] = 1'b0;
    assign proc_141_TLF_FIFO_blk[8] = 1'b0;
    assign proc_141_input_sync_blk[8] = 1'b0;
    assign proc_141_output_sync_blk[8] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[8] = dl_detect_out ? proc_dep_vld_vec_141_reg[8] : (proc_141_data_FIFO_blk[8] | proc_141_data_PIPO_blk[8] | proc_141_start_FIFO_blk[8] | proc_141_TLF_FIFO_blk[8] | proc_141_input_sync_blk[8] | proc_141_output_sync_blk[8]);
    assign proc_141_data_FIFO_blk[9] = 1'b0;
    assign proc_141_data_PIPO_blk[9] = 1'b0;
    assign proc_141_start_FIFO_blk[9] = 1'b0;
    assign proc_141_TLF_FIFO_blk[9] = 1'b0;
    assign proc_141_input_sync_blk[9] = 1'b0;
    assign proc_141_output_sync_blk[9] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[9] = dl_detect_out ? proc_dep_vld_vec_141_reg[9] : (proc_141_data_FIFO_blk[9] | proc_141_data_PIPO_blk[9] | proc_141_start_FIFO_blk[9] | proc_141_TLF_FIFO_blk[9] | proc_141_input_sync_blk[9] | proc_141_output_sync_blk[9]);
    assign proc_141_data_FIFO_blk[10] = 1'b0;
    assign proc_141_data_PIPO_blk[10] = 1'b0;
    assign proc_141_start_FIFO_blk[10] = 1'b0;
    assign proc_141_TLF_FIFO_blk[10] = 1'b0;
    assign proc_141_input_sync_blk[10] = 1'b0;
    assign proc_141_output_sync_blk[10] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[10] = dl_detect_out ? proc_dep_vld_vec_141_reg[10] : (proc_141_data_FIFO_blk[10] | proc_141_data_PIPO_blk[10] | proc_141_start_FIFO_blk[10] | proc_141_TLF_FIFO_blk[10] | proc_141_input_sync_blk[10] | proc_141_output_sync_blk[10]);
    assign proc_141_data_FIFO_blk[11] = 1'b0;
    assign proc_141_data_PIPO_blk[11] = 1'b0;
    assign proc_141_start_FIFO_blk[11] = 1'b0;
    assign proc_141_TLF_FIFO_blk[11] = 1'b0;
    assign proc_141_input_sync_blk[11] = 1'b0;
    assign proc_141_output_sync_blk[11] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[11] = dl_detect_out ? proc_dep_vld_vec_141_reg[11] : (proc_141_data_FIFO_blk[11] | proc_141_data_PIPO_blk[11] | proc_141_start_FIFO_blk[11] | proc_141_TLF_FIFO_blk[11] | proc_141_input_sync_blk[11] | proc_141_output_sync_blk[11]);
    assign proc_141_data_FIFO_blk[12] = 1'b0;
    assign proc_141_data_PIPO_blk[12] = 1'b0;
    assign proc_141_start_FIFO_blk[12] = 1'b0;
    assign proc_141_TLF_FIFO_blk[12] = 1'b0;
    assign proc_141_input_sync_blk[12] = 1'b0;
    assign proc_141_output_sync_blk[12] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[12] = dl_detect_out ? proc_dep_vld_vec_141_reg[12] : (proc_141_data_FIFO_blk[12] | proc_141_data_PIPO_blk[12] | proc_141_start_FIFO_blk[12] | proc_141_TLF_FIFO_blk[12] | proc_141_input_sync_blk[12] | proc_141_output_sync_blk[12]);
    assign proc_141_data_FIFO_blk[13] = 1'b0;
    assign proc_141_data_PIPO_blk[13] = 1'b0;
    assign proc_141_start_FIFO_blk[13] = 1'b0;
    assign proc_141_TLF_FIFO_blk[13] = 1'b0;
    assign proc_141_input_sync_blk[13] = 1'b0;
    assign proc_141_output_sync_blk[13] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[13] = dl_detect_out ? proc_dep_vld_vec_141_reg[13] : (proc_141_data_FIFO_blk[13] | proc_141_data_PIPO_blk[13] | proc_141_start_FIFO_blk[13] | proc_141_TLF_FIFO_blk[13] | proc_141_input_sync_blk[13] | proc_141_output_sync_blk[13]);
    assign proc_141_data_FIFO_blk[14] = 1'b0;
    assign proc_141_data_PIPO_blk[14] = 1'b0;
    assign proc_141_start_FIFO_blk[14] = 1'b0;
    assign proc_141_TLF_FIFO_blk[14] = 1'b0;
    assign proc_141_input_sync_blk[14] = 1'b0;
    assign proc_141_output_sync_blk[14] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[14] = dl_detect_out ? proc_dep_vld_vec_141_reg[14] : (proc_141_data_FIFO_blk[14] | proc_141_data_PIPO_blk[14] | proc_141_start_FIFO_blk[14] | proc_141_TLF_FIFO_blk[14] | proc_141_input_sync_blk[14] | proc_141_output_sync_blk[14]);
    assign proc_141_data_FIFO_blk[15] = 1'b0;
    assign proc_141_data_PIPO_blk[15] = 1'b0;
    assign proc_141_start_FIFO_blk[15] = 1'b0;
    assign proc_141_TLF_FIFO_blk[15] = 1'b0;
    assign proc_141_input_sync_blk[15] = 1'b0;
    assign proc_141_output_sync_blk[15] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[15] = dl_detect_out ? proc_dep_vld_vec_141_reg[15] : (proc_141_data_FIFO_blk[15] | proc_141_data_PIPO_blk[15] | proc_141_start_FIFO_blk[15] | proc_141_TLF_FIFO_blk[15] | proc_141_input_sync_blk[15] | proc_141_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_141_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_141_reg <= proc_dep_vld_vec_141;
        end
    end
    assign in_chan_dep_vld_vec_141[0] = dep_chan_vld_124_141;
    assign in_chan_dep_data_vec_141[176 : 0] = dep_chan_data_124_141;
    assign token_in_vec_141[0] = token_124_141;
    assign in_chan_dep_vld_vec_141[1] = dep_chan_vld_133_141;
    assign in_chan_dep_data_vec_141[353 : 177] = dep_chan_data_133_141;
    assign token_in_vec_141[1] = token_133_141;
    assign in_chan_dep_vld_vec_141[2] = dep_chan_vld_134_141;
    assign in_chan_dep_data_vec_141[530 : 354] = dep_chan_data_134_141;
    assign token_in_vec_141[2] = token_134_141;
    assign in_chan_dep_vld_vec_141[3] = dep_chan_vld_135_141;
    assign in_chan_dep_data_vec_141[707 : 531] = dep_chan_data_135_141;
    assign token_in_vec_141[3] = token_135_141;
    assign in_chan_dep_vld_vec_141[4] = dep_chan_vld_136_141;
    assign in_chan_dep_data_vec_141[884 : 708] = dep_chan_data_136_141;
    assign token_in_vec_141[4] = token_136_141;
    assign in_chan_dep_vld_vec_141[5] = dep_chan_vld_137_141;
    assign in_chan_dep_data_vec_141[1061 : 885] = dep_chan_data_137_141;
    assign token_in_vec_141[5] = token_137_141;
    assign in_chan_dep_vld_vec_141[6] = dep_chan_vld_138_141;
    assign in_chan_dep_data_vec_141[1238 : 1062] = dep_chan_data_138_141;
    assign token_in_vec_141[6] = token_138_141;
    assign in_chan_dep_vld_vec_141[7] = dep_chan_vld_139_141;
    assign in_chan_dep_data_vec_141[1415 : 1239] = dep_chan_data_139_141;
    assign token_in_vec_141[7] = token_139_141;
    assign in_chan_dep_vld_vec_141[8] = dep_chan_vld_140_141;
    assign in_chan_dep_data_vec_141[1592 : 1416] = dep_chan_data_140_141;
    assign token_in_vec_141[8] = token_140_141;
    assign in_chan_dep_vld_vec_141[9] = dep_chan_vld_142_141;
    assign in_chan_dep_data_vec_141[1769 : 1593] = dep_chan_data_142_141;
    assign token_in_vec_141[9] = token_142_141;
    assign in_chan_dep_vld_vec_141[10] = dep_chan_vld_143_141;
    assign in_chan_dep_data_vec_141[1946 : 1770] = dep_chan_data_143_141;
    assign token_in_vec_141[10] = token_143_141;
    assign in_chan_dep_vld_vec_141[11] = dep_chan_vld_144_141;
    assign in_chan_dep_data_vec_141[2123 : 1947] = dep_chan_data_144_141;
    assign token_in_vec_141[11] = token_144_141;
    assign in_chan_dep_vld_vec_141[12] = dep_chan_vld_145_141;
    assign in_chan_dep_data_vec_141[2300 : 2124] = dep_chan_data_145_141;
    assign token_in_vec_141[12] = token_145_141;
    assign in_chan_dep_vld_vec_141[13] = dep_chan_vld_146_141;
    assign in_chan_dep_data_vec_141[2477 : 2301] = dep_chan_data_146_141;
    assign token_in_vec_141[13] = token_146_141;
    assign in_chan_dep_vld_vec_141[14] = dep_chan_vld_147_141;
    assign in_chan_dep_data_vec_141[2654 : 2478] = dep_chan_data_147_141;
    assign token_in_vec_141[14] = token_147_141;
    assign in_chan_dep_vld_vec_141[15] = dep_chan_vld_176_141;
    assign in_chan_dep_data_vec_141[2831 : 2655] = dep_chan_data_176_141;
    assign token_in_vec_141[15] = token_176_141;
    assign dep_chan_vld_141_124 = out_chan_dep_vld_vec_141[0];
    assign dep_chan_data_141_124 = out_chan_dep_data_141;
    assign token_141_124 = token_out_vec_141[0];
    assign dep_chan_vld_141_133 = out_chan_dep_vld_vec_141[1];
    assign dep_chan_data_141_133 = out_chan_dep_data_141;
    assign token_141_133 = token_out_vec_141[1];
    assign dep_chan_vld_141_134 = out_chan_dep_vld_vec_141[2];
    assign dep_chan_data_141_134 = out_chan_dep_data_141;
    assign token_141_134 = token_out_vec_141[2];
    assign dep_chan_vld_141_135 = out_chan_dep_vld_vec_141[3];
    assign dep_chan_data_141_135 = out_chan_dep_data_141;
    assign token_141_135 = token_out_vec_141[3];
    assign dep_chan_vld_141_136 = out_chan_dep_vld_vec_141[4];
    assign dep_chan_data_141_136 = out_chan_dep_data_141;
    assign token_141_136 = token_out_vec_141[4];
    assign dep_chan_vld_141_137 = out_chan_dep_vld_vec_141[5];
    assign dep_chan_data_141_137 = out_chan_dep_data_141;
    assign token_141_137 = token_out_vec_141[5];
    assign dep_chan_vld_141_138 = out_chan_dep_vld_vec_141[6];
    assign dep_chan_data_141_138 = out_chan_dep_data_141;
    assign token_141_138 = token_out_vec_141[6];
    assign dep_chan_vld_141_139 = out_chan_dep_vld_vec_141[7];
    assign dep_chan_data_141_139 = out_chan_dep_data_141;
    assign token_141_139 = token_out_vec_141[7];
    assign dep_chan_vld_141_140 = out_chan_dep_vld_vec_141[8];
    assign dep_chan_data_141_140 = out_chan_dep_data_141;
    assign token_141_140 = token_out_vec_141[8];
    assign dep_chan_vld_141_142 = out_chan_dep_vld_vec_141[9];
    assign dep_chan_data_141_142 = out_chan_dep_data_141;
    assign token_141_142 = token_out_vec_141[9];
    assign dep_chan_vld_141_143 = out_chan_dep_vld_vec_141[10];
    assign dep_chan_data_141_143 = out_chan_dep_data_141;
    assign token_141_143 = token_out_vec_141[10];
    assign dep_chan_vld_141_144 = out_chan_dep_vld_vec_141[11];
    assign dep_chan_data_141_144 = out_chan_dep_data_141;
    assign token_141_144 = token_out_vec_141[11];
    assign dep_chan_vld_141_145 = out_chan_dep_vld_vec_141[12];
    assign dep_chan_data_141_145 = out_chan_dep_data_141;
    assign token_141_145 = token_out_vec_141[12];
    assign dep_chan_vld_141_146 = out_chan_dep_vld_vec_141[13];
    assign dep_chan_data_141_146 = out_chan_dep_data_141;
    assign token_141_146 = token_out_vec_141[13];
    assign dep_chan_vld_141_147 = out_chan_dep_vld_vec_141[14];
    assign dep_chan_data_141_147 = out_chan_dep_data_141;
    assign token_141_147 = token_out_vec_141[14];
    assign dep_chan_vld_141_176 = out_chan_dep_vld_vec_141[15];
    assign dep_chan_data_141_176 = out_chan_dep_data_141;
    assign token_141_176 = token_out_vec_141[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0
    top_hls_deadlock_detect_unit #(177, 142, 16, 16) top_hls_deadlock_detect_unit_142 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_142),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_142),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_142),
        .token_in_vec(token_in_vec_142),
        .dl_detect_in(dl_detect_out),
        .origin(origin[142]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_142),
        .out_chan_dep_data(out_chan_dep_data_142),
        .token_out_vec(token_out_vec_142),
        .dl_detect_out(dl_in_vec[142]));

    assign proc_142_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.fifo_A_PE_9_2_x145_blk_n);
    assign proc_142_data_PIPO_blk[0] = 1'b0;
    assign proc_142_start_FIFO_blk[0] = 1'b0;
    assign proc_142_TLF_FIFO_blk[0] = 1'b0;
    assign proc_142_input_sync_blk[0] = 1'b0;
    assign proc_142_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_142[0] = dl_detect_out ? proc_dep_vld_vec_142_reg[0] : (proc_142_data_FIFO_blk[0] | proc_142_data_PIPO_blk[0] | proc_142_start_FIFO_blk[0] | proc_142_TLF_FIFO_blk[0] | proc_142_input_sync_blk[0] | proc_142_output_sync_blk[0]);
    assign proc_142_data_FIFO_blk[1] = 1'b0;
    assign proc_142_data_PIPO_blk[1] = 1'b0;
    assign proc_142_start_FIFO_blk[1] = 1'b0;
    assign proc_142_TLF_FIFO_blk[1] = 1'b0;
    assign proc_142_input_sync_blk[1] = 1'b0;
    assign proc_142_output_sync_blk[1] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[1] = dl_detect_out ? proc_dep_vld_vec_142_reg[1] : (proc_142_data_FIFO_blk[1] | proc_142_data_PIPO_blk[1] | proc_142_start_FIFO_blk[1] | proc_142_TLF_FIFO_blk[1] | proc_142_input_sync_blk[1] | proc_142_output_sync_blk[1]);
    assign proc_142_data_FIFO_blk[2] = 1'b0;
    assign proc_142_data_PIPO_blk[2] = 1'b0;
    assign proc_142_start_FIFO_blk[2] = 1'b0;
    assign proc_142_TLF_FIFO_blk[2] = 1'b0;
    assign proc_142_input_sync_blk[2] = 1'b0;
    assign proc_142_output_sync_blk[2] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[2] = dl_detect_out ? proc_dep_vld_vec_142_reg[2] : (proc_142_data_FIFO_blk[2] | proc_142_data_PIPO_blk[2] | proc_142_start_FIFO_blk[2] | proc_142_TLF_FIFO_blk[2] | proc_142_input_sync_blk[2] | proc_142_output_sync_blk[2]);
    assign proc_142_data_FIFO_blk[3] = 1'b0;
    assign proc_142_data_PIPO_blk[3] = 1'b0;
    assign proc_142_start_FIFO_blk[3] = 1'b0;
    assign proc_142_TLF_FIFO_blk[3] = 1'b0;
    assign proc_142_input_sync_blk[3] = 1'b0;
    assign proc_142_output_sync_blk[3] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[3] = dl_detect_out ? proc_dep_vld_vec_142_reg[3] : (proc_142_data_FIFO_blk[3] | proc_142_data_PIPO_blk[3] | proc_142_start_FIFO_blk[3] | proc_142_TLF_FIFO_blk[3] | proc_142_input_sync_blk[3] | proc_142_output_sync_blk[3]);
    assign proc_142_data_FIFO_blk[4] = 1'b0;
    assign proc_142_data_PIPO_blk[4] = 1'b0;
    assign proc_142_start_FIFO_blk[4] = 1'b0;
    assign proc_142_TLF_FIFO_blk[4] = 1'b0;
    assign proc_142_input_sync_blk[4] = 1'b0;
    assign proc_142_output_sync_blk[4] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[4] = dl_detect_out ? proc_dep_vld_vec_142_reg[4] : (proc_142_data_FIFO_blk[4] | proc_142_data_PIPO_blk[4] | proc_142_start_FIFO_blk[4] | proc_142_TLF_FIFO_blk[4] | proc_142_input_sync_blk[4] | proc_142_output_sync_blk[4]);
    assign proc_142_data_FIFO_blk[5] = 1'b0;
    assign proc_142_data_PIPO_blk[5] = 1'b0;
    assign proc_142_start_FIFO_blk[5] = 1'b0;
    assign proc_142_TLF_FIFO_blk[5] = 1'b0;
    assign proc_142_input_sync_blk[5] = 1'b0;
    assign proc_142_output_sync_blk[5] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[5] = dl_detect_out ? proc_dep_vld_vec_142_reg[5] : (proc_142_data_FIFO_blk[5] | proc_142_data_PIPO_blk[5] | proc_142_start_FIFO_blk[5] | proc_142_TLF_FIFO_blk[5] | proc_142_input_sync_blk[5] | proc_142_output_sync_blk[5]);
    assign proc_142_data_FIFO_blk[6] = 1'b0;
    assign proc_142_data_PIPO_blk[6] = 1'b0;
    assign proc_142_start_FIFO_blk[6] = 1'b0;
    assign proc_142_TLF_FIFO_blk[6] = 1'b0;
    assign proc_142_input_sync_blk[6] = 1'b0;
    assign proc_142_output_sync_blk[6] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[6] = dl_detect_out ? proc_dep_vld_vec_142_reg[6] : (proc_142_data_FIFO_blk[6] | proc_142_data_PIPO_blk[6] | proc_142_start_FIFO_blk[6] | proc_142_TLF_FIFO_blk[6] | proc_142_input_sync_blk[6] | proc_142_output_sync_blk[6]);
    assign proc_142_data_FIFO_blk[7] = 1'b0;
    assign proc_142_data_PIPO_blk[7] = 1'b0;
    assign proc_142_start_FIFO_blk[7] = 1'b0;
    assign proc_142_TLF_FIFO_blk[7] = 1'b0;
    assign proc_142_input_sync_blk[7] = 1'b0;
    assign proc_142_output_sync_blk[7] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[7] = dl_detect_out ? proc_dep_vld_vec_142_reg[7] : (proc_142_data_FIFO_blk[7] | proc_142_data_PIPO_blk[7] | proc_142_start_FIFO_blk[7] | proc_142_TLF_FIFO_blk[7] | proc_142_input_sync_blk[7] | proc_142_output_sync_blk[7]);
    assign proc_142_data_FIFO_blk[8] = 1'b0;
    assign proc_142_data_PIPO_blk[8] = 1'b0;
    assign proc_142_start_FIFO_blk[8] = 1'b0;
    assign proc_142_TLF_FIFO_blk[8] = 1'b0;
    assign proc_142_input_sync_blk[8] = 1'b0;
    assign proc_142_output_sync_blk[8] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[8] = dl_detect_out ? proc_dep_vld_vec_142_reg[8] : (proc_142_data_FIFO_blk[8] | proc_142_data_PIPO_blk[8] | proc_142_start_FIFO_blk[8] | proc_142_TLF_FIFO_blk[8] | proc_142_input_sync_blk[8] | proc_142_output_sync_blk[8]);
    assign proc_142_data_FIFO_blk[9] = 1'b0;
    assign proc_142_data_PIPO_blk[9] = 1'b0;
    assign proc_142_start_FIFO_blk[9] = 1'b0;
    assign proc_142_TLF_FIFO_blk[9] = 1'b0;
    assign proc_142_input_sync_blk[9] = 1'b0;
    assign proc_142_output_sync_blk[9] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[9] = dl_detect_out ? proc_dep_vld_vec_142_reg[9] : (proc_142_data_FIFO_blk[9] | proc_142_data_PIPO_blk[9] | proc_142_start_FIFO_blk[9] | proc_142_TLF_FIFO_blk[9] | proc_142_input_sync_blk[9] | proc_142_output_sync_blk[9]);
    assign proc_142_data_FIFO_blk[10] = 1'b0;
    assign proc_142_data_PIPO_blk[10] = 1'b0;
    assign proc_142_start_FIFO_blk[10] = 1'b0;
    assign proc_142_TLF_FIFO_blk[10] = 1'b0;
    assign proc_142_input_sync_blk[10] = 1'b0;
    assign proc_142_output_sync_blk[10] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[10] = dl_detect_out ? proc_dep_vld_vec_142_reg[10] : (proc_142_data_FIFO_blk[10] | proc_142_data_PIPO_blk[10] | proc_142_start_FIFO_blk[10] | proc_142_TLF_FIFO_blk[10] | proc_142_input_sync_blk[10] | proc_142_output_sync_blk[10]);
    assign proc_142_data_FIFO_blk[11] = 1'b0;
    assign proc_142_data_PIPO_blk[11] = 1'b0;
    assign proc_142_start_FIFO_blk[11] = 1'b0;
    assign proc_142_TLF_FIFO_blk[11] = 1'b0;
    assign proc_142_input_sync_blk[11] = 1'b0;
    assign proc_142_output_sync_blk[11] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[11] = dl_detect_out ? proc_dep_vld_vec_142_reg[11] : (proc_142_data_FIFO_blk[11] | proc_142_data_PIPO_blk[11] | proc_142_start_FIFO_blk[11] | proc_142_TLF_FIFO_blk[11] | proc_142_input_sync_blk[11] | proc_142_output_sync_blk[11]);
    assign proc_142_data_FIFO_blk[12] = 1'b0;
    assign proc_142_data_PIPO_blk[12] = 1'b0;
    assign proc_142_start_FIFO_blk[12] = 1'b0;
    assign proc_142_TLF_FIFO_blk[12] = 1'b0;
    assign proc_142_input_sync_blk[12] = 1'b0;
    assign proc_142_output_sync_blk[12] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[12] = dl_detect_out ? proc_dep_vld_vec_142_reg[12] : (proc_142_data_FIFO_blk[12] | proc_142_data_PIPO_blk[12] | proc_142_start_FIFO_blk[12] | proc_142_TLF_FIFO_blk[12] | proc_142_input_sync_blk[12] | proc_142_output_sync_blk[12]);
    assign proc_142_data_FIFO_blk[13] = 1'b0;
    assign proc_142_data_PIPO_blk[13] = 1'b0;
    assign proc_142_start_FIFO_blk[13] = 1'b0;
    assign proc_142_TLF_FIFO_blk[13] = 1'b0;
    assign proc_142_input_sync_blk[13] = 1'b0;
    assign proc_142_output_sync_blk[13] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[13] = dl_detect_out ? proc_dep_vld_vec_142_reg[13] : (proc_142_data_FIFO_blk[13] | proc_142_data_PIPO_blk[13] | proc_142_start_FIFO_blk[13] | proc_142_TLF_FIFO_blk[13] | proc_142_input_sync_blk[13] | proc_142_output_sync_blk[13]);
    assign proc_142_data_FIFO_blk[14] = 1'b0;
    assign proc_142_data_PIPO_blk[14] = 1'b0;
    assign proc_142_start_FIFO_blk[14] = 1'b0;
    assign proc_142_TLF_FIFO_blk[14] = 1'b0;
    assign proc_142_input_sync_blk[14] = 1'b0;
    assign proc_142_output_sync_blk[14] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[14] = dl_detect_out ? proc_dep_vld_vec_142_reg[14] : (proc_142_data_FIFO_blk[14] | proc_142_data_PIPO_blk[14] | proc_142_start_FIFO_blk[14] | proc_142_TLF_FIFO_blk[14] | proc_142_input_sync_blk[14] | proc_142_output_sync_blk[14]);
    assign proc_142_data_FIFO_blk[15] = 1'b0;
    assign proc_142_data_PIPO_blk[15] = 1'b0;
    assign proc_142_start_FIFO_blk[15] = 1'b0;
    assign proc_142_TLF_FIFO_blk[15] = 1'b0;
    assign proc_142_input_sync_blk[15] = 1'b0;
    assign proc_142_output_sync_blk[15] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[15] = dl_detect_out ? proc_dep_vld_vec_142_reg[15] : (proc_142_data_FIFO_blk[15] | proc_142_data_PIPO_blk[15] | proc_142_start_FIFO_blk[15] | proc_142_TLF_FIFO_blk[15] | proc_142_input_sync_blk[15] | proc_142_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_142_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_142_reg <= proc_dep_vld_vec_142;
        end
    end
    assign in_chan_dep_vld_vec_142[0] = dep_chan_vld_126_142;
    assign in_chan_dep_data_vec_142[176 : 0] = dep_chan_data_126_142;
    assign token_in_vec_142[0] = token_126_142;
    assign in_chan_dep_vld_vec_142[1] = dep_chan_vld_133_142;
    assign in_chan_dep_data_vec_142[353 : 177] = dep_chan_data_133_142;
    assign token_in_vec_142[1] = token_133_142;
    assign in_chan_dep_vld_vec_142[2] = dep_chan_vld_134_142;
    assign in_chan_dep_data_vec_142[530 : 354] = dep_chan_data_134_142;
    assign token_in_vec_142[2] = token_134_142;
    assign in_chan_dep_vld_vec_142[3] = dep_chan_vld_135_142;
    assign in_chan_dep_data_vec_142[707 : 531] = dep_chan_data_135_142;
    assign token_in_vec_142[3] = token_135_142;
    assign in_chan_dep_vld_vec_142[4] = dep_chan_vld_136_142;
    assign in_chan_dep_data_vec_142[884 : 708] = dep_chan_data_136_142;
    assign token_in_vec_142[4] = token_136_142;
    assign in_chan_dep_vld_vec_142[5] = dep_chan_vld_137_142;
    assign in_chan_dep_data_vec_142[1061 : 885] = dep_chan_data_137_142;
    assign token_in_vec_142[5] = token_137_142;
    assign in_chan_dep_vld_vec_142[6] = dep_chan_vld_138_142;
    assign in_chan_dep_data_vec_142[1238 : 1062] = dep_chan_data_138_142;
    assign token_in_vec_142[6] = token_138_142;
    assign in_chan_dep_vld_vec_142[7] = dep_chan_vld_139_142;
    assign in_chan_dep_data_vec_142[1415 : 1239] = dep_chan_data_139_142;
    assign token_in_vec_142[7] = token_139_142;
    assign in_chan_dep_vld_vec_142[8] = dep_chan_vld_140_142;
    assign in_chan_dep_data_vec_142[1592 : 1416] = dep_chan_data_140_142;
    assign token_in_vec_142[8] = token_140_142;
    assign in_chan_dep_vld_vec_142[9] = dep_chan_vld_141_142;
    assign in_chan_dep_data_vec_142[1769 : 1593] = dep_chan_data_141_142;
    assign token_in_vec_142[9] = token_141_142;
    assign in_chan_dep_vld_vec_142[10] = dep_chan_vld_143_142;
    assign in_chan_dep_data_vec_142[1946 : 1770] = dep_chan_data_143_142;
    assign token_in_vec_142[10] = token_143_142;
    assign in_chan_dep_vld_vec_142[11] = dep_chan_vld_144_142;
    assign in_chan_dep_data_vec_142[2123 : 1947] = dep_chan_data_144_142;
    assign token_in_vec_142[11] = token_144_142;
    assign in_chan_dep_vld_vec_142[12] = dep_chan_vld_145_142;
    assign in_chan_dep_data_vec_142[2300 : 2124] = dep_chan_data_145_142;
    assign token_in_vec_142[12] = token_145_142;
    assign in_chan_dep_vld_vec_142[13] = dep_chan_vld_146_142;
    assign in_chan_dep_data_vec_142[2477 : 2301] = dep_chan_data_146_142;
    assign token_in_vec_142[13] = token_146_142;
    assign in_chan_dep_vld_vec_142[14] = dep_chan_vld_147_142;
    assign in_chan_dep_data_vec_142[2654 : 2478] = dep_chan_data_147_142;
    assign token_in_vec_142[14] = token_147_142;
    assign in_chan_dep_vld_vec_142[15] = dep_chan_vld_176_142;
    assign in_chan_dep_data_vec_142[2831 : 2655] = dep_chan_data_176_142;
    assign token_in_vec_142[15] = token_176_142;
    assign dep_chan_vld_142_126 = out_chan_dep_vld_vec_142[0];
    assign dep_chan_data_142_126 = out_chan_dep_data_142;
    assign token_142_126 = token_out_vec_142[0];
    assign dep_chan_vld_142_133 = out_chan_dep_vld_vec_142[1];
    assign dep_chan_data_142_133 = out_chan_dep_data_142;
    assign token_142_133 = token_out_vec_142[1];
    assign dep_chan_vld_142_134 = out_chan_dep_vld_vec_142[2];
    assign dep_chan_data_142_134 = out_chan_dep_data_142;
    assign token_142_134 = token_out_vec_142[2];
    assign dep_chan_vld_142_135 = out_chan_dep_vld_vec_142[3];
    assign dep_chan_data_142_135 = out_chan_dep_data_142;
    assign token_142_135 = token_out_vec_142[3];
    assign dep_chan_vld_142_136 = out_chan_dep_vld_vec_142[4];
    assign dep_chan_data_142_136 = out_chan_dep_data_142;
    assign token_142_136 = token_out_vec_142[4];
    assign dep_chan_vld_142_137 = out_chan_dep_vld_vec_142[5];
    assign dep_chan_data_142_137 = out_chan_dep_data_142;
    assign token_142_137 = token_out_vec_142[5];
    assign dep_chan_vld_142_138 = out_chan_dep_vld_vec_142[6];
    assign dep_chan_data_142_138 = out_chan_dep_data_142;
    assign token_142_138 = token_out_vec_142[6];
    assign dep_chan_vld_142_139 = out_chan_dep_vld_vec_142[7];
    assign dep_chan_data_142_139 = out_chan_dep_data_142;
    assign token_142_139 = token_out_vec_142[7];
    assign dep_chan_vld_142_140 = out_chan_dep_vld_vec_142[8];
    assign dep_chan_data_142_140 = out_chan_dep_data_142;
    assign token_142_140 = token_out_vec_142[8];
    assign dep_chan_vld_142_141 = out_chan_dep_vld_vec_142[9];
    assign dep_chan_data_142_141 = out_chan_dep_data_142;
    assign token_142_141 = token_out_vec_142[9];
    assign dep_chan_vld_142_143 = out_chan_dep_vld_vec_142[10];
    assign dep_chan_data_142_143 = out_chan_dep_data_142;
    assign token_142_143 = token_out_vec_142[10];
    assign dep_chan_vld_142_144 = out_chan_dep_vld_vec_142[11];
    assign dep_chan_data_142_144 = out_chan_dep_data_142;
    assign token_142_144 = token_out_vec_142[11];
    assign dep_chan_vld_142_145 = out_chan_dep_vld_vec_142[12];
    assign dep_chan_data_142_145 = out_chan_dep_data_142;
    assign token_142_145 = token_out_vec_142[12];
    assign dep_chan_vld_142_146 = out_chan_dep_vld_vec_142[13];
    assign dep_chan_data_142_146 = out_chan_dep_data_142;
    assign token_142_146 = token_out_vec_142[13];
    assign dep_chan_vld_142_147 = out_chan_dep_vld_vec_142[14];
    assign dep_chan_data_142_147 = out_chan_dep_data_142;
    assign token_142_147 = token_out_vec_142[14];
    assign dep_chan_vld_142_176 = out_chan_dep_vld_vec_142[15];
    assign dep_chan_data_142_176 = out_chan_dep_data_142;
    assign token_142_176 = token_out_vec_142[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0
    top_hls_deadlock_detect_unit #(177, 143, 16, 16) top_hls_deadlock_detect_unit_143 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_143),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_143),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_143),
        .token_in_vec(token_in_vec_143),
        .dl_detect_in(dl_detect_out),
        .origin(origin[143]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_143),
        .out_chan_dep_data(out_chan_dep_data_143),
        .token_out_vec(token_out_vec_143),
        .dl_detect_out(dl_in_vec[143]));

    assign proc_143_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.fifo_A_PE_10_2_x148_blk_n);
    assign proc_143_data_PIPO_blk[0] = 1'b0;
    assign proc_143_start_FIFO_blk[0] = 1'b0;
    assign proc_143_TLF_FIFO_blk[0] = 1'b0;
    assign proc_143_input_sync_blk[0] = 1'b0;
    assign proc_143_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_143[0] = dl_detect_out ? proc_dep_vld_vec_143_reg[0] : (proc_143_data_FIFO_blk[0] | proc_143_data_PIPO_blk[0] | proc_143_start_FIFO_blk[0] | proc_143_TLF_FIFO_blk[0] | proc_143_input_sync_blk[0] | proc_143_output_sync_blk[0]);
    assign proc_143_data_FIFO_blk[1] = 1'b0;
    assign proc_143_data_PIPO_blk[1] = 1'b0;
    assign proc_143_start_FIFO_blk[1] = 1'b0;
    assign proc_143_TLF_FIFO_blk[1] = 1'b0;
    assign proc_143_input_sync_blk[1] = 1'b0;
    assign proc_143_output_sync_blk[1] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[1] = dl_detect_out ? proc_dep_vld_vec_143_reg[1] : (proc_143_data_FIFO_blk[1] | proc_143_data_PIPO_blk[1] | proc_143_start_FIFO_blk[1] | proc_143_TLF_FIFO_blk[1] | proc_143_input_sync_blk[1] | proc_143_output_sync_blk[1]);
    assign proc_143_data_FIFO_blk[2] = 1'b0;
    assign proc_143_data_PIPO_blk[2] = 1'b0;
    assign proc_143_start_FIFO_blk[2] = 1'b0;
    assign proc_143_TLF_FIFO_blk[2] = 1'b0;
    assign proc_143_input_sync_blk[2] = 1'b0;
    assign proc_143_output_sync_blk[2] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[2] = dl_detect_out ? proc_dep_vld_vec_143_reg[2] : (proc_143_data_FIFO_blk[2] | proc_143_data_PIPO_blk[2] | proc_143_start_FIFO_blk[2] | proc_143_TLF_FIFO_blk[2] | proc_143_input_sync_blk[2] | proc_143_output_sync_blk[2]);
    assign proc_143_data_FIFO_blk[3] = 1'b0;
    assign proc_143_data_PIPO_blk[3] = 1'b0;
    assign proc_143_start_FIFO_blk[3] = 1'b0;
    assign proc_143_TLF_FIFO_blk[3] = 1'b0;
    assign proc_143_input_sync_blk[3] = 1'b0;
    assign proc_143_output_sync_blk[3] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[3] = dl_detect_out ? proc_dep_vld_vec_143_reg[3] : (proc_143_data_FIFO_blk[3] | proc_143_data_PIPO_blk[3] | proc_143_start_FIFO_blk[3] | proc_143_TLF_FIFO_blk[3] | proc_143_input_sync_blk[3] | proc_143_output_sync_blk[3]);
    assign proc_143_data_FIFO_blk[4] = 1'b0;
    assign proc_143_data_PIPO_blk[4] = 1'b0;
    assign proc_143_start_FIFO_blk[4] = 1'b0;
    assign proc_143_TLF_FIFO_blk[4] = 1'b0;
    assign proc_143_input_sync_blk[4] = 1'b0;
    assign proc_143_output_sync_blk[4] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[4] = dl_detect_out ? proc_dep_vld_vec_143_reg[4] : (proc_143_data_FIFO_blk[4] | proc_143_data_PIPO_blk[4] | proc_143_start_FIFO_blk[4] | proc_143_TLF_FIFO_blk[4] | proc_143_input_sync_blk[4] | proc_143_output_sync_blk[4]);
    assign proc_143_data_FIFO_blk[5] = 1'b0;
    assign proc_143_data_PIPO_blk[5] = 1'b0;
    assign proc_143_start_FIFO_blk[5] = 1'b0;
    assign proc_143_TLF_FIFO_blk[5] = 1'b0;
    assign proc_143_input_sync_blk[5] = 1'b0;
    assign proc_143_output_sync_blk[5] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[5] = dl_detect_out ? proc_dep_vld_vec_143_reg[5] : (proc_143_data_FIFO_blk[5] | proc_143_data_PIPO_blk[5] | proc_143_start_FIFO_blk[5] | proc_143_TLF_FIFO_blk[5] | proc_143_input_sync_blk[5] | proc_143_output_sync_blk[5]);
    assign proc_143_data_FIFO_blk[6] = 1'b0;
    assign proc_143_data_PIPO_blk[6] = 1'b0;
    assign proc_143_start_FIFO_blk[6] = 1'b0;
    assign proc_143_TLF_FIFO_blk[6] = 1'b0;
    assign proc_143_input_sync_blk[6] = 1'b0;
    assign proc_143_output_sync_blk[6] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[6] = dl_detect_out ? proc_dep_vld_vec_143_reg[6] : (proc_143_data_FIFO_blk[6] | proc_143_data_PIPO_blk[6] | proc_143_start_FIFO_blk[6] | proc_143_TLF_FIFO_blk[6] | proc_143_input_sync_blk[6] | proc_143_output_sync_blk[6]);
    assign proc_143_data_FIFO_blk[7] = 1'b0;
    assign proc_143_data_PIPO_blk[7] = 1'b0;
    assign proc_143_start_FIFO_blk[7] = 1'b0;
    assign proc_143_TLF_FIFO_blk[7] = 1'b0;
    assign proc_143_input_sync_blk[7] = 1'b0;
    assign proc_143_output_sync_blk[7] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[7] = dl_detect_out ? proc_dep_vld_vec_143_reg[7] : (proc_143_data_FIFO_blk[7] | proc_143_data_PIPO_blk[7] | proc_143_start_FIFO_blk[7] | proc_143_TLF_FIFO_blk[7] | proc_143_input_sync_blk[7] | proc_143_output_sync_blk[7]);
    assign proc_143_data_FIFO_blk[8] = 1'b0;
    assign proc_143_data_PIPO_blk[8] = 1'b0;
    assign proc_143_start_FIFO_blk[8] = 1'b0;
    assign proc_143_TLF_FIFO_blk[8] = 1'b0;
    assign proc_143_input_sync_blk[8] = 1'b0;
    assign proc_143_output_sync_blk[8] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[8] = dl_detect_out ? proc_dep_vld_vec_143_reg[8] : (proc_143_data_FIFO_blk[8] | proc_143_data_PIPO_blk[8] | proc_143_start_FIFO_blk[8] | proc_143_TLF_FIFO_blk[8] | proc_143_input_sync_blk[8] | proc_143_output_sync_blk[8]);
    assign proc_143_data_FIFO_blk[9] = 1'b0;
    assign proc_143_data_PIPO_blk[9] = 1'b0;
    assign proc_143_start_FIFO_blk[9] = 1'b0;
    assign proc_143_TLF_FIFO_blk[9] = 1'b0;
    assign proc_143_input_sync_blk[9] = 1'b0;
    assign proc_143_output_sync_blk[9] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[9] = dl_detect_out ? proc_dep_vld_vec_143_reg[9] : (proc_143_data_FIFO_blk[9] | proc_143_data_PIPO_blk[9] | proc_143_start_FIFO_blk[9] | proc_143_TLF_FIFO_blk[9] | proc_143_input_sync_blk[9] | proc_143_output_sync_blk[9]);
    assign proc_143_data_FIFO_blk[10] = 1'b0;
    assign proc_143_data_PIPO_blk[10] = 1'b0;
    assign proc_143_start_FIFO_blk[10] = 1'b0;
    assign proc_143_TLF_FIFO_blk[10] = 1'b0;
    assign proc_143_input_sync_blk[10] = 1'b0;
    assign proc_143_output_sync_blk[10] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[10] = dl_detect_out ? proc_dep_vld_vec_143_reg[10] : (proc_143_data_FIFO_blk[10] | proc_143_data_PIPO_blk[10] | proc_143_start_FIFO_blk[10] | proc_143_TLF_FIFO_blk[10] | proc_143_input_sync_blk[10] | proc_143_output_sync_blk[10]);
    assign proc_143_data_FIFO_blk[11] = 1'b0;
    assign proc_143_data_PIPO_blk[11] = 1'b0;
    assign proc_143_start_FIFO_blk[11] = 1'b0;
    assign proc_143_TLF_FIFO_blk[11] = 1'b0;
    assign proc_143_input_sync_blk[11] = 1'b0;
    assign proc_143_output_sync_blk[11] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[11] = dl_detect_out ? proc_dep_vld_vec_143_reg[11] : (proc_143_data_FIFO_blk[11] | proc_143_data_PIPO_blk[11] | proc_143_start_FIFO_blk[11] | proc_143_TLF_FIFO_blk[11] | proc_143_input_sync_blk[11] | proc_143_output_sync_blk[11]);
    assign proc_143_data_FIFO_blk[12] = 1'b0;
    assign proc_143_data_PIPO_blk[12] = 1'b0;
    assign proc_143_start_FIFO_blk[12] = 1'b0;
    assign proc_143_TLF_FIFO_blk[12] = 1'b0;
    assign proc_143_input_sync_blk[12] = 1'b0;
    assign proc_143_output_sync_blk[12] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[12] = dl_detect_out ? proc_dep_vld_vec_143_reg[12] : (proc_143_data_FIFO_blk[12] | proc_143_data_PIPO_blk[12] | proc_143_start_FIFO_blk[12] | proc_143_TLF_FIFO_blk[12] | proc_143_input_sync_blk[12] | proc_143_output_sync_blk[12]);
    assign proc_143_data_FIFO_blk[13] = 1'b0;
    assign proc_143_data_PIPO_blk[13] = 1'b0;
    assign proc_143_start_FIFO_blk[13] = 1'b0;
    assign proc_143_TLF_FIFO_blk[13] = 1'b0;
    assign proc_143_input_sync_blk[13] = 1'b0;
    assign proc_143_output_sync_blk[13] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[13] = dl_detect_out ? proc_dep_vld_vec_143_reg[13] : (proc_143_data_FIFO_blk[13] | proc_143_data_PIPO_blk[13] | proc_143_start_FIFO_blk[13] | proc_143_TLF_FIFO_blk[13] | proc_143_input_sync_blk[13] | proc_143_output_sync_blk[13]);
    assign proc_143_data_FIFO_blk[14] = 1'b0;
    assign proc_143_data_PIPO_blk[14] = 1'b0;
    assign proc_143_start_FIFO_blk[14] = 1'b0;
    assign proc_143_TLF_FIFO_blk[14] = 1'b0;
    assign proc_143_input_sync_blk[14] = 1'b0;
    assign proc_143_output_sync_blk[14] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[14] = dl_detect_out ? proc_dep_vld_vec_143_reg[14] : (proc_143_data_FIFO_blk[14] | proc_143_data_PIPO_blk[14] | proc_143_start_FIFO_blk[14] | proc_143_TLF_FIFO_blk[14] | proc_143_input_sync_blk[14] | proc_143_output_sync_blk[14]);
    assign proc_143_data_FIFO_blk[15] = 1'b0;
    assign proc_143_data_PIPO_blk[15] = 1'b0;
    assign proc_143_start_FIFO_blk[15] = 1'b0;
    assign proc_143_TLF_FIFO_blk[15] = 1'b0;
    assign proc_143_input_sync_blk[15] = 1'b0;
    assign proc_143_output_sync_blk[15] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[15] = dl_detect_out ? proc_dep_vld_vec_143_reg[15] : (proc_143_data_FIFO_blk[15] | proc_143_data_PIPO_blk[15] | proc_143_start_FIFO_blk[15] | proc_143_TLF_FIFO_blk[15] | proc_143_input_sync_blk[15] | proc_143_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_143_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_143_reg <= proc_dep_vld_vec_143;
        end
    end
    assign in_chan_dep_vld_vec_143[0] = dep_chan_vld_128_143;
    assign in_chan_dep_data_vec_143[176 : 0] = dep_chan_data_128_143;
    assign token_in_vec_143[0] = token_128_143;
    assign in_chan_dep_vld_vec_143[1] = dep_chan_vld_133_143;
    assign in_chan_dep_data_vec_143[353 : 177] = dep_chan_data_133_143;
    assign token_in_vec_143[1] = token_133_143;
    assign in_chan_dep_vld_vec_143[2] = dep_chan_vld_134_143;
    assign in_chan_dep_data_vec_143[530 : 354] = dep_chan_data_134_143;
    assign token_in_vec_143[2] = token_134_143;
    assign in_chan_dep_vld_vec_143[3] = dep_chan_vld_135_143;
    assign in_chan_dep_data_vec_143[707 : 531] = dep_chan_data_135_143;
    assign token_in_vec_143[3] = token_135_143;
    assign in_chan_dep_vld_vec_143[4] = dep_chan_vld_136_143;
    assign in_chan_dep_data_vec_143[884 : 708] = dep_chan_data_136_143;
    assign token_in_vec_143[4] = token_136_143;
    assign in_chan_dep_vld_vec_143[5] = dep_chan_vld_137_143;
    assign in_chan_dep_data_vec_143[1061 : 885] = dep_chan_data_137_143;
    assign token_in_vec_143[5] = token_137_143;
    assign in_chan_dep_vld_vec_143[6] = dep_chan_vld_138_143;
    assign in_chan_dep_data_vec_143[1238 : 1062] = dep_chan_data_138_143;
    assign token_in_vec_143[6] = token_138_143;
    assign in_chan_dep_vld_vec_143[7] = dep_chan_vld_139_143;
    assign in_chan_dep_data_vec_143[1415 : 1239] = dep_chan_data_139_143;
    assign token_in_vec_143[7] = token_139_143;
    assign in_chan_dep_vld_vec_143[8] = dep_chan_vld_140_143;
    assign in_chan_dep_data_vec_143[1592 : 1416] = dep_chan_data_140_143;
    assign token_in_vec_143[8] = token_140_143;
    assign in_chan_dep_vld_vec_143[9] = dep_chan_vld_141_143;
    assign in_chan_dep_data_vec_143[1769 : 1593] = dep_chan_data_141_143;
    assign token_in_vec_143[9] = token_141_143;
    assign in_chan_dep_vld_vec_143[10] = dep_chan_vld_142_143;
    assign in_chan_dep_data_vec_143[1946 : 1770] = dep_chan_data_142_143;
    assign token_in_vec_143[10] = token_142_143;
    assign in_chan_dep_vld_vec_143[11] = dep_chan_vld_144_143;
    assign in_chan_dep_data_vec_143[2123 : 1947] = dep_chan_data_144_143;
    assign token_in_vec_143[11] = token_144_143;
    assign in_chan_dep_vld_vec_143[12] = dep_chan_vld_145_143;
    assign in_chan_dep_data_vec_143[2300 : 2124] = dep_chan_data_145_143;
    assign token_in_vec_143[12] = token_145_143;
    assign in_chan_dep_vld_vec_143[13] = dep_chan_vld_146_143;
    assign in_chan_dep_data_vec_143[2477 : 2301] = dep_chan_data_146_143;
    assign token_in_vec_143[13] = token_146_143;
    assign in_chan_dep_vld_vec_143[14] = dep_chan_vld_147_143;
    assign in_chan_dep_data_vec_143[2654 : 2478] = dep_chan_data_147_143;
    assign token_in_vec_143[14] = token_147_143;
    assign in_chan_dep_vld_vec_143[15] = dep_chan_vld_176_143;
    assign in_chan_dep_data_vec_143[2831 : 2655] = dep_chan_data_176_143;
    assign token_in_vec_143[15] = token_176_143;
    assign dep_chan_vld_143_128 = out_chan_dep_vld_vec_143[0];
    assign dep_chan_data_143_128 = out_chan_dep_data_143;
    assign token_143_128 = token_out_vec_143[0];
    assign dep_chan_vld_143_133 = out_chan_dep_vld_vec_143[1];
    assign dep_chan_data_143_133 = out_chan_dep_data_143;
    assign token_143_133 = token_out_vec_143[1];
    assign dep_chan_vld_143_134 = out_chan_dep_vld_vec_143[2];
    assign dep_chan_data_143_134 = out_chan_dep_data_143;
    assign token_143_134 = token_out_vec_143[2];
    assign dep_chan_vld_143_135 = out_chan_dep_vld_vec_143[3];
    assign dep_chan_data_143_135 = out_chan_dep_data_143;
    assign token_143_135 = token_out_vec_143[3];
    assign dep_chan_vld_143_136 = out_chan_dep_vld_vec_143[4];
    assign dep_chan_data_143_136 = out_chan_dep_data_143;
    assign token_143_136 = token_out_vec_143[4];
    assign dep_chan_vld_143_137 = out_chan_dep_vld_vec_143[5];
    assign dep_chan_data_143_137 = out_chan_dep_data_143;
    assign token_143_137 = token_out_vec_143[5];
    assign dep_chan_vld_143_138 = out_chan_dep_vld_vec_143[6];
    assign dep_chan_data_143_138 = out_chan_dep_data_143;
    assign token_143_138 = token_out_vec_143[6];
    assign dep_chan_vld_143_139 = out_chan_dep_vld_vec_143[7];
    assign dep_chan_data_143_139 = out_chan_dep_data_143;
    assign token_143_139 = token_out_vec_143[7];
    assign dep_chan_vld_143_140 = out_chan_dep_vld_vec_143[8];
    assign dep_chan_data_143_140 = out_chan_dep_data_143;
    assign token_143_140 = token_out_vec_143[8];
    assign dep_chan_vld_143_141 = out_chan_dep_vld_vec_143[9];
    assign dep_chan_data_143_141 = out_chan_dep_data_143;
    assign token_143_141 = token_out_vec_143[9];
    assign dep_chan_vld_143_142 = out_chan_dep_vld_vec_143[10];
    assign dep_chan_data_143_142 = out_chan_dep_data_143;
    assign token_143_142 = token_out_vec_143[10];
    assign dep_chan_vld_143_144 = out_chan_dep_vld_vec_143[11];
    assign dep_chan_data_143_144 = out_chan_dep_data_143;
    assign token_143_144 = token_out_vec_143[11];
    assign dep_chan_vld_143_145 = out_chan_dep_vld_vec_143[12];
    assign dep_chan_data_143_145 = out_chan_dep_data_143;
    assign token_143_145 = token_out_vec_143[12];
    assign dep_chan_vld_143_146 = out_chan_dep_vld_vec_143[13];
    assign dep_chan_data_143_146 = out_chan_dep_data_143;
    assign token_143_146 = token_out_vec_143[13];
    assign dep_chan_vld_143_147 = out_chan_dep_vld_vec_143[14];
    assign dep_chan_data_143_147 = out_chan_dep_data_143;
    assign token_143_147 = token_out_vec_143[14];
    assign dep_chan_vld_143_176 = out_chan_dep_vld_vec_143[15];
    assign dep_chan_data_143_176 = out_chan_dep_data_143;
    assign token_143_176 = token_out_vec_143[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0
    top_hls_deadlock_detect_unit #(177, 144, 16, 16) top_hls_deadlock_detect_unit_144 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_144),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_144),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_144),
        .token_in_vec(token_in_vec_144),
        .dl_detect_in(dl_detect_out),
        .origin(origin[144]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_144),
        .out_chan_dep_data(out_chan_dep_data_144),
        .token_out_vec(token_out_vec_144),
        .dl_detect_out(dl_in_vec[144]));

    assign proc_144_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.fifo_A_PE_11_2_x151_blk_n);
    assign proc_144_data_PIPO_blk[0] = 1'b0;
    assign proc_144_start_FIFO_blk[0] = 1'b0;
    assign proc_144_TLF_FIFO_blk[0] = 1'b0;
    assign proc_144_input_sync_blk[0] = 1'b0;
    assign proc_144_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_144[0] = dl_detect_out ? proc_dep_vld_vec_144_reg[0] : (proc_144_data_FIFO_blk[0] | proc_144_data_PIPO_blk[0] | proc_144_start_FIFO_blk[0] | proc_144_TLF_FIFO_blk[0] | proc_144_input_sync_blk[0] | proc_144_output_sync_blk[0]);
    assign proc_144_data_FIFO_blk[1] = 1'b0;
    assign proc_144_data_PIPO_blk[1] = 1'b0;
    assign proc_144_start_FIFO_blk[1] = 1'b0;
    assign proc_144_TLF_FIFO_blk[1] = 1'b0;
    assign proc_144_input_sync_blk[1] = 1'b0;
    assign proc_144_output_sync_blk[1] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[1] = dl_detect_out ? proc_dep_vld_vec_144_reg[1] : (proc_144_data_FIFO_blk[1] | proc_144_data_PIPO_blk[1] | proc_144_start_FIFO_blk[1] | proc_144_TLF_FIFO_blk[1] | proc_144_input_sync_blk[1] | proc_144_output_sync_blk[1]);
    assign proc_144_data_FIFO_blk[2] = 1'b0;
    assign proc_144_data_PIPO_blk[2] = 1'b0;
    assign proc_144_start_FIFO_blk[2] = 1'b0;
    assign proc_144_TLF_FIFO_blk[2] = 1'b0;
    assign proc_144_input_sync_blk[2] = 1'b0;
    assign proc_144_output_sync_blk[2] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[2] = dl_detect_out ? proc_dep_vld_vec_144_reg[2] : (proc_144_data_FIFO_blk[2] | proc_144_data_PIPO_blk[2] | proc_144_start_FIFO_blk[2] | proc_144_TLF_FIFO_blk[2] | proc_144_input_sync_blk[2] | proc_144_output_sync_blk[2]);
    assign proc_144_data_FIFO_blk[3] = 1'b0;
    assign proc_144_data_PIPO_blk[3] = 1'b0;
    assign proc_144_start_FIFO_blk[3] = 1'b0;
    assign proc_144_TLF_FIFO_blk[3] = 1'b0;
    assign proc_144_input_sync_blk[3] = 1'b0;
    assign proc_144_output_sync_blk[3] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[3] = dl_detect_out ? proc_dep_vld_vec_144_reg[3] : (proc_144_data_FIFO_blk[3] | proc_144_data_PIPO_blk[3] | proc_144_start_FIFO_blk[3] | proc_144_TLF_FIFO_blk[3] | proc_144_input_sync_blk[3] | proc_144_output_sync_blk[3]);
    assign proc_144_data_FIFO_blk[4] = 1'b0;
    assign proc_144_data_PIPO_blk[4] = 1'b0;
    assign proc_144_start_FIFO_blk[4] = 1'b0;
    assign proc_144_TLF_FIFO_blk[4] = 1'b0;
    assign proc_144_input_sync_blk[4] = 1'b0;
    assign proc_144_output_sync_blk[4] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[4] = dl_detect_out ? proc_dep_vld_vec_144_reg[4] : (proc_144_data_FIFO_blk[4] | proc_144_data_PIPO_blk[4] | proc_144_start_FIFO_blk[4] | proc_144_TLF_FIFO_blk[4] | proc_144_input_sync_blk[4] | proc_144_output_sync_blk[4]);
    assign proc_144_data_FIFO_blk[5] = 1'b0;
    assign proc_144_data_PIPO_blk[5] = 1'b0;
    assign proc_144_start_FIFO_blk[5] = 1'b0;
    assign proc_144_TLF_FIFO_blk[5] = 1'b0;
    assign proc_144_input_sync_blk[5] = 1'b0;
    assign proc_144_output_sync_blk[5] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[5] = dl_detect_out ? proc_dep_vld_vec_144_reg[5] : (proc_144_data_FIFO_blk[5] | proc_144_data_PIPO_blk[5] | proc_144_start_FIFO_blk[5] | proc_144_TLF_FIFO_blk[5] | proc_144_input_sync_blk[5] | proc_144_output_sync_blk[5]);
    assign proc_144_data_FIFO_blk[6] = 1'b0;
    assign proc_144_data_PIPO_blk[6] = 1'b0;
    assign proc_144_start_FIFO_blk[6] = 1'b0;
    assign proc_144_TLF_FIFO_blk[6] = 1'b0;
    assign proc_144_input_sync_blk[6] = 1'b0;
    assign proc_144_output_sync_blk[6] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[6] = dl_detect_out ? proc_dep_vld_vec_144_reg[6] : (proc_144_data_FIFO_blk[6] | proc_144_data_PIPO_blk[6] | proc_144_start_FIFO_blk[6] | proc_144_TLF_FIFO_blk[6] | proc_144_input_sync_blk[6] | proc_144_output_sync_blk[6]);
    assign proc_144_data_FIFO_blk[7] = 1'b0;
    assign proc_144_data_PIPO_blk[7] = 1'b0;
    assign proc_144_start_FIFO_blk[7] = 1'b0;
    assign proc_144_TLF_FIFO_blk[7] = 1'b0;
    assign proc_144_input_sync_blk[7] = 1'b0;
    assign proc_144_output_sync_blk[7] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[7] = dl_detect_out ? proc_dep_vld_vec_144_reg[7] : (proc_144_data_FIFO_blk[7] | proc_144_data_PIPO_blk[7] | proc_144_start_FIFO_blk[7] | proc_144_TLF_FIFO_blk[7] | proc_144_input_sync_blk[7] | proc_144_output_sync_blk[7]);
    assign proc_144_data_FIFO_blk[8] = 1'b0;
    assign proc_144_data_PIPO_blk[8] = 1'b0;
    assign proc_144_start_FIFO_blk[8] = 1'b0;
    assign proc_144_TLF_FIFO_blk[8] = 1'b0;
    assign proc_144_input_sync_blk[8] = 1'b0;
    assign proc_144_output_sync_blk[8] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[8] = dl_detect_out ? proc_dep_vld_vec_144_reg[8] : (proc_144_data_FIFO_blk[8] | proc_144_data_PIPO_blk[8] | proc_144_start_FIFO_blk[8] | proc_144_TLF_FIFO_blk[8] | proc_144_input_sync_blk[8] | proc_144_output_sync_blk[8]);
    assign proc_144_data_FIFO_blk[9] = 1'b0;
    assign proc_144_data_PIPO_blk[9] = 1'b0;
    assign proc_144_start_FIFO_blk[9] = 1'b0;
    assign proc_144_TLF_FIFO_blk[9] = 1'b0;
    assign proc_144_input_sync_blk[9] = 1'b0;
    assign proc_144_output_sync_blk[9] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[9] = dl_detect_out ? proc_dep_vld_vec_144_reg[9] : (proc_144_data_FIFO_blk[9] | proc_144_data_PIPO_blk[9] | proc_144_start_FIFO_blk[9] | proc_144_TLF_FIFO_blk[9] | proc_144_input_sync_blk[9] | proc_144_output_sync_blk[9]);
    assign proc_144_data_FIFO_blk[10] = 1'b0;
    assign proc_144_data_PIPO_blk[10] = 1'b0;
    assign proc_144_start_FIFO_blk[10] = 1'b0;
    assign proc_144_TLF_FIFO_blk[10] = 1'b0;
    assign proc_144_input_sync_blk[10] = 1'b0;
    assign proc_144_output_sync_blk[10] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[10] = dl_detect_out ? proc_dep_vld_vec_144_reg[10] : (proc_144_data_FIFO_blk[10] | proc_144_data_PIPO_blk[10] | proc_144_start_FIFO_blk[10] | proc_144_TLF_FIFO_blk[10] | proc_144_input_sync_blk[10] | proc_144_output_sync_blk[10]);
    assign proc_144_data_FIFO_blk[11] = 1'b0;
    assign proc_144_data_PIPO_blk[11] = 1'b0;
    assign proc_144_start_FIFO_blk[11] = 1'b0;
    assign proc_144_TLF_FIFO_blk[11] = 1'b0;
    assign proc_144_input_sync_blk[11] = 1'b0;
    assign proc_144_output_sync_blk[11] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[11] = dl_detect_out ? proc_dep_vld_vec_144_reg[11] : (proc_144_data_FIFO_blk[11] | proc_144_data_PIPO_blk[11] | proc_144_start_FIFO_blk[11] | proc_144_TLF_FIFO_blk[11] | proc_144_input_sync_blk[11] | proc_144_output_sync_blk[11]);
    assign proc_144_data_FIFO_blk[12] = 1'b0;
    assign proc_144_data_PIPO_blk[12] = 1'b0;
    assign proc_144_start_FIFO_blk[12] = 1'b0;
    assign proc_144_TLF_FIFO_blk[12] = 1'b0;
    assign proc_144_input_sync_blk[12] = 1'b0;
    assign proc_144_output_sync_blk[12] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[12] = dl_detect_out ? proc_dep_vld_vec_144_reg[12] : (proc_144_data_FIFO_blk[12] | proc_144_data_PIPO_blk[12] | proc_144_start_FIFO_blk[12] | proc_144_TLF_FIFO_blk[12] | proc_144_input_sync_blk[12] | proc_144_output_sync_blk[12]);
    assign proc_144_data_FIFO_blk[13] = 1'b0;
    assign proc_144_data_PIPO_blk[13] = 1'b0;
    assign proc_144_start_FIFO_blk[13] = 1'b0;
    assign proc_144_TLF_FIFO_blk[13] = 1'b0;
    assign proc_144_input_sync_blk[13] = 1'b0;
    assign proc_144_output_sync_blk[13] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[13] = dl_detect_out ? proc_dep_vld_vec_144_reg[13] : (proc_144_data_FIFO_blk[13] | proc_144_data_PIPO_blk[13] | proc_144_start_FIFO_blk[13] | proc_144_TLF_FIFO_blk[13] | proc_144_input_sync_blk[13] | proc_144_output_sync_blk[13]);
    assign proc_144_data_FIFO_blk[14] = 1'b0;
    assign proc_144_data_PIPO_blk[14] = 1'b0;
    assign proc_144_start_FIFO_blk[14] = 1'b0;
    assign proc_144_TLF_FIFO_blk[14] = 1'b0;
    assign proc_144_input_sync_blk[14] = 1'b0;
    assign proc_144_output_sync_blk[14] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[14] = dl_detect_out ? proc_dep_vld_vec_144_reg[14] : (proc_144_data_FIFO_blk[14] | proc_144_data_PIPO_blk[14] | proc_144_start_FIFO_blk[14] | proc_144_TLF_FIFO_blk[14] | proc_144_input_sync_blk[14] | proc_144_output_sync_blk[14]);
    assign proc_144_data_FIFO_blk[15] = 1'b0;
    assign proc_144_data_PIPO_blk[15] = 1'b0;
    assign proc_144_start_FIFO_blk[15] = 1'b0;
    assign proc_144_TLF_FIFO_blk[15] = 1'b0;
    assign proc_144_input_sync_blk[15] = 1'b0;
    assign proc_144_output_sync_blk[15] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[15] = dl_detect_out ? proc_dep_vld_vec_144_reg[15] : (proc_144_data_FIFO_blk[15] | proc_144_data_PIPO_blk[15] | proc_144_start_FIFO_blk[15] | proc_144_TLF_FIFO_blk[15] | proc_144_input_sync_blk[15] | proc_144_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_144_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_144_reg <= proc_dep_vld_vec_144;
        end
    end
    assign in_chan_dep_vld_vec_144[0] = dep_chan_vld_130_144;
    assign in_chan_dep_data_vec_144[176 : 0] = dep_chan_data_130_144;
    assign token_in_vec_144[0] = token_130_144;
    assign in_chan_dep_vld_vec_144[1] = dep_chan_vld_133_144;
    assign in_chan_dep_data_vec_144[353 : 177] = dep_chan_data_133_144;
    assign token_in_vec_144[1] = token_133_144;
    assign in_chan_dep_vld_vec_144[2] = dep_chan_vld_134_144;
    assign in_chan_dep_data_vec_144[530 : 354] = dep_chan_data_134_144;
    assign token_in_vec_144[2] = token_134_144;
    assign in_chan_dep_vld_vec_144[3] = dep_chan_vld_135_144;
    assign in_chan_dep_data_vec_144[707 : 531] = dep_chan_data_135_144;
    assign token_in_vec_144[3] = token_135_144;
    assign in_chan_dep_vld_vec_144[4] = dep_chan_vld_136_144;
    assign in_chan_dep_data_vec_144[884 : 708] = dep_chan_data_136_144;
    assign token_in_vec_144[4] = token_136_144;
    assign in_chan_dep_vld_vec_144[5] = dep_chan_vld_137_144;
    assign in_chan_dep_data_vec_144[1061 : 885] = dep_chan_data_137_144;
    assign token_in_vec_144[5] = token_137_144;
    assign in_chan_dep_vld_vec_144[6] = dep_chan_vld_138_144;
    assign in_chan_dep_data_vec_144[1238 : 1062] = dep_chan_data_138_144;
    assign token_in_vec_144[6] = token_138_144;
    assign in_chan_dep_vld_vec_144[7] = dep_chan_vld_139_144;
    assign in_chan_dep_data_vec_144[1415 : 1239] = dep_chan_data_139_144;
    assign token_in_vec_144[7] = token_139_144;
    assign in_chan_dep_vld_vec_144[8] = dep_chan_vld_140_144;
    assign in_chan_dep_data_vec_144[1592 : 1416] = dep_chan_data_140_144;
    assign token_in_vec_144[8] = token_140_144;
    assign in_chan_dep_vld_vec_144[9] = dep_chan_vld_141_144;
    assign in_chan_dep_data_vec_144[1769 : 1593] = dep_chan_data_141_144;
    assign token_in_vec_144[9] = token_141_144;
    assign in_chan_dep_vld_vec_144[10] = dep_chan_vld_142_144;
    assign in_chan_dep_data_vec_144[1946 : 1770] = dep_chan_data_142_144;
    assign token_in_vec_144[10] = token_142_144;
    assign in_chan_dep_vld_vec_144[11] = dep_chan_vld_143_144;
    assign in_chan_dep_data_vec_144[2123 : 1947] = dep_chan_data_143_144;
    assign token_in_vec_144[11] = token_143_144;
    assign in_chan_dep_vld_vec_144[12] = dep_chan_vld_145_144;
    assign in_chan_dep_data_vec_144[2300 : 2124] = dep_chan_data_145_144;
    assign token_in_vec_144[12] = token_145_144;
    assign in_chan_dep_vld_vec_144[13] = dep_chan_vld_146_144;
    assign in_chan_dep_data_vec_144[2477 : 2301] = dep_chan_data_146_144;
    assign token_in_vec_144[13] = token_146_144;
    assign in_chan_dep_vld_vec_144[14] = dep_chan_vld_147_144;
    assign in_chan_dep_data_vec_144[2654 : 2478] = dep_chan_data_147_144;
    assign token_in_vec_144[14] = token_147_144;
    assign in_chan_dep_vld_vec_144[15] = dep_chan_vld_176_144;
    assign in_chan_dep_data_vec_144[2831 : 2655] = dep_chan_data_176_144;
    assign token_in_vec_144[15] = token_176_144;
    assign dep_chan_vld_144_130 = out_chan_dep_vld_vec_144[0];
    assign dep_chan_data_144_130 = out_chan_dep_data_144;
    assign token_144_130 = token_out_vec_144[0];
    assign dep_chan_vld_144_133 = out_chan_dep_vld_vec_144[1];
    assign dep_chan_data_144_133 = out_chan_dep_data_144;
    assign token_144_133 = token_out_vec_144[1];
    assign dep_chan_vld_144_134 = out_chan_dep_vld_vec_144[2];
    assign dep_chan_data_144_134 = out_chan_dep_data_144;
    assign token_144_134 = token_out_vec_144[2];
    assign dep_chan_vld_144_135 = out_chan_dep_vld_vec_144[3];
    assign dep_chan_data_144_135 = out_chan_dep_data_144;
    assign token_144_135 = token_out_vec_144[3];
    assign dep_chan_vld_144_136 = out_chan_dep_vld_vec_144[4];
    assign dep_chan_data_144_136 = out_chan_dep_data_144;
    assign token_144_136 = token_out_vec_144[4];
    assign dep_chan_vld_144_137 = out_chan_dep_vld_vec_144[5];
    assign dep_chan_data_144_137 = out_chan_dep_data_144;
    assign token_144_137 = token_out_vec_144[5];
    assign dep_chan_vld_144_138 = out_chan_dep_vld_vec_144[6];
    assign dep_chan_data_144_138 = out_chan_dep_data_144;
    assign token_144_138 = token_out_vec_144[6];
    assign dep_chan_vld_144_139 = out_chan_dep_vld_vec_144[7];
    assign dep_chan_data_144_139 = out_chan_dep_data_144;
    assign token_144_139 = token_out_vec_144[7];
    assign dep_chan_vld_144_140 = out_chan_dep_vld_vec_144[8];
    assign dep_chan_data_144_140 = out_chan_dep_data_144;
    assign token_144_140 = token_out_vec_144[8];
    assign dep_chan_vld_144_141 = out_chan_dep_vld_vec_144[9];
    assign dep_chan_data_144_141 = out_chan_dep_data_144;
    assign token_144_141 = token_out_vec_144[9];
    assign dep_chan_vld_144_142 = out_chan_dep_vld_vec_144[10];
    assign dep_chan_data_144_142 = out_chan_dep_data_144;
    assign token_144_142 = token_out_vec_144[10];
    assign dep_chan_vld_144_143 = out_chan_dep_vld_vec_144[11];
    assign dep_chan_data_144_143 = out_chan_dep_data_144;
    assign token_144_143 = token_out_vec_144[11];
    assign dep_chan_vld_144_145 = out_chan_dep_vld_vec_144[12];
    assign dep_chan_data_144_145 = out_chan_dep_data_144;
    assign token_144_145 = token_out_vec_144[12];
    assign dep_chan_vld_144_146 = out_chan_dep_vld_vec_144[13];
    assign dep_chan_data_144_146 = out_chan_dep_data_144;
    assign token_144_146 = token_out_vec_144[13];
    assign dep_chan_vld_144_147 = out_chan_dep_vld_vec_144[14];
    assign dep_chan_data_144_147 = out_chan_dep_data_144;
    assign token_144_147 = token_out_vec_144[14];
    assign dep_chan_vld_144_176 = out_chan_dep_vld_vec_144[15];
    assign dep_chan_data_144_176 = out_chan_dep_data_144;
    assign token_144_176 = token_out_vec_144[15];

    // Process: grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0
    top_hls_deadlock_detect_unit #(177, 145, 16, 16) top_hls_deadlock_detect_unit_145 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_145),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_145),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_145),
        .token_in_vec(token_in_vec_145),
        .dl_detect_in(dl_detect_out),
        .origin(origin[145]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_145),
        .out_chan_dep_data(out_chan_dep_data_145),
        .token_out_vec(token_out_vec_145),
        .dl_detect_out(dl_in_vec[145]));

    assign proc_145_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.fifo_A_PE_12_2_x154_blk_n);
    assign proc_145_data_PIPO_blk[0] = 1'b0;
    assign proc_145_start_FIFO_blk[0] = 1'b0;
    assign proc_145_TLF_FIFO_blk[0] = 1'b0;
    assign proc_145_input_sync_blk[0] = 1'b0;
    assign proc_145_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_145[0] = dl_detect_out ? proc_dep_vld_vec_145_reg[0] : (proc_145_data_FIFO_blk[0] | proc_145_data_PIPO_blk[0] | proc_145_start_FIFO_blk[0] | proc_145_TLF_FIFO_blk[0] | proc_145_input_sync_blk[0] | proc_145_output_sync_blk[0]);
    assign proc_145_data_FIFO_blk[1] = 1'b0;
    assign proc_145_data_PIPO_blk[1] = 1'b0;
    assign proc_145_start_FIFO_blk[1] = 1'b0;
    assign proc_145_TLF_FIFO_blk[1] = 1'b0;
    assign proc_145_input_sync_blk[1] = 1'b0;
    assign proc_145_output_sync_blk[1] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[1] = dl_detect_out ? proc_dep_vld_vec_145_reg[1] : (proc_145_data_FIFO_blk[1] | proc_145_data_PIPO_blk[1] | proc_145_start_FIFO_blk[1] | proc_145_TLF_FIFO_blk[1] | proc_145_input_sync_blk[1] | proc_145_output_sync_blk[1]);
    assign proc_145_data_FIFO_blk[2] = 1'b0;
    assign proc_145_data_PIPO_blk[2] = 1'b0;
    assign proc_145_start_FIFO_blk[2] = 1'b0;
    assign proc_145_TLF_FIFO_blk[2] = 1'b0;
    assign proc_145_input_sync_blk[2] = 1'b0;
    assign proc_145_output_sync_blk[2] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[2] = dl_detect_out ? proc_dep_vld_vec_145_reg[2] : (proc_145_data_FIFO_blk[2] | proc_145_data_PIPO_blk[2] | proc_145_start_FIFO_blk[2] | proc_145_TLF_FIFO_blk[2] | proc_145_input_sync_blk[2] | proc_145_output_sync_blk[2]);
    assign proc_145_data_FIFO_blk[3] = 1'b0;
    assign proc_145_data_PIPO_blk[3] = 1'b0;
    assign proc_145_start_FIFO_blk[3] = 1'b0;
    assign proc_145_TLF_FIFO_blk[3] = 1'b0;
    assign proc_145_input_sync_blk[3] = 1'b0;
    assign proc_145_output_sync_blk[3] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[3] = dl_detect_out ? proc_dep_vld_vec_145_reg[3] : (proc_145_data_FIFO_blk[3] | proc_145_data_PIPO_blk[3] | proc_145_start_FIFO_blk[3] | proc_145_TLF_FIFO_blk[3] | proc_145_input_sync_blk[3] | proc_145_output_sync_blk[3]);
    assign proc_145_data_FIFO_blk[4] = 1'b0;
    assign proc_145_data_PIPO_blk[4] = 1'b0;
    assign proc_145_start_FIFO_blk[4] = 1'b0;
    assign proc_145_TLF_FIFO_blk[4] = 1'b0;
    assign proc_145_input_sync_blk[4] = 1'b0;
    assign proc_145_output_sync_blk[4] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[4] = dl_detect_out ? proc_dep_vld_vec_145_reg[4] : (proc_145_data_FIFO_blk[4] | proc_145_data_PIPO_blk[4] | proc_145_start_FIFO_blk[4] | proc_145_TLF_FIFO_blk[4] | proc_145_input_sync_blk[4] | proc_145_output_sync_blk[4]);
    assign proc_145_data_FIFO_blk[5] = 1'b0;
    assign proc_145_data_PIPO_blk[5] = 1'b0;
    assign proc_145_start_FIFO_blk[5] = 1'b0;
    assign proc_145_TLF_FIFO_blk[5] = 1'b0;
    assign proc_145_input_sync_blk[5] = 1'b0;
    assign proc_145_output_sync_blk[5] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[5] = dl_detect_out ? proc_dep_vld_vec_145_reg[5] : (proc_145_data_FIFO_blk[5] | proc_145_data_PIPO_blk[5] | proc_145_start_FIFO_blk[5] | proc_145_TLF_FIFO_blk[5] | proc_145_input_sync_blk[5] | proc_145_output_sync_blk[5]);
    assign proc_145_data_FIFO_blk[6] = 1'b0;
    assign proc_145_data_PIPO_blk[6] = 1'b0;
    assign proc_145_start_FIFO_blk[6] = 1'b0;
    assign proc_145_TLF_FIFO_blk[6] = 1'b0;
    assign proc_145_input_sync_blk[6] = 1'b0;
    assign proc_145_output_sync_blk[6] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[6] = dl_detect_out ? proc_dep_vld_vec_145_reg[6] : (proc_145_data_FIFO_blk[6] | proc_145_data_PIPO_blk[6] | proc_145_start_FIFO_blk[6] | proc_145_TLF_FIFO_blk[6] | proc_145_input_sync_blk[6] | proc_145_output_sync_blk[6]);
    assign proc_145_data_FIFO_blk[7] = 1'b0;
    assign proc_145_data_PIPO_blk[7] = 1'b0;
    assign proc_145_start_FIFO_blk[7] = 1'b0;
    assign proc_145_TLF_FIFO_blk[7] = 1'b0;
    assign proc_145_input_sync_blk[7] = 1'b0;
    assign proc_145_output_sync_blk[7] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[7] = dl_detect_out ? proc_dep_vld_vec_145_reg[7] : (proc_145_data_FIFO_blk[7] | proc_145_data_PIPO_blk[7] | proc_145_start_FIFO_blk[7] | proc_145_TLF_FIFO_blk[7] | proc_145_input_sync_blk[7] | proc_145_output_sync_blk[7]);
    assign proc_145_data_FIFO_blk[8] = 1'b0;
    assign proc_145_data_PIPO_blk[8] = 1'b0;
    assign proc_145_start_FIFO_blk[8] = 1'b0;
    assign proc_145_TLF_FIFO_blk[8] = 1'b0;
    assign proc_145_input_sync_blk[8] = 1'b0;
    assign proc_145_output_sync_blk[8] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[8] = dl_detect_out ? proc_dep_vld_vec_145_reg[8] : (proc_145_data_FIFO_blk[8] | proc_145_data_PIPO_blk[8] | proc_145_start_FIFO_blk[8] | proc_145_TLF_FIFO_blk[8] | proc_145_input_sync_blk[8] | proc_145_output_sync_blk[8]);
    assign proc_145_data_FIFO_blk[9] = 1'b0;
    assign proc_145_data_PIPO_blk[9] = 1'b0;
    assign proc_145_start_FIFO_blk[9] = 1'b0;
    assign proc_145_TLF_FIFO_blk[9] = 1'b0;
    assign proc_145_input_sync_blk[9] = 1'b0;
    assign proc_145_output_sync_blk[9] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[9] = dl_detect_out ? proc_dep_vld_vec_145_reg[9] : (proc_145_data_FIFO_blk[9] | proc_145_data_PIPO_blk[9] | proc_145_start_FIFO_blk[9] | proc_145_TLF_FIFO_blk[9] | proc_145_input_sync_blk[9] | proc_145_output_sync_blk[9]);
    assign proc_145_data_FIFO_blk[10] = 1'b0;
    assign proc_145_data_PIPO_blk[10] = 1'b0;
    assign proc_145_start_FIFO_blk[10] = 1'b0;
    assign proc_145_TLF_FIFO_blk[10] = 1'b0;
    assign proc_145_input_sync_blk[10] = 1'b0;
    assign proc_145_output_sync_blk[10] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[10] = dl_detect_out ? proc_dep_vld_vec_145_reg[10] : (proc_145_data_FIFO_blk[10] | proc_145_data_PIPO_blk[10] | proc_145_start_FIFO_blk[10] | proc_145_TLF_FIFO_blk[10] | proc_145_input_sync_blk[10] | proc_145_output_sync_blk[10]);
    assign proc_145_data_FIFO_blk[11] = 1'b0;
    assign proc_145_data_PIPO_blk[11] = 1'b0;
    assign proc_145_start_FIFO_blk[11] = 1'b0;
    assign proc_145_TLF_FIFO_blk[11] = 1'b0;
    assign proc_145_input_sync_blk[11] = 1'b0;
    assign proc_145_output_sync_blk[11] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[11] = dl_detect_out ? proc_dep_vld_vec_145_reg[11] : (proc_145_data_FIFO_blk[11] | proc_145_data_PIPO_blk[11] | proc_145_start_FIFO_blk[11] | proc_145_TLF_FIFO_blk[11] | proc_145_input_sync_blk[11] | proc_145_output_sync_blk[11]);
    assign proc_145_data_FIFO_blk[12] = 1'b0;
    assign proc_145_data_PIPO_blk[12] = 1'b0;
    assign proc_145_start_FIFO_blk[12] = 1'b0;
    assign proc_145_TLF_FIFO_blk[12] = 1'b0;
    assign proc_145_input_sync_blk[12] = 1'b0;
    assign proc_145_output_sync_blk[12] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[12] = dl_detect_out ? proc_dep_vld_vec_145_reg[12] : (proc_145_data_FIFO_blk[12] | proc_145_data_PIPO_blk[12] | proc_145_start_FIFO_blk[12] | proc_145_TLF_FIFO_blk[12] | proc_145_input_sync_blk[12] | proc_145_output_sync_blk[12]);
    assign proc_145_data_FIFO_blk[13] = 1'b0;
    assign proc_145_data_PIPO_blk[13] = 1'b0;
    assign proc_145_start_FIFO_blk[13] = 1'b0;
    assign proc_145_TLF_FIFO_blk[13] = 1'b0;
    assign proc_145_input_sync_blk[13] = 1'b0;
    assign proc_145_output_sync_blk[13] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[13] = dl_detect_out ? proc_dep_vld_vec_145_reg[13] : (proc_145_data_FIFO_blk[13] | proc_145_data_PIPO_blk[13] | proc_145_start_FIFO_blk[13] | proc_145_TLF_FIFO_blk[13] | proc_145_input_sync_blk[13] | proc_145_output_sync_blk[13]);
    assign proc_145_data_FIFO_blk[14] = 1'b0;
    assign proc_145_data_PIPO_blk[14] = 1'b0;
    assign proc_145_start_FIFO_blk[14] = 1'b0;
    assign proc_145_TLF_FIFO_blk[14] = 1'b0;
    assign proc_145_input_sync_blk[14] = 1'b0;
    assign proc_145_output_sync_blk[14] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[14] = dl_detect_out ? proc_dep_vld_vec_145_reg[14] : (proc_145_data_FIFO_blk[14] | proc_145_data_PIPO_blk[14] | proc_145_start_FIFO_blk[14] | proc_145_TLF_FIFO_blk[14] | proc_145_input_sync_blk[14] | proc_145_output_sync_blk[14]);
    assign proc_145_data_FIFO_blk[15] = 1'b0;
    assign proc_145_data_PIPO_blk[15] = 1'b0;
    assign proc_145_start_FIFO_blk[15] = 1'b0;
    assign proc_145_TLF_FIFO_blk[15] = 1'b0;
    assign proc_145_input_sync_blk[15] = 1'b0;
    assign proc_145_output_sync_blk[15] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[15] = dl_detect_out ? proc_dep_vld_vec_145_reg[15] : (proc_145_data_FIFO_blk[15] | proc_145_data_PIPO_blk[15] | proc_145_start_FIFO_blk[15] | proc_145_TLF_FIFO_blk[15] | proc_145_input_sync_blk[15] | proc_145_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_145_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_145_reg <= proc_dep_vld_vec_145;
        end
    end
    assign in_chan_dep_vld_vec_145[0] = dep_chan_vld_132_145;
    assign in_chan_dep_data_vec_145[176 : 0] = dep_chan_data_132_145;
    assign token_in_vec_145[0] = token_132_145;
    assign in_chan_dep_vld_vec_145[1] = dep_chan_vld_133_145;
    assign in_chan_dep_data_vec_145[353 : 177] = dep_chan_data_133_145;
    assign token_in_vec_145[1] = token_133_145;
    assign in_chan_dep_vld_vec_145[2] = dep_chan_vld_134_145;
    assign in_chan_dep_data_vec_145[530 : 354] = dep_chan_data_134_145;
    assign token_in_vec_145[2] = token_134_145;
    assign in_chan_dep_vld_vec_145[3] = dep_chan_vld_135_145;
    assign in_chan_dep_data_vec_145[707 : 531] = dep_chan_data_135_145;
    assign token_in_vec_145[3] = token_135_145;
    assign in_chan_dep_vld_vec_145[4] = dep_chan_vld_136_145;
    assign in_chan_dep_data_vec_145[884 : 708] = dep_chan_data_136_145;
    assign token_in_vec_145[4] = token_136_145;
    assign in_chan_dep_vld_vec_145[5] = dep_chan_vld_137_145;
    assign in_chan_dep_data_vec_145[1061 : 885] = dep_chan_data_137_145;
    assign token_in_vec_145[5] = token_137_145;
    assign in_chan_dep_vld_vec_145[6] = dep_chan_vld_138_145;
    assign in_chan_dep_data_vec_145[1238 : 1062] = dep_chan_data_138_145;
    assign token_in_vec_145[6] = token_138_145;
    assign in_chan_dep_vld_vec_145[7] = dep_chan_vld_139_145;
    assign in_chan_dep_data_vec_145[1415 : 1239] = dep_chan_data_139_145;
    assign token_in_vec_145[7] = token_139_145;
    assign in_chan_dep_vld_vec_145[8] = dep_chan_vld_140_145;
    assign in_chan_dep_data_vec_145[1592 : 1416] = dep_chan_data_140_145;
    assign token_in_vec_145[8] = token_140_145;
    assign in_chan_dep_vld_vec_145[9] = dep_chan_vld_141_145;
    assign in_chan_dep_data_vec_145[1769 : 1593] = dep_chan_data_141_145;
    assign token_in_vec_145[9] = token_141_145;
    assign in_chan_dep_vld_vec_145[10] = dep_chan_vld_142_145;
    assign in_chan_dep_data_vec_145[1946 : 1770] = dep_chan_data_142_145;
    assign token_in_vec_145[10] = token_142_145;
    assign in_chan_dep_vld_vec_145[11] = dep_chan_vld_143_145;
    assign in_chan_dep_data_vec_145[2123 : 1947] = dep_chan_data_143_145;
    assign token_in_vec_145[11] = token_143_145;
    assign in_chan_dep_vld_vec_145[12] = dep_chan_vld_144_145;
    assign in_chan_dep_data_vec_145[2300 : 2124] = dep_chan_data_144_145;
    assign token_in_vec_145[12] = token_144_145;
    assign in_chan_dep_vld_vec_145[13] = dep_chan_vld_146_145;
    assign in_chan_dep_data_vec_145[2477 : 2301] = dep_chan_data_146_145;
    assign token_in_vec_145[13] = token_146_145;
    assign in_chan_dep_vld_vec_145[14] = dep_chan_vld_147_145;
    assign in_chan_dep_data_vec_145[2654 : 2478] = dep_chan_data_147_145;
    assign token_in_vec_145[14] = token_147_145;
    assign in_chan_dep_vld_vec_145[15] = dep_chan_vld_176_145;
    assign in_chan_dep_data_vec_145[2831 : 2655] = dep_chan_data_176_145;
    assign token_in_vec_145[15] = token_176_145;
    assign dep_chan_vld_145_132 = out_chan_dep_vld_vec_145[0];
    assign dep_chan_data_145_132 = out_chan_dep_data_145;
    assign token_145_132 = token_out_vec_145[0];
    assign dep_chan_vld_145_133 = out_chan_dep_vld_vec_145[1];
    assign dep_chan_data_145_133 = out_chan_dep_data_145;
    assign token_145_133 = token_out_vec_145[1];
    assign dep_chan_vld_145_134 = out_chan_dep_vld_vec_145[2];
    assign dep_chan_data_145_134 = out_chan_dep_data_145;
    assign token_145_134 = token_out_vec_145[2];
    assign dep_chan_vld_145_135 = out_chan_dep_vld_vec_145[3];
    assign dep_chan_data_145_135 = out_chan_dep_data_145;
    assign token_145_135 = token_out_vec_145[3];
    assign dep_chan_vld_145_136 = out_chan_dep_vld_vec_145[4];
    assign dep_chan_data_145_136 = out_chan_dep_data_145;
    assign token_145_136 = token_out_vec_145[4];
    assign dep_chan_vld_145_137 = out_chan_dep_vld_vec_145[5];
    assign dep_chan_data_145_137 = out_chan_dep_data_145;
    assign token_145_137 = token_out_vec_145[5];
    assign dep_chan_vld_145_138 = out_chan_dep_vld_vec_145[6];
    assign dep_chan_data_145_138 = out_chan_dep_data_145;
    assign token_145_138 = token_out_vec_145[6];
    assign dep_chan_vld_145_139 = out_chan_dep_vld_vec_145[7];
    assign dep_chan_data_145_139 = out_chan_dep_data_145;
    assign token_145_139 = token_out_vec_145[7];
    assign dep_chan_vld_145_140 = out_chan_dep_vld_vec_145[8];
    assign dep_chan_data_145_140 = out_chan_dep_data_145;
    assign token_145_140 = token_out_vec_145[8];
    assign dep_chan_vld_145_141 = out_chan_dep_vld_vec_145[9];
    assign dep_chan_data_145_141 = out_chan_dep_data_145;
    assign token_145_141 = token_out_vec_145[9];
    assign dep_chan_vld_145_142 = out_chan_dep_vld_vec_145[10];
    assign dep_chan_data_145_142 = out_chan_dep_data_145;
    assign token_145_142 = token_out_vec_145[10];
    assign dep_chan_vld_145_143 = out_chan_dep_vld_vec_145[11];
    assign dep_chan_data_145_143 = out_chan_dep_data_145;
    assign token_145_143 = token_out_vec_145[11];
    assign dep_chan_vld_145_144 = out_chan_dep_vld_vec_145[12];
    assign dep_chan_data_145_144 = out_chan_dep_data_145;
    assign token_145_144 = token_out_vec_145[12];
    assign dep_chan_vld_145_146 = out_chan_dep_vld_vec_145[13];
    assign dep_chan_data_145_146 = out_chan_dep_data_145;
    assign token_145_146 = token_out_vec_145[13];
    assign dep_chan_vld_145_147 = out_chan_dep_vld_vec_145[14];
    assign dep_chan_data_145_147 = out_chan_dep_data_145;
    assign token_145_147 = token_out_vec_145[14];
    assign dep_chan_vld_145_176 = out_chan_dep_vld_vec_145[15];
    assign dep_chan_data_145_176 = out_chan_dep_data_145;
    assign token_145_176 = token_out_vec_145[15];

    // Process: grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 146, 16, 16) top_hls_deadlock_detect_unit_146 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_146),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_146),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_146),
        .token_in_vec(token_in_vec_146),
        .dl_detect_in(dl_detect_out),
        .origin(origin[146]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_146),
        .out_chan_dep_data(out_chan_dep_data_146),
        .token_out_vec(token_out_vec_146),
        .dl_detect_out(dl_in_vec[146]));

    assign proc_146_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.fifo_B_PE_13_0_x168_blk_n);
    assign proc_146_data_PIPO_blk[0] = 1'b0;
    assign proc_146_start_FIFO_blk[0] = 1'b0;
    assign proc_146_TLF_FIFO_blk[0] = 1'b0;
    assign proc_146_input_sync_blk[0] = 1'b0;
    assign proc_146_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_146[0] = dl_detect_out ? proc_dep_vld_vec_146_reg[0] : (proc_146_data_FIFO_blk[0] | proc_146_data_PIPO_blk[0] | proc_146_start_FIFO_blk[0] | proc_146_TLF_FIFO_blk[0] | proc_146_input_sync_blk[0] | proc_146_output_sync_blk[0]);
    assign proc_146_data_FIFO_blk[1] = 1'b0;
    assign proc_146_data_PIPO_blk[1] = 1'b0;
    assign proc_146_start_FIFO_blk[1] = 1'b0;
    assign proc_146_TLF_FIFO_blk[1] = 1'b0;
    assign proc_146_input_sync_blk[1] = 1'b0;
    assign proc_146_output_sync_blk[1] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[1] = dl_detect_out ? proc_dep_vld_vec_146_reg[1] : (proc_146_data_FIFO_blk[1] | proc_146_data_PIPO_blk[1] | proc_146_start_FIFO_blk[1] | proc_146_TLF_FIFO_blk[1] | proc_146_input_sync_blk[1] | proc_146_output_sync_blk[1]);
    assign proc_146_data_FIFO_blk[2] = 1'b0;
    assign proc_146_data_PIPO_blk[2] = 1'b0;
    assign proc_146_start_FIFO_blk[2] = 1'b0;
    assign proc_146_TLF_FIFO_blk[2] = 1'b0;
    assign proc_146_input_sync_blk[2] = 1'b0;
    assign proc_146_output_sync_blk[2] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[2] = dl_detect_out ? proc_dep_vld_vec_146_reg[2] : (proc_146_data_FIFO_blk[2] | proc_146_data_PIPO_blk[2] | proc_146_start_FIFO_blk[2] | proc_146_TLF_FIFO_blk[2] | proc_146_input_sync_blk[2] | proc_146_output_sync_blk[2]);
    assign proc_146_data_FIFO_blk[3] = 1'b0;
    assign proc_146_data_PIPO_blk[3] = 1'b0;
    assign proc_146_start_FIFO_blk[3] = 1'b0;
    assign proc_146_TLF_FIFO_blk[3] = 1'b0;
    assign proc_146_input_sync_blk[3] = 1'b0;
    assign proc_146_output_sync_blk[3] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[3] = dl_detect_out ? proc_dep_vld_vec_146_reg[3] : (proc_146_data_FIFO_blk[3] | proc_146_data_PIPO_blk[3] | proc_146_start_FIFO_blk[3] | proc_146_TLF_FIFO_blk[3] | proc_146_input_sync_blk[3] | proc_146_output_sync_blk[3]);
    assign proc_146_data_FIFO_blk[4] = 1'b0;
    assign proc_146_data_PIPO_blk[4] = 1'b0;
    assign proc_146_start_FIFO_blk[4] = 1'b0;
    assign proc_146_TLF_FIFO_blk[4] = 1'b0;
    assign proc_146_input_sync_blk[4] = 1'b0;
    assign proc_146_output_sync_blk[4] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[4] = dl_detect_out ? proc_dep_vld_vec_146_reg[4] : (proc_146_data_FIFO_blk[4] | proc_146_data_PIPO_blk[4] | proc_146_start_FIFO_blk[4] | proc_146_TLF_FIFO_blk[4] | proc_146_input_sync_blk[4] | proc_146_output_sync_blk[4]);
    assign proc_146_data_FIFO_blk[5] = 1'b0;
    assign proc_146_data_PIPO_blk[5] = 1'b0;
    assign proc_146_start_FIFO_blk[5] = 1'b0;
    assign proc_146_TLF_FIFO_blk[5] = 1'b0;
    assign proc_146_input_sync_blk[5] = 1'b0;
    assign proc_146_output_sync_blk[5] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[5] = dl_detect_out ? proc_dep_vld_vec_146_reg[5] : (proc_146_data_FIFO_blk[5] | proc_146_data_PIPO_blk[5] | proc_146_start_FIFO_blk[5] | proc_146_TLF_FIFO_blk[5] | proc_146_input_sync_blk[5] | proc_146_output_sync_blk[5]);
    assign proc_146_data_FIFO_blk[6] = 1'b0;
    assign proc_146_data_PIPO_blk[6] = 1'b0;
    assign proc_146_start_FIFO_blk[6] = 1'b0;
    assign proc_146_TLF_FIFO_blk[6] = 1'b0;
    assign proc_146_input_sync_blk[6] = 1'b0;
    assign proc_146_output_sync_blk[6] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[6] = dl_detect_out ? proc_dep_vld_vec_146_reg[6] : (proc_146_data_FIFO_blk[6] | proc_146_data_PIPO_blk[6] | proc_146_start_FIFO_blk[6] | proc_146_TLF_FIFO_blk[6] | proc_146_input_sync_blk[6] | proc_146_output_sync_blk[6]);
    assign proc_146_data_FIFO_blk[7] = 1'b0;
    assign proc_146_data_PIPO_blk[7] = 1'b0;
    assign proc_146_start_FIFO_blk[7] = 1'b0;
    assign proc_146_TLF_FIFO_blk[7] = 1'b0;
    assign proc_146_input_sync_blk[7] = 1'b0;
    assign proc_146_output_sync_blk[7] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[7] = dl_detect_out ? proc_dep_vld_vec_146_reg[7] : (proc_146_data_FIFO_blk[7] | proc_146_data_PIPO_blk[7] | proc_146_start_FIFO_blk[7] | proc_146_TLF_FIFO_blk[7] | proc_146_input_sync_blk[7] | proc_146_output_sync_blk[7]);
    assign proc_146_data_FIFO_blk[8] = 1'b0;
    assign proc_146_data_PIPO_blk[8] = 1'b0;
    assign proc_146_start_FIFO_blk[8] = 1'b0;
    assign proc_146_TLF_FIFO_blk[8] = 1'b0;
    assign proc_146_input_sync_blk[8] = 1'b0;
    assign proc_146_output_sync_blk[8] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[8] = dl_detect_out ? proc_dep_vld_vec_146_reg[8] : (proc_146_data_FIFO_blk[8] | proc_146_data_PIPO_blk[8] | proc_146_start_FIFO_blk[8] | proc_146_TLF_FIFO_blk[8] | proc_146_input_sync_blk[8] | proc_146_output_sync_blk[8]);
    assign proc_146_data_FIFO_blk[9] = 1'b0;
    assign proc_146_data_PIPO_blk[9] = 1'b0;
    assign proc_146_start_FIFO_blk[9] = 1'b0;
    assign proc_146_TLF_FIFO_blk[9] = 1'b0;
    assign proc_146_input_sync_blk[9] = 1'b0;
    assign proc_146_output_sync_blk[9] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[9] = dl_detect_out ? proc_dep_vld_vec_146_reg[9] : (proc_146_data_FIFO_blk[9] | proc_146_data_PIPO_blk[9] | proc_146_start_FIFO_blk[9] | proc_146_TLF_FIFO_blk[9] | proc_146_input_sync_blk[9] | proc_146_output_sync_blk[9]);
    assign proc_146_data_FIFO_blk[10] = 1'b0;
    assign proc_146_data_PIPO_blk[10] = 1'b0;
    assign proc_146_start_FIFO_blk[10] = 1'b0;
    assign proc_146_TLF_FIFO_blk[10] = 1'b0;
    assign proc_146_input_sync_blk[10] = 1'b0;
    assign proc_146_output_sync_blk[10] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[10] = dl_detect_out ? proc_dep_vld_vec_146_reg[10] : (proc_146_data_FIFO_blk[10] | proc_146_data_PIPO_blk[10] | proc_146_start_FIFO_blk[10] | proc_146_TLF_FIFO_blk[10] | proc_146_input_sync_blk[10] | proc_146_output_sync_blk[10]);
    assign proc_146_data_FIFO_blk[11] = 1'b0;
    assign proc_146_data_PIPO_blk[11] = 1'b0;
    assign proc_146_start_FIFO_blk[11] = 1'b0;
    assign proc_146_TLF_FIFO_blk[11] = 1'b0;
    assign proc_146_input_sync_blk[11] = 1'b0;
    assign proc_146_output_sync_blk[11] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[11] = dl_detect_out ? proc_dep_vld_vec_146_reg[11] : (proc_146_data_FIFO_blk[11] | proc_146_data_PIPO_blk[11] | proc_146_start_FIFO_blk[11] | proc_146_TLF_FIFO_blk[11] | proc_146_input_sync_blk[11] | proc_146_output_sync_blk[11]);
    assign proc_146_data_FIFO_blk[12] = 1'b0;
    assign proc_146_data_PIPO_blk[12] = 1'b0;
    assign proc_146_start_FIFO_blk[12] = 1'b0;
    assign proc_146_TLF_FIFO_blk[12] = 1'b0;
    assign proc_146_input_sync_blk[12] = 1'b0;
    assign proc_146_output_sync_blk[12] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[12] = dl_detect_out ? proc_dep_vld_vec_146_reg[12] : (proc_146_data_FIFO_blk[12] | proc_146_data_PIPO_blk[12] | proc_146_start_FIFO_blk[12] | proc_146_TLF_FIFO_blk[12] | proc_146_input_sync_blk[12] | proc_146_output_sync_blk[12]);
    assign proc_146_data_FIFO_blk[13] = 1'b0;
    assign proc_146_data_PIPO_blk[13] = 1'b0;
    assign proc_146_start_FIFO_blk[13] = 1'b0;
    assign proc_146_TLF_FIFO_blk[13] = 1'b0;
    assign proc_146_input_sync_blk[13] = 1'b0;
    assign proc_146_output_sync_blk[13] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[13] = dl_detect_out ? proc_dep_vld_vec_146_reg[13] : (proc_146_data_FIFO_blk[13] | proc_146_data_PIPO_blk[13] | proc_146_start_FIFO_blk[13] | proc_146_TLF_FIFO_blk[13] | proc_146_input_sync_blk[13] | proc_146_output_sync_blk[13]);
    assign proc_146_data_FIFO_blk[14] = 1'b0;
    assign proc_146_data_PIPO_blk[14] = 1'b0;
    assign proc_146_start_FIFO_blk[14] = 1'b0;
    assign proc_146_TLF_FIFO_blk[14] = 1'b0;
    assign proc_146_input_sync_blk[14] = 1'b0;
    assign proc_146_output_sync_blk[14] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[14] = dl_detect_out ? proc_dep_vld_vec_146_reg[14] : (proc_146_data_FIFO_blk[14] | proc_146_data_PIPO_blk[14] | proc_146_start_FIFO_blk[14] | proc_146_TLF_FIFO_blk[14] | proc_146_input_sync_blk[14] | proc_146_output_sync_blk[14]);
    assign proc_146_data_FIFO_blk[15] = 1'b0;
    assign proc_146_data_PIPO_blk[15] = 1'b0;
    assign proc_146_start_FIFO_blk[15] = 1'b0;
    assign proc_146_TLF_FIFO_blk[15] = 1'b0;
    assign proc_146_input_sync_blk[15] = 1'b0;
    assign proc_146_output_sync_blk[15] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_146[15] = dl_detect_out ? proc_dep_vld_vec_146_reg[15] : (proc_146_data_FIFO_blk[15] | proc_146_data_PIPO_blk[15] | proc_146_start_FIFO_blk[15] | proc_146_TLF_FIFO_blk[15] | proc_146_input_sync_blk[15] | proc_146_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_146_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_146_reg <= proc_dep_vld_vec_146;
        end
    end
    assign in_chan_dep_vld_vec_146[0] = dep_chan_vld_131_146;
    assign in_chan_dep_data_vec_146[176 : 0] = dep_chan_data_131_146;
    assign token_in_vec_146[0] = token_131_146;
    assign in_chan_dep_vld_vec_146[1] = dep_chan_vld_133_146;
    assign in_chan_dep_data_vec_146[353 : 177] = dep_chan_data_133_146;
    assign token_in_vec_146[1] = token_133_146;
    assign in_chan_dep_vld_vec_146[2] = dep_chan_vld_134_146;
    assign in_chan_dep_data_vec_146[530 : 354] = dep_chan_data_134_146;
    assign token_in_vec_146[2] = token_134_146;
    assign in_chan_dep_vld_vec_146[3] = dep_chan_vld_135_146;
    assign in_chan_dep_data_vec_146[707 : 531] = dep_chan_data_135_146;
    assign token_in_vec_146[3] = token_135_146;
    assign in_chan_dep_vld_vec_146[4] = dep_chan_vld_136_146;
    assign in_chan_dep_data_vec_146[884 : 708] = dep_chan_data_136_146;
    assign token_in_vec_146[4] = token_136_146;
    assign in_chan_dep_vld_vec_146[5] = dep_chan_vld_137_146;
    assign in_chan_dep_data_vec_146[1061 : 885] = dep_chan_data_137_146;
    assign token_in_vec_146[5] = token_137_146;
    assign in_chan_dep_vld_vec_146[6] = dep_chan_vld_138_146;
    assign in_chan_dep_data_vec_146[1238 : 1062] = dep_chan_data_138_146;
    assign token_in_vec_146[6] = token_138_146;
    assign in_chan_dep_vld_vec_146[7] = dep_chan_vld_139_146;
    assign in_chan_dep_data_vec_146[1415 : 1239] = dep_chan_data_139_146;
    assign token_in_vec_146[7] = token_139_146;
    assign in_chan_dep_vld_vec_146[8] = dep_chan_vld_140_146;
    assign in_chan_dep_data_vec_146[1592 : 1416] = dep_chan_data_140_146;
    assign token_in_vec_146[8] = token_140_146;
    assign in_chan_dep_vld_vec_146[9] = dep_chan_vld_141_146;
    assign in_chan_dep_data_vec_146[1769 : 1593] = dep_chan_data_141_146;
    assign token_in_vec_146[9] = token_141_146;
    assign in_chan_dep_vld_vec_146[10] = dep_chan_vld_142_146;
    assign in_chan_dep_data_vec_146[1946 : 1770] = dep_chan_data_142_146;
    assign token_in_vec_146[10] = token_142_146;
    assign in_chan_dep_vld_vec_146[11] = dep_chan_vld_143_146;
    assign in_chan_dep_data_vec_146[2123 : 1947] = dep_chan_data_143_146;
    assign token_in_vec_146[11] = token_143_146;
    assign in_chan_dep_vld_vec_146[12] = dep_chan_vld_144_146;
    assign in_chan_dep_data_vec_146[2300 : 2124] = dep_chan_data_144_146;
    assign token_in_vec_146[12] = token_144_146;
    assign in_chan_dep_vld_vec_146[13] = dep_chan_vld_145_146;
    assign in_chan_dep_data_vec_146[2477 : 2301] = dep_chan_data_145_146;
    assign token_in_vec_146[13] = token_145_146;
    assign in_chan_dep_vld_vec_146[14] = dep_chan_vld_147_146;
    assign in_chan_dep_data_vec_146[2654 : 2478] = dep_chan_data_147_146;
    assign token_in_vec_146[14] = token_147_146;
    assign in_chan_dep_vld_vec_146[15] = dep_chan_vld_176_146;
    assign in_chan_dep_data_vec_146[2831 : 2655] = dep_chan_data_176_146;
    assign token_in_vec_146[15] = token_176_146;
    assign dep_chan_vld_146_131 = out_chan_dep_vld_vec_146[0];
    assign dep_chan_data_146_131 = out_chan_dep_data_146;
    assign token_146_131 = token_out_vec_146[0];
    assign dep_chan_vld_146_133 = out_chan_dep_vld_vec_146[1];
    assign dep_chan_data_146_133 = out_chan_dep_data_146;
    assign token_146_133 = token_out_vec_146[1];
    assign dep_chan_vld_146_134 = out_chan_dep_vld_vec_146[2];
    assign dep_chan_data_146_134 = out_chan_dep_data_146;
    assign token_146_134 = token_out_vec_146[2];
    assign dep_chan_vld_146_135 = out_chan_dep_vld_vec_146[3];
    assign dep_chan_data_146_135 = out_chan_dep_data_146;
    assign token_146_135 = token_out_vec_146[3];
    assign dep_chan_vld_146_136 = out_chan_dep_vld_vec_146[4];
    assign dep_chan_data_146_136 = out_chan_dep_data_146;
    assign token_146_136 = token_out_vec_146[4];
    assign dep_chan_vld_146_137 = out_chan_dep_vld_vec_146[5];
    assign dep_chan_data_146_137 = out_chan_dep_data_146;
    assign token_146_137 = token_out_vec_146[5];
    assign dep_chan_vld_146_138 = out_chan_dep_vld_vec_146[6];
    assign dep_chan_data_146_138 = out_chan_dep_data_146;
    assign token_146_138 = token_out_vec_146[6];
    assign dep_chan_vld_146_139 = out_chan_dep_vld_vec_146[7];
    assign dep_chan_data_146_139 = out_chan_dep_data_146;
    assign token_146_139 = token_out_vec_146[7];
    assign dep_chan_vld_146_140 = out_chan_dep_vld_vec_146[8];
    assign dep_chan_data_146_140 = out_chan_dep_data_146;
    assign token_146_140 = token_out_vec_146[8];
    assign dep_chan_vld_146_141 = out_chan_dep_vld_vec_146[9];
    assign dep_chan_data_146_141 = out_chan_dep_data_146;
    assign token_146_141 = token_out_vec_146[9];
    assign dep_chan_vld_146_142 = out_chan_dep_vld_vec_146[10];
    assign dep_chan_data_146_142 = out_chan_dep_data_146;
    assign token_146_142 = token_out_vec_146[10];
    assign dep_chan_vld_146_143 = out_chan_dep_vld_vec_146[11];
    assign dep_chan_data_146_143 = out_chan_dep_data_146;
    assign token_146_143 = token_out_vec_146[11];
    assign dep_chan_vld_146_144 = out_chan_dep_vld_vec_146[12];
    assign dep_chan_data_146_144 = out_chan_dep_data_146;
    assign token_146_144 = token_out_vec_146[12];
    assign dep_chan_vld_146_145 = out_chan_dep_vld_vec_146[13];
    assign dep_chan_data_146_145 = out_chan_dep_data_146;
    assign token_146_145 = token_out_vec_146[13];
    assign dep_chan_vld_146_147 = out_chan_dep_vld_vec_146[14];
    assign dep_chan_data_146_147 = out_chan_dep_data_146;
    assign token_146_147 = token_out_vec_146[14];
    assign dep_chan_vld_146_176 = out_chan_dep_vld_vec_146[15];
    assign dep_chan_data_146_176 = out_chan_dep_data_146;
    assign token_146_176 = token_out_vec_146[15];

    // Process: grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 147, 16, 16) top_hls_deadlock_detect_unit_147 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_147),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_147),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_147),
        .token_in_vec(token_in_vec_147),
        .dl_detect_in(dl_detect_out),
        .origin(origin[147]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_147),
        .out_chan_dep_data(out_chan_dep_data_147),
        .token_out_vec(token_out_vec_147),
        .dl_detect_out(dl_in_vec[147]));

    assign proc_147_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.fifo_B_PE_13_1_x182_blk_n);
    assign proc_147_data_PIPO_blk[0] = 1'b0;
    assign proc_147_start_FIFO_blk[0] = 1'b0;
    assign proc_147_TLF_FIFO_blk[0] = 1'b0;
    assign proc_147_input_sync_blk[0] = 1'b0;
    assign proc_147_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_147[0] = dl_detect_out ? proc_dep_vld_vec_147_reg[0] : (proc_147_data_FIFO_blk[0] | proc_147_data_PIPO_blk[0] | proc_147_start_FIFO_blk[0] | proc_147_TLF_FIFO_blk[0] | proc_147_input_sync_blk[0] | proc_147_output_sync_blk[0]);
    assign proc_147_data_FIFO_blk[1] = 1'b0;
    assign proc_147_data_PIPO_blk[1] = 1'b0;
    assign proc_147_start_FIFO_blk[1] = 1'b0;
    assign proc_147_TLF_FIFO_blk[1] = 1'b0;
    assign proc_147_input_sync_blk[1] = 1'b0;
    assign proc_147_output_sync_blk[1] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[1] = dl_detect_out ? proc_dep_vld_vec_147_reg[1] : (proc_147_data_FIFO_blk[1] | proc_147_data_PIPO_blk[1] | proc_147_start_FIFO_blk[1] | proc_147_TLF_FIFO_blk[1] | proc_147_input_sync_blk[1] | proc_147_output_sync_blk[1]);
    assign proc_147_data_FIFO_blk[2] = 1'b0;
    assign proc_147_data_PIPO_blk[2] = 1'b0;
    assign proc_147_start_FIFO_blk[2] = 1'b0;
    assign proc_147_TLF_FIFO_blk[2] = 1'b0;
    assign proc_147_input_sync_blk[2] = 1'b0;
    assign proc_147_output_sync_blk[2] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[2] = dl_detect_out ? proc_dep_vld_vec_147_reg[2] : (proc_147_data_FIFO_blk[2] | proc_147_data_PIPO_blk[2] | proc_147_start_FIFO_blk[2] | proc_147_TLF_FIFO_blk[2] | proc_147_input_sync_blk[2] | proc_147_output_sync_blk[2]);
    assign proc_147_data_FIFO_blk[3] = 1'b0;
    assign proc_147_data_PIPO_blk[3] = 1'b0;
    assign proc_147_start_FIFO_blk[3] = 1'b0;
    assign proc_147_TLF_FIFO_blk[3] = 1'b0;
    assign proc_147_input_sync_blk[3] = 1'b0;
    assign proc_147_output_sync_blk[3] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[3] = dl_detect_out ? proc_dep_vld_vec_147_reg[3] : (proc_147_data_FIFO_blk[3] | proc_147_data_PIPO_blk[3] | proc_147_start_FIFO_blk[3] | proc_147_TLF_FIFO_blk[3] | proc_147_input_sync_blk[3] | proc_147_output_sync_blk[3]);
    assign proc_147_data_FIFO_blk[4] = 1'b0;
    assign proc_147_data_PIPO_blk[4] = 1'b0;
    assign proc_147_start_FIFO_blk[4] = 1'b0;
    assign proc_147_TLF_FIFO_blk[4] = 1'b0;
    assign proc_147_input_sync_blk[4] = 1'b0;
    assign proc_147_output_sync_blk[4] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[4] = dl_detect_out ? proc_dep_vld_vec_147_reg[4] : (proc_147_data_FIFO_blk[4] | proc_147_data_PIPO_blk[4] | proc_147_start_FIFO_blk[4] | proc_147_TLF_FIFO_blk[4] | proc_147_input_sync_blk[4] | proc_147_output_sync_blk[4]);
    assign proc_147_data_FIFO_blk[5] = 1'b0;
    assign proc_147_data_PIPO_blk[5] = 1'b0;
    assign proc_147_start_FIFO_blk[5] = 1'b0;
    assign proc_147_TLF_FIFO_blk[5] = 1'b0;
    assign proc_147_input_sync_blk[5] = 1'b0;
    assign proc_147_output_sync_blk[5] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[5] = dl_detect_out ? proc_dep_vld_vec_147_reg[5] : (proc_147_data_FIFO_blk[5] | proc_147_data_PIPO_blk[5] | proc_147_start_FIFO_blk[5] | proc_147_TLF_FIFO_blk[5] | proc_147_input_sync_blk[5] | proc_147_output_sync_blk[5]);
    assign proc_147_data_FIFO_blk[6] = 1'b0;
    assign proc_147_data_PIPO_blk[6] = 1'b0;
    assign proc_147_start_FIFO_blk[6] = 1'b0;
    assign proc_147_TLF_FIFO_blk[6] = 1'b0;
    assign proc_147_input_sync_blk[6] = 1'b0;
    assign proc_147_output_sync_blk[6] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[6] = dl_detect_out ? proc_dep_vld_vec_147_reg[6] : (proc_147_data_FIFO_blk[6] | proc_147_data_PIPO_blk[6] | proc_147_start_FIFO_blk[6] | proc_147_TLF_FIFO_blk[6] | proc_147_input_sync_blk[6] | proc_147_output_sync_blk[6]);
    assign proc_147_data_FIFO_blk[7] = 1'b0;
    assign proc_147_data_PIPO_blk[7] = 1'b0;
    assign proc_147_start_FIFO_blk[7] = 1'b0;
    assign proc_147_TLF_FIFO_blk[7] = 1'b0;
    assign proc_147_input_sync_blk[7] = 1'b0;
    assign proc_147_output_sync_blk[7] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[7] = dl_detect_out ? proc_dep_vld_vec_147_reg[7] : (proc_147_data_FIFO_blk[7] | proc_147_data_PIPO_blk[7] | proc_147_start_FIFO_blk[7] | proc_147_TLF_FIFO_blk[7] | proc_147_input_sync_blk[7] | proc_147_output_sync_blk[7]);
    assign proc_147_data_FIFO_blk[8] = 1'b0;
    assign proc_147_data_PIPO_blk[8] = 1'b0;
    assign proc_147_start_FIFO_blk[8] = 1'b0;
    assign proc_147_TLF_FIFO_blk[8] = 1'b0;
    assign proc_147_input_sync_blk[8] = 1'b0;
    assign proc_147_output_sync_blk[8] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[8] = dl_detect_out ? proc_dep_vld_vec_147_reg[8] : (proc_147_data_FIFO_blk[8] | proc_147_data_PIPO_blk[8] | proc_147_start_FIFO_blk[8] | proc_147_TLF_FIFO_blk[8] | proc_147_input_sync_blk[8] | proc_147_output_sync_blk[8]);
    assign proc_147_data_FIFO_blk[9] = 1'b0;
    assign proc_147_data_PIPO_blk[9] = 1'b0;
    assign proc_147_start_FIFO_blk[9] = 1'b0;
    assign proc_147_TLF_FIFO_blk[9] = 1'b0;
    assign proc_147_input_sync_blk[9] = 1'b0;
    assign proc_147_output_sync_blk[9] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[9] = dl_detect_out ? proc_dep_vld_vec_147_reg[9] : (proc_147_data_FIFO_blk[9] | proc_147_data_PIPO_blk[9] | proc_147_start_FIFO_blk[9] | proc_147_TLF_FIFO_blk[9] | proc_147_input_sync_blk[9] | proc_147_output_sync_blk[9]);
    assign proc_147_data_FIFO_blk[10] = 1'b0;
    assign proc_147_data_PIPO_blk[10] = 1'b0;
    assign proc_147_start_FIFO_blk[10] = 1'b0;
    assign proc_147_TLF_FIFO_blk[10] = 1'b0;
    assign proc_147_input_sync_blk[10] = 1'b0;
    assign proc_147_output_sync_blk[10] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[10] = dl_detect_out ? proc_dep_vld_vec_147_reg[10] : (proc_147_data_FIFO_blk[10] | proc_147_data_PIPO_blk[10] | proc_147_start_FIFO_blk[10] | proc_147_TLF_FIFO_blk[10] | proc_147_input_sync_blk[10] | proc_147_output_sync_blk[10]);
    assign proc_147_data_FIFO_blk[11] = 1'b0;
    assign proc_147_data_PIPO_blk[11] = 1'b0;
    assign proc_147_start_FIFO_blk[11] = 1'b0;
    assign proc_147_TLF_FIFO_blk[11] = 1'b0;
    assign proc_147_input_sync_blk[11] = 1'b0;
    assign proc_147_output_sync_blk[11] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[11] = dl_detect_out ? proc_dep_vld_vec_147_reg[11] : (proc_147_data_FIFO_blk[11] | proc_147_data_PIPO_blk[11] | proc_147_start_FIFO_blk[11] | proc_147_TLF_FIFO_blk[11] | proc_147_input_sync_blk[11] | proc_147_output_sync_blk[11]);
    assign proc_147_data_FIFO_blk[12] = 1'b0;
    assign proc_147_data_PIPO_blk[12] = 1'b0;
    assign proc_147_start_FIFO_blk[12] = 1'b0;
    assign proc_147_TLF_FIFO_blk[12] = 1'b0;
    assign proc_147_input_sync_blk[12] = 1'b0;
    assign proc_147_output_sync_blk[12] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[12] = dl_detect_out ? proc_dep_vld_vec_147_reg[12] : (proc_147_data_FIFO_blk[12] | proc_147_data_PIPO_blk[12] | proc_147_start_FIFO_blk[12] | proc_147_TLF_FIFO_blk[12] | proc_147_input_sync_blk[12] | proc_147_output_sync_blk[12]);
    assign proc_147_data_FIFO_blk[13] = 1'b0;
    assign proc_147_data_PIPO_blk[13] = 1'b0;
    assign proc_147_start_FIFO_blk[13] = 1'b0;
    assign proc_147_TLF_FIFO_blk[13] = 1'b0;
    assign proc_147_input_sync_blk[13] = 1'b0;
    assign proc_147_output_sync_blk[13] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[13] = dl_detect_out ? proc_dep_vld_vec_147_reg[13] : (proc_147_data_FIFO_blk[13] | proc_147_data_PIPO_blk[13] | proc_147_start_FIFO_blk[13] | proc_147_TLF_FIFO_blk[13] | proc_147_input_sync_blk[13] | proc_147_output_sync_blk[13]);
    assign proc_147_data_FIFO_blk[14] = 1'b0;
    assign proc_147_data_PIPO_blk[14] = 1'b0;
    assign proc_147_start_FIFO_blk[14] = 1'b0;
    assign proc_147_TLF_FIFO_blk[14] = 1'b0;
    assign proc_147_input_sync_blk[14] = 1'b0;
    assign proc_147_output_sync_blk[14] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[14] = dl_detect_out ? proc_dep_vld_vec_147_reg[14] : (proc_147_data_FIFO_blk[14] | proc_147_data_PIPO_blk[14] | proc_147_start_FIFO_blk[14] | proc_147_TLF_FIFO_blk[14] | proc_147_input_sync_blk[14] | proc_147_output_sync_blk[14]);
    assign proc_147_data_FIFO_blk[15] = 1'b0;
    assign proc_147_data_PIPO_blk[15] = 1'b0;
    assign proc_147_start_FIFO_blk[15] = 1'b0;
    assign proc_147_TLF_FIFO_blk[15] = 1'b0;
    assign proc_147_input_sync_blk[15] = 1'b0;
    assign proc_147_output_sync_blk[15] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_147[15] = dl_detect_out ? proc_dep_vld_vec_147_reg[15] : (proc_147_data_FIFO_blk[15] | proc_147_data_PIPO_blk[15] | proc_147_start_FIFO_blk[15] | proc_147_TLF_FIFO_blk[15] | proc_147_input_sync_blk[15] | proc_147_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_147_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_147_reg <= proc_dep_vld_vec_147;
        end
    end
    assign in_chan_dep_vld_vec_147[0] = dep_chan_vld_132_147;
    assign in_chan_dep_data_vec_147[176 : 0] = dep_chan_data_132_147;
    assign token_in_vec_147[0] = token_132_147;
    assign in_chan_dep_vld_vec_147[1] = dep_chan_vld_133_147;
    assign in_chan_dep_data_vec_147[353 : 177] = dep_chan_data_133_147;
    assign token_in_vec_147[1] = token_133_147;
    assign in_chan_dep_vld_vec_147[2] = dep_chan_vld_134_147;
    assign in_chan_dep_data_vec_147[530 : 354] = dep_chan_data_134_147;
    assign token_in_vec_147[2] = token_134_147;
    assign in_chan_dep_vld_vec_147[3] = dep_chan_vld_135_147;
    assign in_chan_dep_data_vec_147[707 : 531] = dep_chan_data_135_147;
    assign token_in_vec_147[3] = token_135_147;
    assign in_chan_dep_vld_vec_147[4] = dep_chan_vld_136_147;
    assign in_chan_dep_data_vec_147[884 : 708] = dep_chan_data_136_147;
    assign token_in_vec_147[4] = token_136_147;
    assign in_chan_dep_vld_vec_147[5] = dep_chan_vld_137_147;
    assign in_chan_dep_data_vec_147[1061 : 885] = dep_chan_data_137_147;
    assign token_in_vec_147[5] = token_137_147;
    assign in_chan_dep_vld_vec_147[6] = dep_chan_vld_138_147;
    assign in_chan_dep_data_vec_147[1238 : 1062] = dep_chan_data_138_147;
    assign token_in_vec_147[6] = token_138_147;
    assign in_chan_dep_vld_vec_147[7] = dep_chan_vld_139_147;
    assign in_chan_dep_data_vec_147[1415 : 1239] = dep_chan_data_139_147;
    assign token_in_vec_147[7] = token_139_147;
    assign in_chan_dep_vld_vec_147[8] = dep_chan_vld_140_147;
    assign in_chan_dep_data_vec_147[1592 : 1416] = dep_chan_data_140_147;
    assign token_in_vec_147[8] = token_140_147;
    assign in_chan_dep_vld_vec_147[9] = dep_chan_vld_141_147;
    assign in_chan_dep_data_vec_147[1769 : 1593] = dep_chan_data_141_147;
    assign token_in_vec_147[9] = token_141_147;
    assign in_chan_dep_vld_vec_147[10] = dep_chan_vld_142_147;
    assign in_chan_dep_data_vec_147[1946 : 1770] = dep_chan_data_142_147;
    assign token_in_vec_147[10] = token_142_147;
    assign in_chan_dep_vld_vec_147[11] = dep_chan_vld_143_147;
    assign in_chan_dep_data_vec_147[2123 : 1947] = dep_chan_data_143_147;
    assign token_in_vec_147[11] = token_143_147;
    assign in_chan_dep_vld_vec_147[12] = dep_chan_vld_144_147;
    assign in_chan_dep_data_vec_147[2300 : 2124] = dep_chan_data_144_147;
    assign token_in_vec_147[12] = token_144_147;
    assign in_chan_dep_vld_vec_147[13] = dep_chan_vld_145_147;
    assign in_chan_dep_data_vec_147[2477 : 2301] = dep_chan_data_145_147;
    assign token_in_vec_147[13] = token_145_147;
    assign in_chan_dep_vld_vec_147[14] = dep_chan_vld_146_147;
    assign in_chan_dep_data_vec_147[2654 : 2478] = dep_chan_data_146_147;
    assign token_in_vec_147[14] = token_146_147;
    assign in_chan_dep_vld_vec_147[15] = dep_chan_vld_176_147;
    assign in_chan_dep_data_vec_147[2831 : 2655] = dep_chan_data_176_147;
    assign token_in_vec_147[15] = token_176_147;
    assign dep_chan_vld_147_132 = out_chan_dep_vld_vec_147[0];
    assign dep_chan_data_147_132 = out_chan_dep_data_147;
    assign token_147_132 = token_out_vec_147[0];
    assign dep_chan_vld_147_133 = out_chan_dep_vld_vec_147[1];
    assign dep_chan_data_147_133 = out_chan_dep_data_147;
    assign token_147_133 = token_out_vec_147[1];
    assign dep_chan_vld_147_134 = out_chan_dep_vld_vec_147[2];
    assign dep_chan_data_147_134 = out_chan_dep_data_147;
    assign token_147_134 = token_out_vec_147[2];
    assign dep_chan_vld_147_135 = out_chan_dep_vld_vec_147[3];
    assign dep_chan_data_147_135 = out_chan_dep_data_147;
    assign token_147_135 = token_out_vec_147[3];
    assign dep_chan_vld_147_136 = out_chan_dep_vld_vec_147[4];
    assign dep_chan_data_147_136 = out_chan_dep_data_147;
    assign token_147_136 = token_out_vec_147[4];
    assign dep_chan_vld_147_137 = out_chan_dep_vld_vec_147[5];
    assign dep_chan_data_147_137 = out_chan_dep_data_147;
    assign token_147_137 = token_out_vec_147[5];
    assign dep_chan_vld_147_138 = out_chan_dep_vld_vec_147[6];
    assign dep_chan_data_147_138 = out_chan_dep_data_147;
    assign token_147_138 = token_out_vec_147[6];
    assign dep_chan_vld_147_139 = out_chan_dep_vld_vec_147[7];
    assign dep_chan_data_147_139 = out_chan_dep_data_147;
    assign token_147_139 = token_out_vec_147[7];
    assign dep_chan_vld_147_140 = out_chan_dep_vld_vec_147[8];
    assign dep_chan_data_147_140 = out_chan_dep_data_147;
    assign token_147_140 = token_out_vec_147[8];
    assign dep_chan_vld_147_141 = out_chan_dep_vld_vec_147[9];
    assign dep_chan_data_147_141 = out_chan_dep_data_147;
    assign token_147_141 = token_out_vec_147[9];
    assign dep_chan_vld_147_142 = out_chan_dep_vld_vec_147[10];
    assign dep_chan_data_147_142 = out_chan_dep_data_147;
    assign token_147_142 = token_out_vec_147[10];
    assign dep_chan_vld_147_143 = out_chan_dep_vld_vec_147[11];
    assign dep_chan_data_147_143 = out_chan_dep_data_147;
    assign token_147_143 = token_out_vec_147[11];
    assign dep_chan_vld_147_144 = out_chan_dep_vld_vec_147[12];
    assign dep_chan_data_147_144 = out_chan_dep_data_147;
    assign token_147_144 = token_out_vec_147[12];
    assign dep_chan_vld_147_145 = out_chan_dep_vld_vec_147[13];
    assign dep_chan_data_147_145 = out_chan_dep_data_147;
    assign token_147_145 = token_out_vec_147[13];
    assign dep_chan_vld_147_146 = out_chan_dep_vld_vec_147[14];
    assign dep_chan_data_147_146 = out_chan_dep_data_147;
    assign token_147_146 = token_out_vec_147[14];
    assign dep_chan_vld_147_176 = out_chan_dep_vld_vec_147[15];
    assign dep_chan_data_147_176 = out_chan_dep_data_147;
    assign token_147_176 = token_out_vec_147[15];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_boundary_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 148, 2, 2) top_hls_deadlock_detect_unit_148 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_148),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_148),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_148),
        .token_in_vec(token_in_vec_148),
        .dl_detect_in(dl_detect_out),
        .origin(origin[148]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_148),
        .out_chan_dep_data(out_chan_dep_data_148),
        .token_out_vec(token_out_vec_148),
        .dl_detect_out(dl_in_vec[148]));

    assign proc_148_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_boundary_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_blk_n);
    assign proc_148_data_PIPO_blk[0] = 1'b0;
    assign proc_148_start_FIFO_blk[0] = 1'b0;
    assign proc_148_TLF_FIFO_blk[0] = 1'b0;
    assign proc_148_input_sync_blk[0] = 1'b0;
    assign proc_148_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_148[0] = dl_detect_out ? proc_dep_vld_vec_148_reg[0] : (proc_148_data_FIFO_blk[0] | proc_148_data_PIPO_blk[0] | proc_148_start_FIFO_blk[0] | proc_148_TLF_FIFO_blk[0] | proc_148_input_sync_blk[0] | proc_148_output_sync_blk[0]);
    assign proc_148_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_boundary_0_x1_U0.fifo_C_drain_PE_12_0_x195_blk_n);
    assign proc_148_data_PIPO_blk[1] = 1'b0;
    assign proc_148_start_FIFO_blk[1] = 1'b0;
    assign proc_148_TLF_FIFO_blk[1] = 1'b0;
    assign proc_148_input_sync_blk[1] = 1'b0;
    assign proc_148_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_148[1] = dl_detect_out ? proc_dep_vld_vec_148_reg[1] : (proc_148_data_FIFO_blk[1] | proc_148_data_PIPO_blk[1] | proc_148_start_FIFO_blk[1] | proc_148_TLF_FIFO_blk[1] | proc_148_input_sync_blk[1] | proc_148_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_148_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_148_reg <= proc_dep_vld_vec_148;
        end
    end
    assign in_chan_dep_vld_vec_148[0] = dep_chan_vld_131_148;
    assign in_chan_dep_data_vec_148[176 : 0] = dep_chan_data_131_148;
    assign token_in_vec_148[0] = token_131_148;
    assign in_chan_dep_vld_vec_148[1] = dep_chan_vld_149_148;
    assign in_chan_dep_data_vec_148[353 : 177] = dep_chan_data_149_148;
    assign token_in_vec_148[1] = token_149_148;
    assign dep_chan_vld_148_149 = out_chan_dep_vld_vec_148[0];
    assign dep_chan_data_148_149 = out_chan_dep_data_148;
    assign token_148_149 = token_out_vec_148[0];
    assign dep_chan_vld_148_131 = out_chan_dep_vld_vec_148[1];
    assign dep_chan_data_148_131 = out_chan_dep_data_148;
    assign token_148_131 = token_out_vec_148[1];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_0_x1_U0
    top_hls_deadlock_detect_unit #(177, 149, 3, 3) top_hls_deadlock_detect_unit_149 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_149),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_149),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_149),
        .token_in_vec(token_in_vec_149),
        .dl_detect_in(dl_detect_out),
        .origin(origin[149]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_149),
        .out_chan_dep_data(out_chan_dep_data_149),
        .token_out_vec(token_out_vec_149),
        .dl_detect_out(dl_in_vec[149]));

    assign proc_149_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_blk_n);
    assign proc_149_data_PIPO_blk[0] = 1'b0;
    assign proc_149_start_FIFO_blk[0] = 1'b0;
    assign proc_149_TLF_FIFO_blk[0] = 1'b0;
    assign proc_149_input_sync_blk[0] = 1'b0;
    assign proc_149_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_149[0] = dl_detect_out ? proc_dep_vld_vec_149_reg[0] : (proc_149_data_FIFO_blk[0] | proc_149_data_PIPO_blk[0] | proc_149_start_FIFO_blk[0] | proc_149_TLF_FIFO_blk[0] | proc_149_input_sync_blk[0] | proc_149_output_sync_blk[0]);
    assign proc_149_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_blk_n);
    assign proc_149_data_PIPO_blk[1] = 1'b0;
    assign proc_149_start_FIFO_blk[1] = 1'b0;
    assign proc_149_TLF_FIFO_blk[1] = 1'b0;
    assign proc_149_input_sync_blk[1] = 1'b0;
    assign proc_149_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_149[1] = dl_detect_out ? proc_dep_vld_vec_149_reg[1] : (proc_149_data_FIFO_blk[1] | proc_149_data_PIPO_blk[1] | proc_149_start_FIFO_blk[1] | proc_149_TLF_FIFO_blk[1] | proc_149_input_sync_blk[1] | proc_149_output_sync_blk[1]);
    assign proc_149_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_0_x1_U0.fifo_C_drain_PE_11_0_x194_blk_n);
    assign proc_149_data_PIPO_blk[2] = 1'b0;
    assign proc_149_start_FIFO_blk[2] = 1'b0;
    assign proc_149_TLF_FIFO_blk[2] = 1'b0;
    assign proc_149_input_sync_blk[2] = 1'b0;
    assign proc_149_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_149[2] = dl_detect_out ? proc_dep_vld_vec_149_reg[2] : (proc_149_data_FIFO_blk[2] | proc_149_data_PIPO_blk[2] | proc_149_start_FIFO_blk[2] | proc_149_TLF_FIFO_blk[2] | proc_149_input_sync_blk[2] | proc_149_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_149_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_149_reg <= proc_dep_vld_vec_149;
        end
    end
    assign in_chan_dep_vld_vec_149[0] = dep_chan_vld_129_149;
    assign in_chan_dep_data_vec_149[176 : 0] = dep_chan_data_129_149;
    assign token_in_vec_149[0] = token_129_149;
    assign in_chan_dep_vld_vec_149[1] = dep_chan_vld_148_149;
    assign in_chan_dep_data_vec_149[353 : 177] = dep_chan_data_148_149;
    assign token_in_vec_149[1] = token_148_149;
    assign in_chan_dep_vld_vec_149[2] = dep_chan_vld_150_149;
    assign in_chan_dep_data_vec_149[530 : 354] = dep_chan_data_150_149;
    assign token_in_vec_149[2] = token_150_149;
    assign dep_chan_vld_149_148 = out_chan_dep_vld_vec_149[0];
    assign dep_chan_data_149_148 = out_chan_dep_data_149;
    assign token_149_148 = token_out_vec_149[0];
    assign dep_chan_vld_149_150 = out_chan_dep_vld_vec_149[1];
    assign dep_chan_data_149_150 = out_chan_dep_data_149;
    assign token_149_150 = token_out_vec_149[1];
    assign dep_chan_vld_149_129 = out_chan_dep_vld_vec_149[2];
    assign dep_chan_data_149_129 = out_chan_dep_data_149;
    assign token_149_129 = token_out_vec_149[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 150, 3, 3) top_hls_deadlock_detect_unit_150 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_150),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_150),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_150),
        .token_in_vec(token_in_vec_150),
        .dl_detect_in(dl_detect_out),
        .origin(origin[150]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_150),
        .out_chan_dep_data(out_chan_dep_data_150),
        .token_out_vec(token_out_vec_150),
        .dl_detect_out(dl_in_vec[150]));

    assign proc_150_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_blk_n);
    assign proc_150_data_PIPO_blk[0] = 1'b0;
    assign proc_150_start_FIFO_blk[0] = 1'b0;
    assign proc_150_TLF_FIFO_blk[0] = 1'b0;
    assign proc_150_input_sync_blk[0] = 1'b0;
    assign proc_150_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_150[0] = dl_detect_out ? proc_dep_vld_vec_150_reg[0] : (proc_150_data_FIFO_blk[0] | proc_150_data_PIPO_blk[0] | proc_150_start_FIFO_blk[0] | proc_150_TLF_FIFO_blk[0] | proc_150_input_sync_blk[0] | proc_150_output_sync_blk[0]);
    assign proc_150_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_blk_n);
    assign proc_150_data_PIPO_blk[1] = 1'b0;
    assign proc_150_start_FIFO_blk[1] = 1'b0;
    assign proc_150_TLF_FIFO_blk[1] = 1'b0;
    assign proc_150_input_sync_blk[1] = 1'b0;
    assign proc_150_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_150[1] = dl_detect_out ? proc_dep_vld_vec_150_reg[1] : (proc_150_data_FIFO_blk[1] | proc_150_data_PIPO_blk[1] | proc_150_start_FIFO_blk[1] | proc_150_TLF_FIFO_blk[1] | proc_150_input_sync_blk[1] | proc_150_output_sync_blk[1]);
    assign proc_150_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_1_x1_U0.fifo_C_drain_PE_10_0_x193_blk_n);
    assign proc_150_data_PIPO_blk[2] = 1'b0;
    assign proc_150_start_FIFO_blk[2] = 1'b0;
    assign proc_150_TLF_FIFO_blk[2] = 1'b0;
    assign proc_150_input_sync_blk[2] = 1'b0;
    assign proc_150_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_150[2] = dl_detect_out ? proc_dep_vld_vec_150_reg[2] : (proc_150_data_FIFO_blk[2] | proc_150_data_PIPO_blk[2] | proc_150_start_FIFO_blk[2] | proc_150_TLF_FIFO_blk[2] | proc_150_input_sync_blk[2] | proc_150_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_150_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_150_reg <= proc_dep_vld_vec_150;
        end
    end
    assign in_chan_dep_vld_vec_150[0] = dep_chan_vld_127_150;
    assign in_chan_dep_data_vec_150[176 : 0] = dep_chan_data_127_150;
    assign token_in_vec_150[0] = token_127_150;
    assign in_chan_dep_vld_vec_150[1] = dep_chan_vld_149_150;
    assign in_chan_dep_data_vec_150[353 : 177] = dep_chan_data_149_150;
    assign token_in_vec_150[1] = token_149_150;
    assign in_chan_dep_vld_vec_150[2] = dep_chan_vld_151_150;
    assign in_chan_dep_data_vec_150[530 : 354] = dep_chan_data_151_150;
    assign token_in_vec_150[2] = token_151_150;
    assign dep_chan_vld_150_149 = out_chan_dep_vld_vec_150[0];
    assign dep_chan_data_150_149 = out_chan_dep_data_150;
    assign token_150_149 = token_out_vec_150[0];
    assign dep_chan_vld_150_151 = out_chan_dep_vld_vec_150[1];
    assign dep_chan_data_150_151 = out_chan_dep_data_150;
    assign token_150_151 = token_out_vec_150[1];
    assign dep_chan_vld_150_127 = out_chan_dep_vld_vec_150[2];
    assign dep_chan_data_150_127 = out_chan_dep_data_150;
    assign token_150_127 = token_out_vec_150[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_2_x1_U0
    top_hls_deadlock_detect_unit #(177, 151, 3, 3) top_hls_deadlock_detect_unit_151 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_151),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_151),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_151),
        .token_in_vec(token_in_vec_151),
        .dl_detect_in(dl_detect_out),
        .origin(origin[151]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_151),
        .out_chan_dep_data(out_chan_dep_data_151),
        .token_out_vec(token_out_vec_151),
        .dl_detect_out(dl_in_vec[151]));

    assign proc_151_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_blk_n);
    assign proc_151_data_PIPO_blk[0] = 1'b0;
    assign proc_151_start_FIFO_blk[0] = 1'b0;
    assign proc_151_TLF_FIFO_blk[0] = 1'b0;
    assign proc_151_input_sync_blk[0] = 1'b0;
    assign proc_151_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_151[0] = dl_detect_out ? proc_dep_vld_vec_151_reg[0] : (proc_151_data_FIFO_blk[0] | proc_151_data_PIPO_blk[0] | proc_151_start_FIFO_blk[0] | proc_151_TLF_FIFO_blk[0] | proc_151_input_sync_blk[0] | proc_151_output_sync_blk[0]);
    assign proc_151_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_blk_n);
    assign proc_151_data_PIPO_blk[1] = 1'b0;
    assign proc_151_start_FIFO_blk[1] = 1'b0;
    assign proc_151_TLF_FIFO_blk[1] = 1'b0;
    assign proc_151_input_sync_blk[1] = 1'b0;
    assign proc_151_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_151[1] = dl_detect_out ? proc_dep_vld_vec_151_reg[1] : (proc_151_data_FIFO_blk[1] | proc_151_data_PIPO_blk[1] | proc_151_start_FIFO_blk[1] | proc_151_TLF_FIFO_blk[1] | proc_151_input_sync_blk[1] | proc_151_output_sync_blk[1]);
    assign proc_151_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_2_x1_U0.fifo_C_drain_PE_9_0_x192_blk_n);
    assign proc_151_data_PIPO_blk[2] = 1'b0;
    assign proc_151_start_FIFO_blk[2] = 1'b0;
    assign proc_151_TLF_FIFO_blk[2] = 1'b0;
    assign proc_151_input_sync_blk[2] = 1'b0;
    assign proc_151_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_151[2] = dl_detect_out ? proc_dep_vld_vec_151_reg[2] : (proc_151_data_FIFO_blk[2] | proc_151_data_PIPO_blk[2] | proc_151_start_FIFO_blk[2] | proc_151_TLF_FIFO_blk[2] | proc_151_input_sync_blk[2] | proc_151_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_151_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_151_reg <= proc_dep_vld_vec_151;
        end
    end
    assign in_chan_dep_vld_vec_151[0] = dep_chan_vld_125_151;
    assign in_chan_dep_data_vec_151[176 : 0] = dep_chan_data_125_151;
    assign token_in_vec_151[0] = token_125_151;
    assign in_chan_dep_vld_vec_151[1] = dep_chan_vld_150_151;
    assign in_chan_dep_data_vec_151[353 : 177] = dep_chan_data_150_151;
    assign token_in_vec_151[1] = token_150_151;
    assign in_chan_dep_vld_vec_151[2] = dep_chan_vld_152_151;
    assign in_chan_dep_data_vec_151[530 : 354] = dep_chan_data_152_151;
    assign token_in_vec_151[2] = token_152_151;
    assign dep_chan_vld_151_150 = out_chan_dep_vld_vec_151[0];
    assign dep_chan_data_151_150 = out_chan_dep_data_151;
    assign token_151_150 = token_out_vec_151[0];
    assign dep_chan_vld_151_152 = out_chan_dep_vld_vec_151[1];
    assign dep_chan_data_151_152 = out_chan_dep_data_151;
    assign token_151_152 = token_out_vec_151[1];
    assign dep_chan_vld_151_125 = out_chan_dep_vld_vec_151[2];
    assign dep_chan_data_151_125 = out_chan_dep_data_151;
    assign token_151_125 = token_out_vec_151[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_3_x1_U0
    top_hls_deadlock_detect_unit #(177, 152, 3, 3) top_hls_deadlock_detect_unit_152 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_152),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_152),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_152),
        .token_in_vec(token_in_vec_152),
        .dl_detect_in(dl_detect_out),
        .origin(origin[152]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_152),
        .out_chan_dep_data(out_chan_dep_data_152),
        .token_out_vec(token_out_vec_152),
        .dl_detect_out(dl_in_vec[152]));

    assign proc_152_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_blk_n);
    assign proc_152_data_PIPO_blk[0] = 1'b0;
    assign proc_152_start_FIFO_blk[0] = 1'b0;
    assign proc_152_TLF_FIFO_blk[0] = 1'b0;
    assign proc_152_input_sync_blk[0] = 1'b0;
    assign proc_152_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_152[0] = dl_detect_out ? proc_dep_vld_vec_152_reg[0] : (proc_152_data_FIFO_blk[0] | proc_152_data_PIPO_blk[0] | proc_152_start_FIFO_blk[0] | proc_152_TLF_FIFO_blk[0] | proc_152_input_sync_blk[0] | proc_152_output_sync_blk[0]);
    assign proc_152_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_blk_n);
    assign proc_152_data_PIPO_blk[1] = 1'b0;
    assign proc_152_start_FIFO_blk[1] = 1'b0;
    assign proc_152_TLF_FIFO_blk[1] = 1'b0;
    assign proc_152_input_sync_blk[1] = 1'b0;
    assign proc_152_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_152[1] = dl_detect_out ? proc_dep_vld_vec_152_reg[1] : (proc_152_data_FIFO_blk[1] | proc_152_data_PIPO_blk[1] | proc_152_start_FIFO_blk[1] | proc_152_TLF_FIFO_blk[1] | proc_152_input_sync_blk[1] | proc_152_output_sync_blk[1]);
    assign proc_152_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_3_x1_U0.fifo_C_drain_PE_8_0_x191_blk_n);
    assign proc_152_data_PIPO_blk[2] = 1'b0;
    assign proc_152_start_FIFO_blk[2] = 1'b0;
    assign proc_152_TLF_FIFO_blk[2] = 1'b0;
    assign proc_152_input_sync_blk[2] = 1'b0;
    assign proc_152_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_152[2] = dl_detect_out ? proc_dep_vld_vec_152_reg[2] : (proc_152_data_FIFO_blk[2] | proc_152_data_PIPO_blk[2] | proc_152_start_FIFO_blk[2] | proc_152_TLF_FIFO_blk[2] | proc_152_input_sync_blk[2] | proc_152_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_152_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_152_reg <= proc_dep_vld_vec_152;
        end
    end
    assign in_chan_dep_vld_vec_152[0] = dep_chan_vld_123_152;
    assign in_chan_dep_data_vec_152[176 : 0] = dep_chan_data_123_152;
    assign token_in_vec_152[0] = token_123_152;
    assign in_chan_dep_vld_vec_152[1] = dep_chan_vld_151_152;
    assign in_chan_dep_data_vec_152[353 : 177] = dep_chan_data_151_152;
    assign token_in_vec_152[1] = token_151_152;
    assign in_chan_dep_vld_vec_152[2] = dep_chan_vld_153_152;
    assign in_chan_dep_data_vec_152[530 : 354] = dep_chan_data_153_152;
    assign token_in_vec_152[2] = token_153_152;
    assign dep_chan_vld_152_151 = out_chan_dep_vld_vec_152[0];
    assign dep_chan_data_152_151 = out_chan_dep_data_152;
    assign token_152_151 = token_out_vec_152[0];
    assign dep_chan_vld_152_153 = out_chan_dep_vld_vec_152[1];
    assign dep_chan_data_152_153 = out_chan_dep_data_152;
    assign token_152_153 = token_out_vec_152[1];
    assign dep_chan_vld_152_123 = out_chan_dep_vld_vec_152[2];
    assign dep_chan_data_152_123 = out_chan_dep_data_152;
    assign token_152_123 = token_out_vec_152[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_4_x1_U0
    top_hls_deadlock_detect_unit #(177, 153, 3, 3) top_hls_deadlock_detect_unit_153 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_153),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_153),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_153),
        .token_in_vec(token_in_vec_153),
        .dl_detect_in(dl_detect_out),
        .origin(origin[153]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_153),
        .out_chan_dep_data(out_chan_dep_data_153),
        .token_out_vec(token_out_vec_153),
        .dl_detect_out(dl_in_vec[153]));

    assign proc_153_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_blk_n);
    assign proc_153_data_PIPO_blk[0] = 1'b0;
    assign proc_153_start_FIFO_blk[0] = 1'b0;
    assign proc_153_TLF_FIFO_blk[0] = 1'b0;
    assign proc_153_input_sync_blk[0] = 1'b0;
    assign proc_153_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_153[0] = dl_detect_out ? proc_dep_vld_vec_153_reg[0] : (proc_153_data_FIFO_blk[0] | proc_153_data_PIPO_blk[0] | proc_153_start_FIFO_blk[0] | proc_153_TLF_FIFO_blk[0] | proc_153_input_sync_blk[0] | proc_153_output_sync_blk[0]);
    assign proc_153_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_blk_n);
    assign proc_153_data_PIPO_blk[1] = 1'b0;
    assign proc_153_start_FIFO_blk[1] = 1'b0;
    assign proc_153_TLF_FIFO_blk[1] = 1'b0;
    assign proc_153_input_sync_blk[1] = 1'b0;
    assign proc_153_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_153[1] = dl_detect_out ? proc_dep_vld_vec_153_reg[1] : (proc_153_data_FIFO_blk[1] | proc_153_data_PIPO_blk[1] | proc_153_start_FIFO_blk[1] | proc_153_TLF_FIFO_blk[1] | proc_153_input_sync_blk[1] | proc_153_output_sync_blk[1]);
    assign proc_153_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_4_x1_U0.fifo_C_drain_PE_7_0_x190_blk_n);
    assign proc_153_data_PIPO_blk[2] = 1'b0;
    assign proc_153_start_FIFO_blk[2] = 1'b0;
    assign proc_153_TLF_FIFO_blk[2] = 1'b0;
    assign proc_153_input_sync_blk[2] = 1'b0;
    assign proc_153_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_153[2] = dl_detect_out ? proc_dep_vld_vec_153_reg[2] : (proc_153_data_FIFO_blk[2] | proc_153_data_PIPO_blk[2] | proc_153_start_FIFO_blk[2] | proc_153_TLF_FIFO_blk[2] | proc_153_input_sync_blk[2] | proc_153_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_153_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_153_reg <= proc_dep_vld_vec_153;
        end
    end
    assign in_chan_dep_vld_vec_153[0] = dep_chan_vld_121_153;
    assign in_chan_dep_data_vec_153[176 : 0] = dep_chan_data_121_153;
    assign token_in_vec_153[0] = token_121_153;
    assign in_chan_dep_vld_vec_153[1] = dep_chan_vld_152_153;
    assign in_chan_dep_data_vec_153[353 : 177] = dep_chan_data_152_153;
    assign token_in_vec_153[1] = token_152_153;
    assign in_chan_dep_vld_vec_153[2] = dep_chan_vld_154_153;
    assign in_chan_dep_data_vec_153[530 : 354] = dep_chan_data_154_153;
    assign token_in_vec_153[2] = token_154_153;
    assign dep_chan_vld_153_152 = out_chan_dep_vld_vec_153[0];
    assign dep_chan_data_153_152 = out_chan_dep_data_153;
    assign token_153_152 = token_out_vec_153[0];
    assign dep_chan_vld_153_154 = out_chan_dep_vld_vec_153[1];
    assign dep_chan_data_153_154 = out_chan_dep_data_153;
    assign token_153_154 = token_out_vec_153[1];
    assign dep_chan_vld_153_121 = out_chan_dep_vld_vec_153[2];
    assign dep_chan_data_153_121 = out_chan_dep_data_153;
    assign token_153_121 = token_out_vec_153[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_5_x1_U0
    top_hls_deadlock_detect_unit #(177, 154, 3, 3) top_hls_deadlock_detect_unit_154 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_154),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_154),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_154),
        .token_in_vec(token_in_vec_154),
        .dl_detect_in(dl_detect_out),
        .origin(origin[154]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_154),
        .out_chan_dep_data(out_chan_dep_data_154),
        .token_out_vec(token_out_vec_154),
        .dl_detect_out(dl_in_vec[154]));

    assign proc_154_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_blk_n);
    assign proc_154_data_PIPO_blk[0] = 1'b0;
    assign proc_154_start_FIFO_blk[0] = 1'b0;
    assign proc_154_TLF_FIFO_blk[0] = 1'b0;
    assign proc_154_input_sync_blk[0] = 1'b0;
    assign proc_154_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_154[0] = dl_detect_out ? proc_dep_vld_vec_154_reg[0] : (proc_154_data_FIFO_blk[0] | proc_154_data_PIPO_blk[0] | proc_154_start_FIFO_blk[0] | proc_154_TLF_FIFO_blk[0] | proc_154_input_sync_blk[0] | proc_154_output_sync_blk[0]);
    assign proc_154_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_blk_n);
    assign proc_154_data_PIPO_blk[1] = 1'b0;
    assign proc_154_start_FIFO_blk[1] = 1'b0;
    assign proc_154_TLF_FIFO_blk[1] = 1'b0;
    assign proc_154_input_sync_blk[1] = 1'b0;
    assign proc_154_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_154[1] = dl_detect_out ? proc_dep_vld_vec_154_reg[1] : (proc_154_data_FIFO_blk[1] | proc_154_data_PIPO_blk[1] | proc_154_start_FIFO_blk[1] | proc_154_TLF_FIFO_blk[1] | proc_154_input_sync_blk[1] | proc_154_output_sync_blk[1]);
    assign proc_154_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_5_x1_U0.fifo_C_drain_PE_6_0_x189_blk_n);
    assign proc_154_data_PIPO_blk[2] = 1'b0;
    assign proc_154_start_FIFO_blk[2] = 1'b0;
    assign proc_154_TLF_FIFO_blk[2] = 1'b0;
    assign proc_154_input_sync_blk[2] = 1'b0;
    assign proc_154_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_154[2] = dl_detect_out ? proc_dep_vld_vec_154_reg[2] : (proc_154_data_FIFO_blk[2] | proc_154_data_PIPO_blk[2] | proc_154_start_FIFO_blk[2] | proc_154_TLF_FIFO_blk[2] | proc_154_input_sync_blk[2] | proc_154_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_154_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_154_reg <= proc_dep_vld_vec_154;
        end
    end
    assign in_chan_dep_vld_vec_154[0] = dep_chan_vld_119_154;
    assign in_chan_dep_data_vec_154[176 : 0] = dep_chan_data_119_154;
    assign token_in_vec_154[0] = token_119_154;
    assign in_chan_dep_vld_vec_154[1] = dep_chan_vld_153_154;
    assign in_chan_dep_data_vec_154[353 : 177] = dep_chan_data_153_154;
    assign token_in_vec_154[1] = token_153_154;
    assign in_chan_dep_vld_vec_154[2] = dep_chan_vld_155_154;
    assign in_chan_dep_data_vec_154[530 : 354] = dep_chan_data_155_154;
    assign token_in_vec_154[2] = token_155_154;
    assign dep_chan_vld_154_153 = out_chan_dep_vld_vec_154[0];
    assign dep_chan_data_154_153 = out_chan_dep_data_154;
    assign token_154_153 = token_out_vec_154[0];
    assign dep_chan_vld_154_155 = out_chan_dep_vld_vec_154[1];
    assign dep_chan_data_154_155 = out_chan_dep_data_154;
    assign token_154_155 = token_out_vec_154[1];
    assign dep_chan_vld_154_119 = out_chan_dep_vld_vec_154[2];
    assign dep_chan_data_154_119 = out_chan_dep_data_154;
    assign token_154_119 = token_out_vec_154[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_6_x1_U0
    top_hls_deadlock_detect_unit #(177, 155, 3, 3) top_hls_deadlock_detect_unit_155 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_155),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_155),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_155),
        .token_in_vec(token_in_vec_155),
        .dl_detect_in(dl_detect_out),
        .origin(origin[155]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_155),
        .out_chan_dep_data(out_chan_dep_data_155),
        .token_out_vec(token_out_vec_155),
        .dl_detect_out(dl_in_vec[155]));

    assign proc_155_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_blk_n);
    assign proc_155_data_PIPO_blk[0] = 1'b0;
    assign proc_155_start_FIFO_blk[0] = 1'b0;
    assign proc_155_TLF_FIFO_blk[0] = 1'b0;
    assign proc_155_input_sync_blk[0] = 1'b0;
    assign proc_155_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_155[0] = dl_detect_out ? proc_dep_vld_vec_155_reg[0] : (proc_155_data_FIFO_blk[0] | proc_155_data_PIPO_blk[0] | proc_155_start_FIFO_blk[0] | proc_155_TLF_FIFO_blk[0] | proc_155_input_sync_blk[0] | proc_155_output_sync_blk[0]);
    assign proc_155_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_blk_n);
    assign proc_155_data_PIPO_blk[1] = 1'b0;
    assign proc_155_start_FIFO_blk[1] = 1'b0;
    assign proc_155_TLF_FIFO_blk[1] = 1'b0;
    assign proc_155_input_sync_blk[1] = 1'b0;
    assign proc_155_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_155[1] = dl_detect_out ? proc_dep_vld_vec_155_reg[1] : (proc_155_data_FIFO_blk[1] | proc_155_data_PIPO_blk[1] | proc_155_start_FIFO_blk[1] | proc_155_TLF_FIFO_blk[1] | proc_155_input_sync_blk[1] | proc_155_output_sync_blk[1]);
    assign proc_155_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_6_x1_U0.fifo_C_drain_PE_5_0_x188_blk_n);
    assign proc_155_data_PIPO_blk[2] = 1'b0;
    assign proc_155_start_FIFO_blk[2] = 1'b0;
    assign proc_155_TLF_FIFO_blk[2] = 1'b0;
    assign proc_155_input_sync_blk[2] = 1'b0;
    assign proc_155_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_155[2] = dl_detect_out ? proc_dep_vld_vec_155_reg[2] : (proc_155_data_FIFO_blk[2] | proc_155_data_PIPO_blk[2] | proc_155_start_FIFO_blk[2] | proc_155_TLF_FIFO_blk[2] | proc_155_input_sync_blk[2] | proc_155_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_155_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_155_reg <= proc_dep_vld_vec_155;
        end
    end
    assign in_chan_dep_vld_vec_155[0] = dep_chan_vld_117_155;
    assign in_chan_dep_data_vec_155[176 : 0] = dep_chan_data_117_155;
    assign token_in_vec_155[0] = token_117_155;
    assign in_chan_dep_vld_vec_155[1] = dep_chan_vld_154_155;
    assign in_chan_dep_data_vec_155[353 : 177] = dep_chan_data_154_155;
    assign token_in_vec_155[1] = token_154_155;
    assign in_chan_dep_vld_vec_155[2] = dep_chan_vld_156_155;
    assign in_chan_dep_data_vec_155[530 : 354] = dep_chan_data_156_155;
    assign token_in_vec_155[2] = token_156_155;
    assign dep_chan_vld_155_154 = out_chan_dep_vld_vec_155[0];
    assign dep_chan_data_155_154 = out_chan_dep_data_155;
    assign token_155_154 = token_out_vec_155[0];
    assign dep_chan_vld_155_156 = out_chan_dep_vld_vec_155[1];
    assign dep_chan_data_155_156 = out_chan_dep_data_155;
    assign token_155_156 = token_out_vec_155[1];
    assign dep_chan_vld_155_117 = out_chan_dep_vld_vec_155[2];
    assign dep_chan_data_155_117 = out_chan_dep_data_155;
    assign token_155_117 = token_out_vec_155[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_7_x1_U0
    top_hls_deadlock_detect_unit #(177, 156, 3, 3) top_hls_deadlock_detect_unit_156 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_156),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_156),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_156),
        .token_in_vec(token_in_vec_156),
        .dl_detect_in(dl_detect_out),
        .origin(origin[156]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_156),
        .out_chan_dep_data(out_chan_dep_data_156),
        .token_out_vec(token_out_vec_156),
        .dl_detect_out(dl_in_vec[156]));

    assign proc_156_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_7_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_blk_n);
    assign proc_156_data_PIPO_blk[0] = 1'b0;
    assign proc_156_start_FIFO_blk[0] = 1'b0;
    assign proc_156_TLF_FIFO_blk[0] = 1'b0;
    assign proc_156_input_sync_blk[0] = 1'b0;
    assign proc_156_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_156[0] = dl_detect_out ? proc_dep_vld_vec_156_reg[0] : (proc_156_data_FIFO_blk[0] | proc_156_data_PIPO_blk[0] | proc_156_start_FIFO_blk[0] | proc_156_TLF_FIFO_blk[0] | proc_156_input_sync_blk[0] | proc_156_output_sync_blk[0]);
    assign proc_156_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_7_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_blk_n);
    assign proc_156_data_PIPO_blk[1] = 1'b0;
    assign proc_156_start_FIFO_blk[1] = 1'b0;
    assign proc_156_TLF_FIFO_blk[1] = 1'b0;
    assign proc_156_input_sync_blk[1] = 1'b0;
    assign proc_156_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_156[1] = dl_detect_out ? proc_dep_vld_vec_156_reg[1] : (proc_156_data_FIFO_blk[1] | proc_156_data_PIPO_blk[1] | proc_156_start_FIFO_blk[1] | proc_156_TLF_FIFO_blk[1] | proc_156_input_sync_blk[1] | proc_156_output_sync_blk[1]);
    assign proc_156_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_7_x1_U0.fifo_C_drain_PE_4_0_x187_blk_n);
    assign proc_156_data_PIPO_blk[2] = 1'b0;
    assign proc_156_start_FIFO_blk[2] = 1'b0;
    assign proc_156_TLF_FIFO_blk[2] = 1'b0;
    assign proc_156_input_sync_blk[2] = 1'b0;
    assign proc_156_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_156[2] = dl_detect_out ? proc_dep_vld_vec_156_reg[2] : (proc_156_data_FIFO_blk[2] | proc_156_data_PIPO_blk[2] | proc_156_start_FIFO_blk[2] | proc_156_TLF_FIFO_blk[2] | proc_156_input_sync_blk[2] | proc_156_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_156_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_156_reg <= proc_dep_vld_vec_156;
        end
    end
    assign in_chan_dep_vld_vec_156[0] = dep_chan_vld_115_156;
    assign in_chan_dep_data_vec_156[176 : 0] = dep_chan_data_115_156;
    assign token_in_vec_156[0] = token_115_156;
    assign in_chan_dep_vld_vec_156[1] = dep_chan_vld_155_156;
    assign in_chan_dep_data_vec_156[353 : 177] = dep_chan_data_155_156;
    assign token_in_vec_156[1] = token_155_156;
    assign in_chan_dep_vld_vec_156[2] = dep_chan_vld_157_156;
    assign in_chan_dep_data_vec_156[530 : 354] = dep_chan_data_157_156;
    assign token_in_vec_156[2] = token_157_156;
    assign dep_chan_vld_156_155 = out_chan_dep_vld_vec_156[0];
    assign dep_chan_data_156_155 = out_chan_dep_data_156;
    assign token_156_155 = token_out_vec_156[0];
    assign dep_chan_vld_156_157 = out_chan_dep_vld_vec_156[1];
    assign dep_chan_data_156_157 = out_chan_dep_data_156;
    assign token_156_157 = token_out_vec_156[1];
    assign dep_chan_vld_156_115 = out_chan_dep_vld_vec_156[2];
    assign dep_chan_data_156_115 = out_chan_dep_data_156;
    assign token_156_115 = token_out_vec_156[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_8_x1_U0
    top_hls_deadlock_detect_unit #(177, 157, 3, 3) top_hls_deadlock_detect_unit_157 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_157),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_157),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_157),
        .token_in_vec(token_in_vec_157),
        .dl_detect_in(dl_detect_out),
        .origin(origin[157]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_157),
        .out_chan_dep_data(out_chan_dep_data_157),
        .token_out_vec(token_out_vec_157),
        .dl_detect_out(dl_in_vec[157]));

    assign proc_157_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_8_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_blk_n);
    assign proc_157_data_PIPO_blk[0] = 1'b0;
    assign proc_157_start_FIFO_blk[0] = 1'b0;
    assign proc_157_TLF_FIFO_blk[0] = 1'b0;
    assign proc_157_input_sync_blk[0] = 1'b0;
    assign proc_157_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_157[0] = dl_detect_out ? proc_dep_vld_vec_157_reg[0] : (proc_157_data_FIFO_blk[0] | proc_157_data_PIPO_blk[0] | proc_157_start_FIFO_blk[0] | proc_157_TLF_FIFO_blk[0] | proc_157_input_sync_blk[0] | proc_157_output_sync_blk[0]);
    assign proc_157_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_8_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_blk_n);
    assign proc_157_data_PIPO_blk[1] = 1'b0;
    assign proc_157_start_FIFO_blk[1] = 1'b0;
    assign proc_157_TLF_FIFO_blk[1] = 1'b0;
    assign proc_157_input_sync_blk[1] = 1'b0;
    assign proc_157_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_157[1] = dl_detect_out ? proc_dep_vld_vec_157_reg[1] : (proc_157_data_FIFO_blk[1] | proc_157_data_PIPO_blk[1] | proc_157_start_FIFO_blk[1] | proc_157_TLF_FIFO_blk[1] | proc_157_input_sync_blk[1] | proc_157_output_sync_blk[1]);
    assign proc_157_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_8_x1_U0.fifo_C_drain_PE_3_0_x186_blk_n);
    assign proc_157_data_PIPO_blk[2] = 1'b0;
    assign proc_157_start_FIFO_blk[2] = 1'b0;
    assign proc_157_TLF_FIFO_blk[2] = 1'b0;
    assign proc_157_input_sync_blk[2] = 1'b0;
    assign proc_157_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_157[2] = dl_detect_out ? proc_dep_vld_vec_157_reg[2] : (proc_157_data_FIFO_blk[2] | proc_157_data_PIPO_blk[2] | proc_157_start_FIFO_blk[2] | proc_157_TLF_FIFO_blk[2] | proc_157_input_sync_blk[2] | proc_157_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_157_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_157_reg <= proc_dep_vld_vec_157;
        end
    end
    assign in_chan_dep_vld_vec_157[0] = dep_chan_vld_113_157;
    assign in_chan_dep_data_vec_157[176 : 0] = dep_chan_data_113_157;
    assign token_in_vec_157[0] = token_113_157;
    assign in_chan_dep_vld_vec_157[1] = dep_chan_vld_156_157;
    assign in_chan_dep_data_vec_157[353 : 177] = dep_chan_data_156_157;
    assign token_in_vec_157[1] = token_156_157;
    assign in_chan_dep_vld_vec_157[2] = dep_chan_vld_158_157;
    assign in_chan_dep_data_vec_157[530 : 354] = dep_chan_data_158_157;
    assign token_in_vec_157[2] = token_158_157;
    assign dep_chan_vld_157_156 = out_chan_dep_vld_vec_157[0];
    assign dep_chan_data_157_156 = out_chan_dep_data_157;
    assign token_157_156 = token_out_vec_157[0];
    assign dep_chan_vld_157_158 = out_chan_dep_vld_vec_157[1];
    assign dep_chan_data_157_158 = out_chan_dep_data_157;
    assign token_157_158 = token_out_vec_157[1];
    assign dep_chan_vld_157_113 = out_chan_dep_vld_vec_157[2];
    assign dep_chan_data_157_113 = out_chan_dep_data_157;
    assign token_157_113 = token_out_vec_157[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_9_x1_U0
    top_hls_deadlock_detect_unit #(177, 158, 3, 3) top_hls_deadlock_detect_unit_158 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_158),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_158),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_158),
        .token_in_vec(token_in_vec_158),
        .dl_detect_in(dl_detect_out),
        .origin(origin[158]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_158),
        .out_chan_dep_data(out_chan_dep_data_158),
        .token_out_vec(token_out_vec_158),
        .dl_detect_out(dl_in_vec[158]));

    assign proc_158_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_9_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_blk_n);
    assign proc_158_data_PIPO_blk[0] = 1'b0;
    assign proc_158_start_FIFO_blk[0] = 1'b0;
    assign proc_158_TLF_FIFO_blk[0] = 1'b0;
    assign proc_158_input_sync_blk[0] = 1'b0;
    assign proc_158_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_158[0] = dl_detect_out ? proc_dep_vld_vec_158_reg[0] : (proc_158_data_FIFO_blk[0] | proc_158_data_PIPO_blk[0] | proc_158_start_FIFO_blk[0] | proc_158_TLF_FIFO_blk[0] | proc_158_input_sync_blk[0] | proc_158_output_sync_blk[0]);
    assign proc_158_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_9_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_blk_n);
    assign proc_158_data_PIPO_blk[1] = 1'b0;
    assign proc_158_start_FIFO_blk[1] = 1'b0;
    assign proc_158_TLF_FIFO_blk[1] = 1'b0;
    assign proc_158_input_sync_blk[1] = 1'b0;
    assign proc_158_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_158[1] = dl_detect_out ? proc_dep_vld_vec_158_reg[1] : (proc_158_data_FIFO_blk[1] | proc_158_data_PIPO_blk[1] | proc_158_start_FIFO_blk[1] | proc_158_TLF_FIFO_blk[1] | proc_158_input_sync_blk[1] | proc_158_output_sync_blk[1]);
    assign proc_158_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_9_x1_U0.fifo_C_drain_PE_2_0_x185_blk_n);
    assign proc_158_data_PIPO_blk[2] = 1'b0;
    assign proc_158_start_FIFO_blk[2] = 1'b0;
    assign proc_158_TLF_FIFO_blk[2] = 1'b0;
    assign proc_158_input_sync_blk[2] = 1'b0;
    assign proc_158_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_158[2] = dl_detect_out ? proc_dep_vld_vec_158_reg[2] : (proc_158_data_FIFO_blk[2] | proc_158_data_PIPO_blk[2] | proc_158_start_FIFO_blk[2] | proc_158_TLF_FIFO_blk[2] | proc_158_input_sync_blk[2] | proc_158_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_158_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_158_reg <= proc_dep_vld_vec_158;
        end
    end
    assign in_chan_dep_vld_vec_158[0] = dep_chan_vld_111_158;
    assign in_chan_dep_data_vec_158[176 : 0] = dep_chan_data_111_158;
    assign token_in_vec_158[0] = token_111_158;
    assign in_chan_dep_vld_vec_158[1] = dep_chan_vld_157_158;
    assign in_chan_dep_data_vec_158[353 : 177] = dep_chan_data_157_158;
    assign token_in_vec_158[1] = token_157_158;
    assign in_chan_dep_vld_vec_158[2] = dep_chan_vld_159_158;
    assign in_chan_dep_data_vec_158[530 : 354] = dep_chan_data_159_158;
    assign token_in_vec_158[2] = token_159_158;
    assign dep_chan_vld_158_157 = out_chan_dep_vld_vec_158[0];
    assign dep_chan_data_158_157 = out_chan_dep_data_158;
    assign token_158_157 = token_out_vec_158[0];
    assign dep_chan_vld_158_159 = out_chan_dep_vld_vec_158[1];
    assign dep_chan_data_158_159 = out_chan_dep_data_158;
    assign token_158_159 = token_out_vec_158[1];
    assign dep_chan_vld_158_111 = out_chan_dep_vld_vec_158[2];
    assign dep_chan_data_158_111 = out_chan_dep_data_158;
    assign token_158_111 = token_out_vec_158[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_10_x1_U0
    top_hls_deadlock_detect_unit #(177, 159, 3, 3) top_hls_deadlock_detect_unit_159 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_159),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_159),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_159),
        .token_in_vec(token_in_vec_159),
        .dl_detect_in(dl_detect_out),
        .origin(origin[159]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_159),
        .out_chan_dep_data(out_chan_dep_data_159),
        .token_out_vec(token_out_vec_159),
        .dl_detect_out(dl_in_vec[159]));

    assign proc_159_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_10_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_blk_n);
    assign proc_159_data_PIPO_blk[0] = 1'b0;
    assign proc_159_start_FIFO_blk[0] = 1'b0;
    assign proc_159_TLF_FIFO_blk[0] = 1'b0;
    assign proc_159_input_sync_blk[0] = 1'b0;
    assign proc_159_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_159[0] = dl_detect_out ? proc_dep_vld_vec_159_reg[0] : (proc_159_data_FIFO_blk[0] | proc_159_data_PIPO_blk[0] | proc_159_start_FIFO_blk[0] | proc_159_TLF_FIFO_blk[0] | proc_159_input_sync_blk[0] | proc_159_output_sync_blk[0]);
    assign proc_159_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_10_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_blk_n);
    assign proc_159_data_PIPO_blk[1] = 1'b0;
    assign proc_159_start_FIFO_blk[1] = 1'b0;
    assign proc_159_TLF_FIFO_blk[1] = 1'b0;
    assign proc_159_input_sync_blk[1] = 1'b0;
    assign proc_159_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_159[1] = dl_detect_out ? proc_dep_vld_vec_159_reg[1] : (proc_159_data_FIFO_blk[1] | proc_159_data_PIPO_blk[1] | proc_159_start_FIFO_blk[1] | proc_159_TLF_FIFO_blk[1] | proc_159_input_sync_blk[1] | proc_159_output_sync_blk[1]);
    assign proc_159_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_10_x1_U0.fifo_C_drain_PE_1_0_x184_blk_n);
    assign proc_159_data_PIPO_blk[2] = 1'b0;
    assign proc_159_start_FIFO_blk[2] = 1'b0;
    assign proc_159_TLF_FIFO_blk[2] = 1'b0;
    assign proc_159_input_sync_blk[2] = 1'b0;
    assign proc_159_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_159[2] = dl_detect_out ? proc_dep_vld_vec_159_reg[2] : (proc_159_data_FIFO_blk[2] | proc_159_data_PIPO_blk[2] | proc_159_start_FIFO_blk[2] | proc_159_TLF_FIFO_blk[2] | proc_159_input_sync_blk[2] | proc_159_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_159_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_159_reg <= proc_dep_vld_vec_159;
        end
    end
    assign in_chan_dep_vld_vec_159[0] = dep_chan_vld_109_159;
    assign in_chan_dep_data_vec_159[176 : 0] = dep_chan_data_109_159;
    assign token_in_vec_159[0] = token_109_159;
    assign in_chan_dep_vld_vec_159[1] = dep_chan_vld_158_159;
    assign in_chan_dep_data_vec_159[353 : 177] = dep_chan_data_158_159;
    assign token_in_vec_159[1] = token_158_159;
    assign in_chan_dep_vld_vec_159[2] = dep_chan_vld_160_159;
    assign in_chan_dep_data_vec_159[530 : 354] = dep_chan_data_160_159;
    assign token_in_vec_159[2] = token_160_159;
    assign dep_chan_vld_159_158 = out_chan_dep_vld_vec_159[0];
    assign dep_chan_data_159_158 = out_chan_dep_data_159;
    assign token_159_158 = token_out_vec_159[0];
    assign dep_chan_vld_159_160 = out_chan_dep_vld_vec_159[1];
    assign dep_chan_data_159_160 = out_chan_dep_data_159;
    assign token_159_160 = token_out_vec_159[1];
    assign dep_chan_vld_159_109 = out_chan_dep_vld_vec_159[2];
    assign dep_chan_data_159_109 = out_chan_dep_data_159;
    assign token_159_109 = token_out_vec_159[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_11_x1_U0
    top_hls_deadlock_detect_unit #(177, 160, 3, 3) top_hls_deadlock_detect_unit_160 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_160),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_160),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_160),
        .token_in_vec(token_in_vec_160),
        .dl_detect_in(dl_detect_out),
        .origin(origin[160]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_160),
        .out_chan_dep_data(out_chan_dep_data_160),
        .token_out_vec(token_out_vec_160),
        .dl_detect_out(dl_in_vec[160]));

    assign proc_160_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_11_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_blk_n);
    assign proc_160_data_PIPO_blk[0] = 1'b0;
    assign proc_160_start_FIFO_blk[0] = 1'b0;
    assign proc_160_TLF_FIFO_blk[0] = 1'b0;
    assign proc_160_input_sync_blk[0] = 1'b0;
    assign proc_160_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_160[0] = dl_detect_out ? proc_dep_vld_vec_160_reg[0] : (proc_160_data_FIFO_blk[0] | proc_160_data_PIPO_blk[0] | proc_160_start_FIFO_blk[0] | proc_160_TLF_FIFO_blk[0] | proc_160_input_sync_blk[0] | proc_160_output_sync_blk[0]);
    assign proc_160_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_11_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_blk_n);
    assign proc_160_data_PIPO_blk[1] = 1'b0;
    assign proc_160_start_FIFO_blk[1] = 1'b0;
    assign proc_160_TLF_FIFO_blk[1] = 1'b0;
    assign proc_160_input_sync_blk[1] = 1'b0;
    assign proc_160_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_160[1] = dl_detect_out ? proc_dep_vld_vec_160_reg[1] : (proc_160_data_FIFO_blk[1] | proc_160_data_PIPO_blk[1] | proc_160_start_FIFO_blk[1] | proc_160_TLF_FIFO_blk[1] | proc_160_input_sync_blk[1] | proc_160_output_sync_blk[1]);
    assign proc_160_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_11_x1_U0.fifo_C_drain_PE_0_0_x183_blk_n);
    assign proc_160_data_PIPO_blk[2] = 1'b0;
    assign proc_160_start_FIFO_blk[2] = 1'b0;
    assign proc_160_TLF_FIFO_blk[2] = 1'b0;
    assign proc_160_input_sync_blk[2] = 1'b0;
    assign proc_160_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_160[2] = dl_detect_out ? proc_dep_vld_vec_160_reg[2] : (proc_160_data_FIFO_blk[2] | proc_160_data_PIPO_blk[2] | proc_160_start_FIFO_blk[2] | proc_160_TLF_FIFO_blk[2] | proc_160_input_sync_blk[2] | proc_160_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_160_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_160_reg <= proc_dep_vld_vec_160;
        end
    end
    assign in_chan_dep_vld_vec_160[0] = dep_chan_vld_107_160;
    assign in_chan_dep_data_vec_160[176 : 0] = dep_chan_data_107_160;
    assign token_in_vec_160[0] = token_107_160;
    assign in_chan_dep_vld_vec_160[1] = dep_chan_vld_159_160;
    assign in_chan_dep_data_vec_160[353 : 177] = dep_chan_data_159_160;
    assign token_in_vec_160[1] = token_159_160;
    assign in_chan_dep_vld_vec_160[2] = dep_chan_vld_175_160;
    assign in_chan_dep_data_vec_160[530 : 354] = dep_chan_data_175_160;
    assign token_in_vec_160[2] = token_175_160;
    assign dep_chan_vld_160_159 = out_chan_dep_vld_vec_160[0];
    assign dep_chan_data_160_159 = out_chan_dep_data_160;
    assign token_160_159 = token_out_vec_160[0];
    assign dep_chan_vld_160_175 = out_chan_dep_vld_vec_160[1];
    assign dep_chan_data_160_175 = out_chan_dep_data_160;
    assign token_160_175 = token_out_vec_160[1];
    assign dep_chan_vld_160_107 = out_chan_dep_vld_vec_160[2];
    assign dep_chan_data_160_107 = out_chan_dep_data_160;
    assign token_160_107 = token_out_vec_160[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_boundary_1_x1_U0
    top_hls_deadlock_detect_unit #(177, 161, 2, 2) top_hls_deadlock_detect_unit_161 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_161),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_161),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_161),
        .token_in_vec(token_in_vec_161),
        .dl_detect_in(dl_detect_out),
        .origin(origin[161]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_161),
        .out_chan_dep_data(out_chan_dep_data_161),
        .token_out_vec(token_out_vec_161),
        .dl_detect_out(dl_in_vec[161]));

    assign proc_161_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_boundary_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_blk_n);
    assign proc_161_data_PIPO_blk[0] = 1'b0;
    assign proc_161_start_FIFO_blk[0] = 1'b0;
    assign proc_161_TLF_FIFO_blk[0] = 1'b0;
    assign proc_161_input_sync_blk[0] = 1'b0;
    assign proc_161_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_161[0] = dl_detect_out ? proc_dep_vld_vec_161_reg[0] : (proc_161_data_FIFO_blk[0] | proc_161_data_PIPO_blk[0] | proc_161_start_FIFO_blk[0] | proc_161_TLF_FIFO_blk[0] | proc_161_input_sync_blk[0] | proc_161_output_sync_blk[0]);
    assign proc_161_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_boundary_1_x1_U0.fifo_C_drain_PE_12_1_x1108_blk_n);
    assign proc_161_data_PIPO_blk[1] = 1'b0;
    assign proc_161_start_FIFO_blk[1] = 1'b0;
    assign proc_161_TLF_FIFO_blk[1] = 1'b0;
    assign proc_161_input_sync_blk[1] = 1'b0;
    assign proc_161_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_161[1] = dl_detect_out ? proc_dep_vld_vec_161_reg[1] : (proc_161_data_FIFO_blk[1] | proc_161_data_PIPO_blk[1] | proc_161_start_FIFO_blk[1] | proc_161_TLF_FIFO_blk[1] | proc_161_input_sync_blk[1] | proc_161_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_161_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_161_reg <= proc_dep_vld_vec_161;
        end
    end
    assign in_chan_dep_vld_vec_161[0] = dep_chan_vld_132_161;
    assign in_chan_dep_data_vec_161[176 : 0] = dep_chan_data_132_161;
    assign token_in_vec_161[0] = token_132_161;
    assign in_chan_dep_vld_vec_161[1] = dep_chan_vld_162_161;
    assign in_chan_dep_data_vec_161[353 : 177] = dep_chan_data_162_161;
    assign token_in_vec_161[1] = token_162_161;
    assign dep_chan_vld_161_162 = out_chan_dep_vld_vec_161[0];
    assign dep_chan_data_161_162 = out_chan_dep_data_161;
    assign token_161_162 = token_out_vec_161[0];
    assign dep_chan_vld_161_132 = out_chan_dep_vld_vec_161[1];
    assign dep_chan_data_161_132 = out_chan_dep_data_161;
    assign token_161_132 = token_out_vec_161[1];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_12_x1_U0
    top_hls_deadlock_detect_unit #(177, 162, 3, 3) top_hls_deadlock_detect_unit_162 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_162),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_162),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_162),
        .token_in_vec(token_in_vec_162),
        .dl_detect_in(dl_detect_out),
        .origin(origin[162]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_162),
        .out_chan_dep_data(out_chan_dep_data_162),
        .token_out_vec(token_out_vec_162),
        .dl_detect_out(dl_in_vec[162]));

    assign proc_162_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_12_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_blk_n);
    assign proc_162_data_PIPO_blk[0] = 1'b0;
    assign proc_162_start_FIFO_blk[0] = 1'b0;
    assign proc_162_TLF_FIFO_blk[0] = 1'b0;
    assign proc_162_input_sync_blk[0] = 1'b0;
    assign proc_162_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_162[0] = dl_detect_out ? proc_dep_vld_vec_162_reg[0] : (proc_162_data_FIFO_blk[0] | proc_162_data_PIPO_blk[0] | proc_162_start_FIFO_blk[0] | proc_162_TLF_FIFO_blk[0] | proc_162_input_sync_blk[0] | proc_162_output_sync_blk[0]);
    assign proc_162_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_12_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_blk_n);
    assign proc_162_data_PIPO_blk[1] = 1'b0;
    assign proc_162_start_FIFO_blk[1] = 1'b0;
    assign proc_162_TLF_FIFO_blk[1] = 1'b0;
    assign proc_162_input_sync_blk[1] = 1'b0;
    assign proc_162_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_162[1] = dl_detect_out ? proc_dep_vld_vec_162_reg[1] : (proc_162_data_FIFO_blk[1] | proc_162_data_PIPO_blk[1] | proc_162_start_FIFO_blk[1] | proc_162_TLF_FIFO_blk[1] | proc_162_input_sync_blk[1] | proc_162_output_sync_blk[1]);
    assign proc_162_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_12_x1_U0.fifo_C_drain_PE_11_1_x1107_blk_n);
    assign proc_162_data_PIPO_blk[2] = 1'b0;
    assign proc_162_start_FIFO_blk[2] = 1'b0;
    assign proc_162_TLF_FIFO_blk[2] = 1'b0;
    assign proc_162_input_sync_blk[2] = 1'b0;
    assign proc_162_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_162[2] = dl_detect_out ? proc_dep_vld_vec_162_reg[2] : (proc_162_data_FIFO_blk[2] | proc_162_data_PIPO_blk[2] | proc_162_start_FIFO_blk[2] | proc_162_TLF_FIFO_blk[2] | proc_162_input_sync_blk[2] | proc_162_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_162_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_162_reg <= proc_dep_vld_vec_162;
        end
    end
    assign in_chan_dep_vld_vec_162[0] = dep_chan_vld_130_162;
    assign in_chan_dep_data_vec_162[176 : 0] = dep_chan_data_130_162;
    assign token_in_vec_162[0] = token_130_162;
    assign in_chan_dep_vld_vec_162[1] = dep_chan_vld_161_162;
    assign in_chan_dep_data_vec_162[353 : 177] = dep_chan_data_161_162;
    assign token_in_vec_162[1] = token_161_162;
    assign in_chan_dep_vld_vec_162[2] = dep_chan_vld_163_162;
    assign in_chan_dep_data_vec_162[530 : 354] = dep_chan_data_163_162;
    assign token_in_vec_162[2] = token_163_162;
    assign dep_chan_vld_162_161 = out_chan_dep_vld_vec_162[0];
    assign dep_chan_data_162_161 = out_chan_dep_data_162;
    assign token_162_161 = token_out_vec_162[0];
    assign dep_chan_vld_162_163 = out_chan_dep_vld_vec_162[1];
    assign dep_chan_data_162_163 = out_chan_dep_data_162;
    assign token_162_163 = token_out_vec_162[1];
    assign dep_chan_vld_162_130 = out_chan_dep_vld_vec_162[2];
    assign dep_chan_data_162_130 = out_chan_dep_data_162;
    assign token_162_130 = token_out_vec_162[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_13_x1_U0
    top_hls_deadlock_detect_unit #(177, 163, 3, 3) top_hls_deadlock_detect_unit_163 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_163),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_163),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_163),
        .token_in_vec(token_in_vec_163),
        .dl_detect_in(dl_detect_out),
        .origin(origin[163]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_163),
        .out_chan_dep_data(out_chan_dep_data_163),
        .token_out_vec(token_out_vec_163),
        .dl_detect_out(dl_in_vec[163]));

    assign proc_163_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_13_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_blk_n);
    assign proc_163_data_PIPO_blk[0] = 1'b0;
    assign proc_163_start_FIFO_blk[0] = 1'b0;
    assign proc_163_TLF_FIFO_blk[0] = 1'b0;
    assign proc_163_input_sync_blk[0] = 1'b0;
    assign proc_163_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_163[0] = dl_detect_out ? proc_dep_vld_vec_163_reg[0] : (proc_163_data_FIFO_blk[0] | proc_163_data_PIPO_blk[0] | proc_163_start_FIFO_blk[0] | proc_163_TLF_FIFO_blk[0] | proc_163_input_sync_blk[0] | proc_163_output_sync_blk[0]);
    assign proc_163_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_13_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_blk_n);
    assign proc_163_data_PIPO_blk[1] = 1'b0;
    assign proc_163_start_FIFO_blk[1] = 1'b0;
    assign proc_163_TLF_FIFO_blk[1] = 1'b0;
    assign proc_163_input_sync_blk[1] = 1'b0;
    assign proc_163_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_163[1] = dl_detect_out ? proc_dep_vld_vec_163_reg[1] : (proc_163_data_FIFO_blk[1] | proc_163_data_PIPO_blk[1] | proc_163_start_FIFO_blk[1] | proc_163_TLF_FIFO_blk[1] | proc_163_input_sync_blk[1] | proc_163_output_sync_blk[1]);
    assign proc_163_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_13_x1_U0.fifo_C_drain_PE_10_1_x1106_blk_n);
    assign proc_163_data_PIPO_blk[2] = 1'b0;
    assign proc_163_start_FIFO_blk[2] = 1'b0;
    assign proc_163_TLF_FIFO_blk[2] = 1'b0;
    assign proc_163_input_sync_blk[2] = 1'b0;
    assign proc_163_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_163[2] = dl_detect_out ? proc_dep_vld_vec_163_reg[2] : (proc_163_data_FIFO_blk[2] | proc_163_data_PIPO_blk[2] | proc_163_start_FIFO_blk[2] | proc_163_TLF_FIFO_blk[2] | proc_163_input_sync_blk[2] | proc_163_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_163_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_163_reg <= proc_dep_vld_vec_163;
        end
    end
    assign in_chan_dep_vld_vec_163[0] = dep_chan_vld_128_163;
    assign in_chan_dep_data_vec_163[176 : 0] = dep_chan_data_128_163;
    assign token_in_vec_163[0] = token_128_163;
    assign in_chan_dep_vld_vec_163[1] = dep_chan_vld_162_163;
    assign in_chan_dep_data_vec_163[353 : 177] = dep_chan_data_162_163;
    assign token_in_vec_163[1] = token_162_163;
    assign in_chan_dep_vld_vec_163[2] = dep_chan_vld_164_163;
    assign in_chan_dep_data_vec_163[530 : 354] = dep_chan_data_164_163;
    assign token_in_vec_163[2] = token_164_163;
    assign dep_chan_vld_163_162 = out_chan_dep_vld_vec_163[0];
    assign dep_chan_data_163_162 = out_chan_dep_data_163;
    assign token_163_162 = token_out_vec_163[0];
    assign dep_chan_vld_163_164 = out_chan_dep_vld_vec_163[1];
    assign dep_chan_data_163_164 = out_chan_dep_data_163;
    assign token_163_164 = token_out_vec_163[1];
    assign dep_chan_vld_163_128 = out_chan_dep_vld_vec_163[2];
    assign dep_chan_data_163_128 = out_chan_dep_data_163;
    assign token_163_128 = token_out_vec_163[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_14_x1_U0
    top_hls_deadlock_detect_unit #(177, 164, 3, 3) top_hls_deadlock_detect_unit_164 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_164),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_164),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_164),
        .token_in_vec(token_in_vec_164),
        .dl_detect_in(dl_detect_out),
        .origin(origin[164]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_164),
        .out_chan_dep_data(out_chan_dep_data_164),
        .token_out_vec(token_out_vec_164),
        .dl_detect_out(dl_in_vec[164]));

    assign proc_164_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_14_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_blk_n);
    assign proc_164_data_PIPO_blk[0] = 1'b0;
    assign proc_164_start_FIFO_blk[0] = 1'b0;
    assign proc_164_TLF_FIFO_blk[0] = 1'b0;
    assign proc_164_input_sync_blk[0] = 1'b0;
    assign proc_164_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_164[0] = dl_detect_out ? proc_dep_vld_vec_164_reg[0] : (proc_164_data_FIFO_blk[0] | proc_164_data_PIPO_blk[0] | proc_164_start_FIFO_blk[0] | proc_164_TLF_FIFO_blk[0] | proc_164_input_sync_blk[0] | proc_164_output_sync_blk[0]);
    assign proc_164_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_14_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_blk_n);
    assign proc_164_data_PIPO_blk[1] = 1'b0;
    assign proc_164_start_FIFO_blk[1] = 1'b0;
    assign proc_164_TLF_FIFO_blk[1] = 1'b0;
    assign proc_164_input_sync_blk[1] = 1'b0;
    assign proc_164_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_164[1] = dl_detect_out ? proc_dep_vld_vec_164_reg[1] : (proc_164_data_FIFO_blk[1] | proc_164_data_PIPO_blk[1] | proc_164_start_FIFO_blk[1] | proc_164_TLF_FIFO_blk[1] | proc_164_input_sync_blk[1] | proc_164_output_sync_blk[1]);
    assign proc_164_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_14_x1_U0.fifo_C_drain_PE_9_1_x1105_blk_n);
    assign proc_164_data_PIPO_blk[2] = 1'b0;
    assign proc_164_start_FIFO_blk[2] = 1'b0;
    assign proc_164_TLF_FIFO_blk[2] = 1'b0;
    assign proc_164_input_sync_blk[2] = 1'b0;
    assign proc_164_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_164[2] = dl_detect_out ? proc_dep_vld_vec_164_reg[2] : (proc_164_data_FIFO_blk[2] | proc_164_data_PIPO_blk[2] | proc_164_start_FIFO_blk[2] | proc_164_TLF_FIFO_blk[2] | proc_164_input_sync_blk[2] | proc_164_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_164_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_164_reg <= proc_dep_vld_vec_164;
        end
    end
    assign in_chan_dep_vld_vec_164[0] = dep_chan_vld_126_164;
    assign in_chan_dep_data_vec_164[176 : 0] = dep_chan_data_126_164;
    assign token_in_vec_164[0] = token_126_164;
    assign in_chan_dep_vld_vec_164[1] = dep_chan_vld_163_164;
    assign in_chan_dep_data_vec_164[353 : 177] = dep_chan_data_163_164;
    assign token_in_vec_164[1] = token_163_164;
    assign in_chan_dep_vld_vec_164[2] = dep_chan_vld_165_164;
    assign in_chan_dep_data_vec_164[530 : 354] = dep_chan_data_165_164;
    assign token_in_vec_164[2] = token_165_164;
    assign dep_chan_vld_164_163 = out_chan_dep_vld_vec_164[0];
    assign dep_chan_data_164_163 = out_chan_dep_data_164;
    assign token_164_163 = token_out_vec_164[0];
    assign dep_chan_vld_164_165 = out_chan_dep_vld_vec_164[1];
    assign dep_chan_data_164_165 = out_chan_dep_data_164;
    assign token_164_165 = token_out_vec_164[1];
    assign dep_chan_vld_164_126 = out_chan_dep_vld_vec_164[2];
    assign dep_chan_data_164_126 = out_chan_dep_data_164;
    assign token_164_126 = token_out_vec_164[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_15_x1_U0
    top_hls_deadlock_detect_unit #(177, 165, 3, 3) top_hls_deadlock_detect_unit_165 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_165),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_165),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_165),
        .token_in_vec(token_in_vec_165),
        .dl_detect_in(dl_detect_out),
        .origin(origin[165]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_165),
        .out_chan_dep_data(out_chan_dep_data_165),
        .token_out_vec(token_out_vec_165),
        .dl_detect_out(dl_in_vec[165]));

    assign proc_165_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_15_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_blk_n);
    assign proc_165_data_PIPO_blk[0] = 1'b0;
    assign proc_165_start_FIFO_blk[0] = 1'b0;
    assign proc_165_TLF_FIFO_blk[0] = 1'b0;
    assign proc_165_input_sync_blk[0] = 1'b0;
    assign proc_165_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_165[0] = dl_detect_out ? proc_dep_vld_vec_165_reg[0] : (proc_165_data_FIFO_blk[0] | proc_165_data_PIPO_blk[0] | proc_165_start_FIFO_blk[0] | proc_165_TLF_FIFO_blk[0] | proc_165_input_sync_blk[0] | proc_165_output_sync_blk[0]);
    assign proc_165_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_15_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_blk_n);
    assign proc_165_data_PIPO_blk[1] = 1'b0;
    assign proc_165_start_FIFO_blk[1] = 1'b0;
    assign proc_165_TLF_FIFO_blk[1] = 1'b0;
    assign proc_165_input_sync_blk[1] = 1'b0;
    assign proc_165_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_165[1] = dl_detect_out ? proc_dep_vld_vec_165_reg[1] : (proc_165_data_FIFO_blk[1] | proc_165_data_PIPO_blk[1] | proc_165_start_FIFO_blk[1] | proc_165_TLF_FIFO_blk[1] | proc_165_input_sync_blk[1] | proc_165_output_sync_blk[1]);
    assign proc_165_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_15_x1_U0.fifo_C_drain_PE_8_1_x1104_blk_n);
    assign proc_165_data_PIPO_blk[2] = 1'b0;
    assign proc_165_start_FIFO_blk[2] = 1'b0;
    assign proc_165_TLF_FIFO_blk[2] = 1'b0;
    assign proc_165_input_sync_blk[2] = 1'b0;
    assign proc_165_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_165[2] = dl_detect_out ? proc_dep_vld_vec_165_reg[2] : (proc_165_data_FIFO_blk[2] | proc_165_data_PIPO_blk[2] | proc_165_start_FIFO_blk[2] | proc_165_TLF_FIFO_blk[2] | proc_165_input_sync_blk[2] | proc_165_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_165_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_165_reg <= proc_dep_vld_vec_165;
        end
    end
    assign in_chan_dep_vld_vec_165[0] = dep_chan_vld_124_165;
    assign in_chan_dep_data_vec_165[176 : 0] = dep_chan_data_124_165;
    assign token_in_vec_165[0] = token_124_165;
    assign in_chan_dep_vld_vec_165[1] = dep_chan_vld_164_165;
    assign in_chan_dep_data_vec_165[353 : 177] = dep_chan_data_164_165;
    assign token_in_vec_165[1] = token_164_165;
    assign in_chan_dep_vld_vec_165[2] = dep_chan_vld_166_165;
    assign in_chan_dep_data_vec_165[530 : 354] = dep_chan_data_166_165;
    assign token_in_vec_165[2] = token_166_165;
    assign dep_chan_vld_165_164 = out_chan_dep_vld_vec_165[0];
    assign dep_chan_data_165_164 = out_chan_dep_data_165;
    assign token_165_164 = token_out_vec_165[0];
    assign dep_chan_vld_165_166 = out_chan_dep_vld_vec_165[1];
    assign dep_chan_data_165_166 = out_chan_dep_data_165;
    assign token_165_166 = token_out_vec_165[1];
    assign dep_chan_vld_165_124 = out_chan_dep_vld_vec_165[2];
    assign dep_chan_data_165_124 = out_chan_dep_data_165;
    assign token_165_124 = token_out_vec_165[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_16_x1_U0
    top_hls_deadlock_detect_unit #(177, 166, 3, 3) top_hls_deadlock_detect_unit_166 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_166),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_166),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_166),
        .token_in_vec(token_in_vec_166),
        .dl_detect_in(dl_detect_out),
        .origin(origin[166]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_166),
        .out_chan_dep_data(out_chan_dep_data_166),
        .token_out_vec(token_out_vec_166),
        .dl_detect_out(dl_in_vec[166]));

    assign proc_166_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_16_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_blk_n);
    assign proc_166_data_PIPO_blk[0] = 1'b0;
    assign proc_166_start_FIFO_blk[0] = 1'b0;
    assign proc_166_TLF_FIFO_blk[0] = 1'b0;
    assign proc_166_input_sync_blk[0] = 1'b0;
    assign proc_166_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_166[0] = dl_detect_out ? proc_dep_vld_vec_166_reg[0] : (proc_166_data_FIFO_blk[0] | proc_166_data_PIPO_blk[0] | proc_166_start_FIFO_blk[0] | proc_166_TLF_FIFO_blk[0] | proc_166_input_sync_blk[0] | proc_166_output_sync_blk[0]);
    assign proc_166_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_16_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_blk_n);
    assign proc_166_data_PIPO_blk[1] = 1'b0;
    assign proc_166_start_FIFO_blk[1] = 1'b0;
    assign proc_166_TLF_FIFO_blk[1] = 1'b0;
    assign proc_166_input_sync_blk[1] = 1'b0;
    assign proc_166_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_166[1] = dl_detect_out ? proc_dep_vld_vec_166_reg[1] : (proc_166_data_FIFO_blk[1] | proc_166_data_PIPO_blk[1] | proc_166_start_FIFO_blk[1] | proc_166_TLF_FIFO_blk[1] | proc_166_input_sync_blk[1] | proc_166_output_sync_blk[1]);
    assign proc_166_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_16_x1_U0.fifo_C_drain_PE_7_1_x1103_blk_n);
    assign proc_166_data_PIPO_blk[2] = 1'b0;
    assign proc_166_start_FIFO_blk[2] = 1'b0;
    assign proc_166_TLF_FIFO_blk[2] = 1'b0;
    assign proc_166_input_sync_blk[2] = 1'b0;
    assign proc_166_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_166[2] = dl_detect_out ? proc_dep_vld_vec_166_reg[2] : (proc_166_data_FIFO_blk[2] | proc_166_data_PIPO_blk[2] | proc_166_start_FIFO_blk[2] | proc_166_TLF_FIFO_blk[2] | proc_166_input_sync_blk[2] | proc_166_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_166_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_166_reg <= proc_dep_vld_vec_166;
        end
    end
    assign in_chan_dep_vld_vec_166[0] = dep_chan_vld_122_166;
    assign in_chan_dep_data_vec_166[176 : 0] = dep_chan_data_122_166;
    assign token_in_vec_166[0] = token_122_166;
    assign in_chan_dep_vld_vec_166[1] = dep_chan_vld_165_166;
    assign in_chan_dep_data_vec_166[353 : 177] = dep_chan_data_165_166;
    assign token_in_vec_166[1] = token_165_166;
    assign in_chan_dep_vld_vec_166[2] = dep_chan_vld_167_166;
    assign in_chan_dep_data_vec_166[530 : 354] = dep_chan_data_167_166;
    assign token_in_vec_166[2] = token_167_166;
    assign dep_chan_vld_166_165 = out_chan_dep_vld_vec_166[0];
    assign dep_chan_data_166_165 = out_chan_dep_data_166;
    assign token_166_165 = token_out_vec_166[0];
    assign dep_chan_vld_166_167 = out_chan_dep_vld_vec_166[1];
    assign dep_chan_data_166_167 = out_chan_dep_data_166;
    assign token_166_167 = token_out_vec_166[1];
    assign dep_chan_vld_166_122 = out_chan_dep_vld_vec_166[2];
    assign dep_chan_data_166_122 = out_chan_dep_data_166;
    assign token_166_122 = token_out_vec_166[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_17_x1_U0
    top_hls_deadlock_detect_unit #(177, 167, 3, 3) top_hls_deadlock_detect_unit_167 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_167),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_167),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_167),
        .token_in_vec(token_in_vec_167),
        .dl_detect_in(dl_detect_out),
        .origin(origin[167]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_167),
        .out_chan_dep_data(out_chan_dep_data_167),
        .token_out_vec(token_out_vec_167),
        .dl_detect_out(dl_in_vec[167]));

    assign proc_167_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_17_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_blk_n);
    assign proc_167_data_PIPO_blk[0] = 1'b0;
    assign proc_167_start_FIFO_blk[0] = 1'b0;
    assign proc_167_TLF_FIFO_blk[0] = 1'b0;
    assign proc_167_input_sync_blk[0] = 1'b0;
    assign proc_167_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_167[0] = dl_detect_out ? proc_dep_vld_vec_167_reg[0] : (proc_167_data_FIFO_blk[0] | proc_167_data_PIPO_blk[0] | proc_167_start_FIFO_blk[0] | proc_167_TLF_FIFO_blk[0] | proc_167_input_sync_blk[0] | proc_167_output_sync_blk[0]);
    assign proc_167_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_17_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_blk_n);
    assign proc_167_data_PIPO_blk[1] = 1'b0;
    assign proc_167_start_FIFO_blk[1] = 1'b0;
    assign proc_167_TLF_FIFO_blk[1] = 1'b0;
    assign proc_167_input_sync_blk[1] = 1'b0;
    assign proc_167_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_167[1] = dl_detect_out ? proc_dep_vld_vec_167_reg[1] : (proc_167_data_FIFO_blk[1] | proc_167_data_PIPO_blk[1] | proc_167_start_FIFO_blk[1] | proc_167_TLF_FIFO_blk[1] | proc_167_input_sync_blk[1] | proc_167_output_sync_blk[1]);
    assign proc_167_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_17_x1_U0.fifo_C_drain_PE_6_1_x1102_blk_n);
    assign proc_167_data_PIPO_blk[2] = 1'b0;
    assign proc_167_start_FIFO_blk[2] = 1'b0;
    assign proc_167_TLF_FIFO_blk[2] = 1'b0;
    assign proc_167_input_sync_blk[2] = 1'b0;
    assign proc_167_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_167[2] = dl_detect_out ? proc_dep_vld_vec_167_reg[2] : (proc_167_data_FIFO_blk[2] | proc_167_data_PIPO_blk[2] | proc_167_start_FIFO_blk[2] | proc_167_TLF_FIFO_blk[2] | proc_167_input_sync_blk[2] | proc_167_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_167_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_167_reg <= proc_dep_vld_vec_167;
        end
    end
    assign in_chan_dep_vld_vec_167[0] = dep_chan_vld_120_167;
    assign in_chan_dep_data_vec_167[176 : 0] = dep_chan_data_120_167;
    assign token_in_vec_167[0] = token_120_167;
    assign in_chan_dep_vld_vec_167[1] = dep_chan_vld_166_167;
    assign in_chan_dep_data_vec_167[353 : 177] = dep_chan_data_166_167;
    assign token_in_vec_167[1] = token_166_167;
    assign in_chan_dep_vld_vec_167[2] = dep_chan_vld_168_167;
    assign in_chan_dep_data_vec_167[530 : 354] = dep_chan_data_168_167;
    assign token_in_vec_167[2] = token_168_167;
    assign dep_chan_vld_167_166 = out_chan_dep_vld_vec_167[0];
    assign dep_chan_data_167_166 = out_chan_dep_data_167;
    assign token_167_166 = token_out_vec_167[0];
    assign dep_chan_vld_167_168 = out_chan_dep_vld_vec_167[1];
    assign dep_chan_data_167_168 = out_chan_dep_data_167;
    assign token_167_168 = token_out_vec_167[1];
    assign dep_chan_vld_167_120 = out_chan_dep_vld_vec_167[2];
    assign dep_chan_data_167_120 = out_chan_dep_data_167;
    assign token_167_120 = token_out_vec_167[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_18_x1_U0
    top_hls_deadlock_detect_unit #(177, 168, 3, 3) top_hls_deadlock_detect_unit_168 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_168),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_168),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_168),
        .token_in_vec(token_in_vec_168),
        .dl_detect_in(dl_detect_out),
        .origin(origin[168]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_168),
        .out_chan_dep_data(out_chan_dep_data_168),
        .token_out_vec(token_out_vec_168),
        .dl_detect_out(dl_in_vec[168]));

    assign proc_168_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_18_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_blk_n);
    assign proc_168_data_PIPO_blk[0] = 1'b0;
    assign proc_168_start_FIFO_blk[0] = 1'b0;
    assign proc_168_TLF_FIFO_blk[0] = 1'b0;
    assign proc_168_input_sync_blk[0] = 1'b0;
    assign proc_168_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_168[0] = dl_detect_out ? proc_dep_vld_vec_168_reg[0] : (proc_168_data_FIFO_blk[0] | proc_168_data_PIPO_blk[0] | proc_168_start_FIFO_blk[0] | proc_168_TLF_FIFO_blk[0] | proc_168_input_sync_blk[0] | proc_168_output_sync_blk[0]);
    assign proc_168_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_18_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_blk_n);
    assign proc_168_data_PIPO_blk[1] = 1'b0;
    assign proc_168_start_FIFO_blk[1] = 1'b0;
    assign proc_168_TLF_FIFO_blk[1] = 1'b0;
    assign proc_168_input_sync_blk[1] = 1'b0;
    assign proc_168_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_168[1] = dl_detect_out ? proc_dep_vld_vec_168_reg[1] : (proc_168_data_FIFO_blk[1] | proc_168_data_PIPO_blk[1] | proc_168_start_FIFO_blk[1] | proc_168_TLF_FIFO_blk[1] | proc_168_input_sync_blk[1] | proc_168_output_sync_blk[1]);
    assign proc_168_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_18_x1_U0.fifo_C_drain_PE_5_1_x1101_blk_n);
    assign proc_168_data_PIPO_blk[2] = 1'b0;
    assign proc_168_start_FIFO_blk[2] = 1'b0;
    assign proc_168_TLF_FIFO_blk[2] = 1'b0;
    assign proc_168_input_sync_blk[2] = 1'b0;
    assign proc_168_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_168[2] = dl_detect_out ? proc_dep_vld_vec_168_reg[2] : (proc_168_data_FIFO_blk[2] | proc_168_data_PIPO_blk[2] | proc_168_start_FIFO_blk[2] | proc_168_TLF_FIFO_blk[2] | proc_168_input_sync_blk[2] | proc_168_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_168_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_168_reg <= proc_dep_vld_vec_168;
        end
    end
    assign in_chan_dep_vld_vec_168[0] = dep_chan_vld_118_168;
    assign in_chan_dep_data_vec_168[176 : 0] = dep_chan_data_118_168;
    assign token_in_vec_168[0] = token_118_168;
    assign in_chan_dep_vld_vec_168[1] = dep_chan_vld_167_168;
    assign in_chan_dep_data_vec_168[353 : 177] = dep_chan_data_167_168;
    assign token_in_vec_168[1] = token_167_168;
    assign in_chan_dep_vld_vec_168[2] = dep_chan_vld_169_168;
    assign in_chan_dep_data_vec_168[530 : 354] = dep_chan_data_169_168;
    assign token_in_vec_168[2] = token_169_168;
    assign dep_chan_vld_168_167 = out_chan_dep_vld_vec_168[0];
    assign dep_chan_data_168_167 = out_chan_dep_data_168;
    assign token_168_167 = token_out_vec_168[0];
    assign dep_chan_vld_168_169 = out_chan_dep_vld_vec_168[1];
    assign dep_chan_data_168_169 = out_chan_dep_data_168;
    assign token_168_169 = token_out_vec_168[1];
    assign dep_chan_vld_168_118 = out_chan_dep_vld_vec_168[2];
    assign dep_chan_data_168_118 = out_chan_dep_data_168;
    assign token_168_118 = token_out_vec_168[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_19_x1_U0
    top_hls_deadlock_detect_unit #(177, 169, 3, 3) top_hls_deadlock_detect_unit_169 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_169),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_169),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_169),
        .token_in_vec(token_in_vec_169),
        .dl_detect_in(dl_detect_out),
        .origin(origin[169]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_169),
        .out_chan_dep_data(out_chan_dep_data_169),
        .token_out_vec(token_out_vec_169),
        .dl_detect_out(dl_in_vec[169]));

    assign proc_169_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_19_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_blk_n);
    assign proc_169_data_PIPO_blk[0] = 1'b0;
    assign proc_169_start_FIFO_blk[0] = 1'b0;
    assign proc_169_TLF_FIFO_blk[0] = 1'b0;
    assign proc_169_input_sync_blk[0] = 1'b0;
    assign proc_169_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_169[0] = dl_detect_out ? proc_dep_vld_vec_169_reg[0] : (proc_169_data_FIFO_blk[0] | proc_169_data_PIPO_blk[0] | proc_169_start_FIFO_blk[0] | proc_169_TLF_FIFO_blk[0] | proc_169_input_sync_blk[0] | proc_169_output_sync_blk[0]);
    assign proc_169_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_19_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_blk_n);
    assign proc_169_data_PIPO_blk[1] = 1'b0;
    assign proc_169_start_FIFO_blk[1] = 1'b0;
    assign proc_169_TLF_FIFO_blk[1] = 1'b0;
    assign proc_169_input_sync_blk[1] = 1'b0;
    assign proc_169_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_169[1] = dl_detect_out ? proc_dep_vld_vec_169_reg[1] : (proc_169_data_FIFO_blk[1] | proc_169_data_PIPO_blk[1] | proc_169_start_FIFO_blk[1] | proc_169_TLF_FIFO_blk[1] | proc_169_input_sync_blk[1] | proc_169_output_sync_blk[1]);
    assign proc_169_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_19_x1_U0.fifo_C_drain_PE_4_1_x1100_blk_n);
    assign proc_169_data_PIPO_blk[2] = 1'b0;
    assign proc_169_start_FIFO_blk[2] = 1'b0;
    assign proc_169_TLF_FIFO_blk[2] = 1'b0;
    assign proc_169_input_sync_blk[2] = 1'b0;
    assign proc_169_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_169[2] = dl_detect_out ? proc_dep_vld_vec_169_reg[2] : (proc_169_data_FIFO_blk[2] | proc_169_data_PIPO_blk[2] | proc_169_start_FIFO_blk[2] | proc_169_TLF_FIFO_blk[2] | proc_169_input_sync_blk[2] | proc_169_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_169_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_169_reg <= proc_dep_vld_vec_169;
        end
    end
    assign in_chan_dep_vld_vec_169[0] = dep_chan_vld_116_169;
    assign in_chan_dep_data_vec_169[176 : 0] = dep_chan_data_116_169;
    assign token_in_vec_169[0] = token_116_169;
    assign in_chan_dep_vld_vec_169[1] = dep_chan_vld_168_169;
    assign in_chan_dep_data_vec_169[353 : 177] = dep_chan_data_168_169;
    assign token_in_vec_169[1] = token_168_169;
    assign in_chan_dep_vld_vec_169[2] = dep_chan_vld_170_169;
    assign in_chan_dep_data_vec_169[530 : 354] = dep_chan_data_170_169;
    assign token_in_vec_169[2] = token_170_169;
    assign dep_chan_vld_169_168 = out_chan_dep_vld_vec_169[0];
    assign dep_chan_data_169_168 = out_chan_dep_data_169;
    assign token_169_168 = token_out_vec_169[0];
    assign dep_chan_vld_169_170 = out_chan_dep_vld_vec_169[1];
    assign dep_chan_data_169_170 = out_chan_dep_data_169;
    assign token_169_170 = token_out_vec_169[1];
    assign dep_chan_vld_169_116 = out_chan_dep_vld_vec_169[2];
    assign dep_chan_data_169_116 = out_chan_dep_data_169;
    assign token_169_116 = token_out_vec_169[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_20_x1_U0
    top_hls_deadlock_detect_unit #(177, 170, 3, 3) top_hls_deadlock_detect_unit_170 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_170),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_170),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_170),
        .token_in_vec(token_in_vec_170),
        .dl_detect_in(dl_detect_out),
        .origin(origin[170]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_170),
        .out_chan_dep_data(out_chan_dep_data_170),
        .token_out_vec(token_out_vec_170),
        .dl_detect_out(dl_in_vec[170]));

    assign proc_170_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_20_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_blk_n);
    assign proc_170_data_PIPO_blk[0] = 1'b0;
    assign proc_170_start_FIFO_blk[0] = 1'b0;
    assign proc_170_TLF_FIFO_blk[0] = 1'b0;
    assign proc_170_input_sync_blk[0] = 1'b0;
    assign proc_170_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_170[0] = dl_detect_out ? proc_dep_vld_vec_170_reg[0] : (proc_170_data_FIFO_blk[0] | proc_170_data_PIPO_blk[0] | proc_170_start_FIFO_blk[0] | proc_170_TLF_FIFO_blk[0] | proc_170_input_sync_blk[0] | proc_170_output_sync_blk[0]);
    assign proc_170_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_20_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_blk_n);
    assign proc_170_data_PIPO_blk[1] = 1'b0;
    assign proc_170_start_FIFO_blk[1] = 1'b0;
    assign proc_170_TLF_FIFO_blk[1] = 1'b0;
    assign proc_170_input_sync_blk[1] = 1'b0;
    assign proc_170_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_170[1] = dl_detect_out ? proc_dep_vld_vec_170_reg[1] : (proc_170_data_FIFO_blk[1] | proc_170_data_PIPO_blk[1] | proc_170_start_FIFO_blk[1] | proc_170_TLF_FIFO_blk[1] | proc_170_input_sync_blk[1] | proc_170_output_sync_blk[1]);
    assign proc_170_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_20_x1_U0.fifo_C_drain_PE_3_1_x199_blk_n);
    assign proc_170_data_PIPO_blk[2] = 1'b0;
    assign proc_170_start_FIFO_blk[2] = 1'b0;
    assign proc_170_TLF_FIFO_blk[2] = 1'b0;
    assign proc_170_input_sync_blk[2] = 1'b0;
    assign proc_170_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_170[2] = dl_detect_out ? proc_dep_vld_vec_170_reg[2] : (proc_170_data_FIFO_blk[2] | proc_170_data_PIPO_blk[2] | proc_170_start_FIFO_blk[2] | proc_170_TLF_FIFO_blk[2] | proc_170_input_sync_blk[2] | proc_170_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_170_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_170_reg <= proc_dep_vld_vec_170;
        end
    end
    assign in_chan_dep_vld_vec_170[0] = dep_chan_vld_114_170;
    assign in_chan_dep_data_vec_170[176 : 0] = dep_chan_data_114_170;
    assign token_in_vec_170[0] = token_114_170;
    assign in_chan_dep_vld_vec_170[1] = dep_chan_vld_169_170;
    assign in_chan_dep_data_vec_170[353 : 177] = dep_chan_data_169_170;
    assign token_in_vec_170[1] = token_169_170;
    assign in_chan_dep_vld_vec_170[2] = dep_chan_vld_171_170;
    assign in_chan_dep_data_vec_170[530 : 354] = dep_chan_data_171_170;
    assign token_in_vec_170[2] = token_171_170;
    assign dep_chan_vld_170_169 = out_chan_dep_vld_vec_170[0];
    assign dep_chan_data_170_169 = out_chan_dep_data_170;
    assign token_170_169 = token_out_vec_170[0];
    assign dep_chan_vld_170_171 = out_chan_dep_vld_vec_170[1];
    assign dep_chan_data_170_171 = out_chan_dep_data_170;
    assign token_170_171 = token_out_vec_170[1];
    assign dep_chan_vld_170_114 = out_chan_dep_vld_vec_170[2];
    assign dep_chan_data_170_114 = out_chan_dep_data_170;
    assign token_170_114 = token_out_vec_170[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_21_x1_U0
    top_hls_deadlock_detect_unit #(177, 171, 3, 3) top_hls_deadlock_detect_unit_171 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_171),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_171),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_171),
        .token_in_vec(token_in_vec_171),
        .dl_detect_in(dl_detect_out),
        .origin(origin[171]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_171),
        .out_chan_dep_data(out_chan_dep_data_171),
        .token_out_vec(token_out_vec_171),
        .dl_detect_out(dl_in_vec[171]));

    assign proc_171_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_21_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_blk_n);
    assign proc_171_data_PIPO_blk[0] = 1'b0;
    assign proc_171_start_FIFO_blk[0] = 1'b0;
    assign proc_171_TLF_FIFO_blk[0] = 1'b0;
    assign proc_171_input_sync_blk[0] = 1'b0;
    assign proc_171_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_171[0] = dl_detect_out ? proc_dep_vld_vec_171_reg[0] : (proc_171_data_FIFO_blk[0] | proc_171_data_PIPO_blk[0] | proc_171_start_FIFO_blk[0] | proc_171_TLF_FIFO_blk[0] | proc_171_input_sync_blk[0] | proc_171_output_sync_blk[0]);
    assign proc_171_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_21_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_blk_n);
    assign proc_171_data_PIPO_blk[1] = 1'b0;
    assign proc_171_start_FIFO_blk[1] = 1'b0;
    assign proc_171_TLF_FIFO_blk[1] = 1'b0;
    assign proc_171_input_sync_blk[1] = 1'b0;
    assign proc_171_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_171[1] = dl_detect_out ? proc_dep_vld_vec_171_reg[1] : (proc_171_data_FIFO_blk[1] | proc_171_data_PIPO_blk[1] | proc_171_start_FIFO_blk[1] | proc_171_TLF_FIFO_blk[1] | proc_171_input_sync_blk[1] | proc_171_output_sync_blk[1]);
    assign proc_171_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_21_x1_U0.fifo_C_drain_PE_2_1_x198_blk_n);
    assign proc_171_data_PIPO_blk[2] = 1'b0;
    assign proc_171_start_FIFO_blk[2] = 1'b0;
    assign proc_171_TLF_FIFO_blk[2] = 1'b0;
    assign proc_171_input_sync_blk[2] = 1'b0;
    assign proc_171_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_171[2] = dl_detect_out ? proc_dep_vld_vec_171_reg[2] : (proc_171_data_FIFO_blk[2] | proc_171_data_PIPO_blk[2] | proc_171_start_FIFO_blk[2] | proc_171_TLF_FIFO_blk[2] | proc_171_input_sync_blk[2] | proc_171_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_171_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_171_reg <= proc_dep_vld_vec_171;
        end
    end
    assign in_chan_dep_vld_vec_171[0] = dep_chan_vld_112_171;
    assign in_chan_dep_data_vec_171[176 : 0] = dep_chan_data_112_171;
    assign token_in_vec_171[0] = token_112_171;
    assign in_chan_dep_vld_vec_171[1] = dep_chan_vld_170_171;
    assign in_chan_dep_data_vec_171[353 : 177] = dep_chan_data_170_171;
    assign token_in_vec_171[1] = token_170_171;
    assign in_chan_dep_vld_vec_171[2] = dep_chan_vld_172_171;
    assign in_chan_dep_data_vec_171[530 : 354] = dep_chan_data_172_171;
    assign token_in_vec_171[2] = token_172_171;
    assign dep_chan_vld_171_170 = out_chan_dep_vld_vec_171[0];
    assign dep_chan_data_171_170 = out_chan_dep_data_171;
    assign token_171_170 = token_out_vec_171[0];
    assign dep_chan_vld_171_172 = out_chan_dep_vld_vec_171[1];
    assign dep_chan_data_171_172 = out_chan_dep_data_171;
    assign token_171_172 = token_out_vec_171[1];
    assign dep_chan_vld_171_112 = out_chan_dep_vld_vec_171[2];
    assign dep_chan_data_171_112 = out_chan_dep_data_171;
    assign token_171_112 = token_out_vec_171[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_22_x1_U0
    top_hls_deadlock_detect_unit #(177, 172, 3, 3) top_hls_deadlock_detect_unit_172 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_172),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_172),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_172),
        .token_in_vec(token_in_vec_172),
        .dl_detect_in(dl_detect_out),
        .origin(origin[172]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_172),
        .out_chan_dep_data(out_chan_dep_data_172),
        .token_out_vec(token_out_vec_172),
        .dl_detect_out(dl_in_vec[172]));

    assign proc_172_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_22_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_blk_n);
    assign proc_172_data_PIPO_blk[0] = 1'b0;
    assign proc_172_start_FIFO_blk[0] = 1'b0;
    assign proc_172_TLF_FIFO_blk[0] = 1'b0;
    assign proc_172_input_sync_blk[0] = 1'b0;
    assign proc_172_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_172[0] = dl_detect_out ? proc_dep_vld_vec_172_reg[0] : (proc_172_data_FIFO_blk[0] | proc_172_data_PIPO_blk[0] | proc_172_start_FIFO_blk[0] | proc_172_TLF_FIFO_blk[0] | proc_172_input_sync_blk[0] | proc_172_output_sync_blk[0]);
    assign proc_172_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_22_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_blk_n);
    assign proc_172_data_PIPO_blk[1] = 1'b0;
    assign proc_172_start_FIFO_blk[1] = 1'b0;
    assign proc_172_TLF_FIFO_blk[1] = 1'b0;
    assign proc_172_input_sync_blk[1] = 1'b0;
    assign proc_172_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_172[1] = dl_detect_out ? proc_dep_vld_vec_172_reg[1] : (proc_172_data_FIFO_blk[1] | proc_172_data_PIPO_blk[1] | proc_172_start_FIFO_blk[1] | proc_172_TLF_FIFO_blk[1] | proc_172_input_sync_blk[1] | proc_172_output_sync_blk[1]);
    assign proc_172_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_22_x1_U0.fifo_C_drain_PE_1_1_x197_blk_n);
    assign proc_172_data_PIPO_blk[2] = 1'b0;
    assign proc_172_start_FIFO_blk[2] = 1'b0;
    assign proc_172_TLF_FIFO_blk[2] = 1'b0;
    assign proc_172_input_sync_blk[2] = 1'b0;
    assign proc_172_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_172[2] = dl_detect_out ? proc_dep_vld_vec_172_reg[2] : (proc_172_data_FIFO_blk[2] | proc_172_data_PIPO_blk[2] | proc_172_start_FIFO_blk[2] | proc_172_TLF_FIFO_blk[2] | proc_172_input_sync_blk[2] | proc_172_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_172_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_172_reg <= proc_dep_vld_vec_172;
        end
    end
    assign in_chan_dep_vld_vec_172[0] = dep_chan_vld_110_172;
    assign in_chan_dep_data_vec_172[176 : 0] = dep_chan_data_110_172;
    assign token_in_vec_172[0] = token_110_172;
    assign in_chan_dep_vld_vec_172[1] = dep_chan_vld_171_172;
    assign in_chan_dep_data_vec_172[353 : 177] = dep_chan_data_171_172;
    assign token_in_vec_172[1] = token_171_172;
    assign in_chan_dep_vld_vec_172[2] = dep_chan_vld_173_172;
    assign in_chan_dep_data_vec_172[530 : 354] = dep_chan_data_173_172;
    assign token_in_vec_172[2] = token_173_172;
    assign dep_chan_vld_172_171 = out_chan_dep_vld_vec_172[0];
    assign dep_chan_data_172_171 = out_chan_dep_data_172;
    assign token_172_171 = token_out_vec_172[0];
    assign dep_chan_vld_172_173 = out_chan_dep_vld_vec_172[1];
    assign dep_chan_data_172_173 = out_chan_dep_data_172;
    assign token_172_173 = token_out_vec_172[1];
    assign dep_chan_vld_172_110 = out_chan_dep_vld_vec_172[2];
    assign dep_chan_data_172_110 = out_chan_dep_data_172;
    assign token_172_110 = token_out_vec_172[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L1_out_23_x1_U0
    top_hls_deadlock_detect_unit #(177, 173, 3, 3) top_hls_deadlock_detect_unit_173 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_173),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_173),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_173),
        .token_in_vec(token_in_vec_173),
        .dl_detect_in(dl_detect_out),
        .origin(origin[173]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_173),
        .out_chan_dep_data(out_chan_dep_data_173),
        .token_out_vec(token_out_vec_173),
        .dl_detect_out(dl_in_vec[173]));

    assign proc_173_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_23_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_blk_n);
    assign proc_173_data_PIPO_blk[0] = 1'b0;
    assign proc_173_start_FIFO_blk[0] = 1'b0;
    assign proc_173_TLF_FIFO_blk[0] = 1'b0;
    assign proc_173_input_sync_blk[0] = 1'b0;
    assign proc_173_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_173[0] = dl_detect_out ? proc_dep_vld_vec_173_reg[0] : (proc_173_data_FIFO_blk[0] | proc_173_data_PIPO_blk[0] | proc_173_start_FIFO_blk[0] | proc_173_TLF_FIFO_blk[0] | proc_173_input_sync_blk[0] | proc_173_output_sync_blk[0]);
    assign proc_173_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_23_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_blk_n);
    assign proc_173_data_PIPO_blk[1] = 1'b0;
    assign proc_173_start_FIFO_blk[1] = 1'b0;
    assign proc_173_TLF_FIFO_blk[1] = 1'b0;
    assign proc_173_input_sync_blk[1] = 1'b0;
    assign proc_173_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_173[1] = dl_detect_out ? proc_dep_vld_vec_173_reg[1] : (proc_173_data_FIFO_blk[1] | proc_173_data_PIPO_blk[1] | proc_173_start_FIFO_blk[1] | proc_173_TLF_FIFO_blk[1] | proc_173_input_sync_blk[1] | proc_173_output_sync_blk[1]);
    assign proc_173_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L1_out_23_x1_U0.fifo_C_drain_PE_0_1_x196_blk_n);
    assign proc_173_data_PIPO_blk[2] = 1'b0;
    assign proc_173_start_FIFO_blk[2] = 1'b0;
    assign proc_173_TLF_FIFO_blk[2] = 1'b0;
    assign proc_173_input_sync_blk[2] = 1'b0;
    assign proc_173_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_173[2] = dl_detect_out ? proc_dep_vld_vec_173_reg[2] : (proc_173_data_FIFO_blk[2] | proc_173_data_PIPO_blk[2] | proc_173_start_FIFO_blk[2] | proc_173_TLF_FIFO_blk[2] | proc_173_input_sync_blk[2] | proc_173_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_173_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_173_reg <= proc_dep_vld_vec_173;
        end
    end
    assign in_chan_dep_vld_vec_173[0] = dep_chan_vld_108_173;
    assign in_chan_dep_data_vec_173[176 : 0] = dep_chan_data_108_173;
    assign token_in_vec_173[0] = token_108_173;
    assign in_chan_dep_vld_vec_173[1] = dep_chan_vld_172_173;
    assign in_chan_dep_data_vec_173[353 : 177] = dep_chan_data_172_173;
    assign token_in_vec_173[1] = token_172_173;
    assign in_chan_dep_vld_vec_173[2] = dep_chan_vld_174_173;
    assign in_chan_dep_data_vec_173[530 : 354] = dep_chan_data_174_173;
    assign token_in_vec_173[2] = token_174_173;
    assign dep_chan_vld_173_172 = out_chan_dep_vld_vec_173[0];
    assign dep_chan_data_173_172 = out_chan_dep_data_173;
    assign token_173_172 = token_out_vec_173[0];
    assign dep_chan_vld_173_174 = out_chan_dep_vld_vec_173[1];
    assign dep_chan_data_173_174 = out_chan_dep_data_173;
    assign token_173_174 = token_out_vec_173[1];
    assign dep_chan_vld_173_108 = out_chan_dep_vld_vec_173[2];
    assign dep_chan_data_173_108 = out_chan_dep_data_173;
    assign token_173_108 = token_out_vec_173[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L2_out_boundary_x1_U0
    top_hls_deadlock_detect_unit #(177, 174, 2, 2) top_hls_deadlock_detect_unit_174 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_174),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_174),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_174),
        .token_in_vec(token_in_vec_174),
        .dl_detect_in(dl_detect_out),
        .origin(origin[174]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_174),
        .out_chan_dep_data(out_chan_dep_data_174),
        .token_out_vec(token_out_vec_174),
        .dl_detect_out(dl_in_vec[174]));

    assign proc_174_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L2_out_boundary_x1_U0.fifo_C_drain_C_drain_IO_L2_out_1_x1136_blk_n);
    assign proc_174_data_PIPO_blk[0] = 1'b0;
    assign proc_174_start_FIFO_blk[0] = 1'b0;
    assign proc_174_TLF_FIFO_blk[0] = 1'b0;
    assign proc_174_input_sync_blk[0] = 1'b0;
    assign proc_174_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_174[0] = dl_detect_out ? proc_dep_vld_vec_174_reg[0] : (proc_174_data_FIFO_blk[0] | proc_174_data_PIPO_blk[0] | proc_174_start_FIFO_blk[0] | proc_174_TLF_FIFO_blk[0] | proc_174_input_sync_blk[0] | proc_174_output_sync_blk[0]);
    assign proc_174_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L2_out_boundary_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_blk_n);
    assign proc_174_data_PIPO_blk[1] = 1'b0;
    assign proc_174_start_FIFO_blk[1] = 1'b0;
    assign proc_174_TLF_FIFO_blk[1] = 1'b0;
    assign proc_174_input_sync_blk[1] = 1'b0;
    assign proc_174_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_174[1] = dl_detect_out ? proc_dep_vld_vec_174_reg[1] : (proc_174_data_FIFO_blk[1] | proc_174_data_PIPO_blk[1] | proc_174_start_FIFO_blk[1] | proc_174_TLF_FIFO_blk[1] | proc_174_input_sync_blk[1] | proc_174_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_174_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_174_reg <= proc_dep_vld_vec_174;
        end
    end
    assign in_chan_dep_vld_vec_174[0] = dep_chan_vld_173_174;
    assign in_chan_dep_data_vec_174[176 : 0] = dep_chan_data_173_174;
    assign token_in_vec_174[0] = token_173_174;
    assign in_chan_dep_vld_vec_174[1] = dep_chan_vld_175_174;
    assign in_chan_dep_data_vec_174[353 : 177] = dep_chan_data_175_174;
    assign token_in_vec_174[1] = token_175_174;
    assign dep_chan_vld_174_175 = out_chan_dep_vld_vec_174[0];
    assign dep_chan_data_174_175 = out_chan_dep_data_174;
    assign token_174_175 = token_out_vec_174[0];
    assign dep_chan_vld_174_173 = out_chan_dep_vld_vec_174[1];
    assign dep_chan_data_174_173 = out_chan_dep_data_174;
    assign token_174_173 = token_out_vec_174[1];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L2_out_x1_U0
    top_hls_deadlock_detect_unit #(177, 175, 3, 3) top_hls_deadlock_detect_unit_175 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_175),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_175),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_175),
        .token_in_vec(token_in_vec_175),
        .dl_detect_in(dl_detect_out),
        .origin(origin[175]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_175),
        .out_chan_dep_data(out_chan_dep_data_175),
        .token_out_vec(token_out_vec_175),
        .dl_detect_out(dl_in_vec[175]));

    assign proc_175_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L2_out_x1_U0.fifo_C_drain_C_drain_IO_L2_out_1_x1136_blk_n);
    assign proc_175_data_PIPO_blk[0] = 1'b0;
    assign proc_175_start_FIFO_blk[0] = 1'b0;
    assign proc_175_TLF_FIFO_blk[0] = 1'b0;
    assign proc_175_input_sync_blk[0] = 1'b0;
    assign proc_175_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_175[0] = dl_detect_out ? proc_dep_vld_vec_175_reg[0] : (proc_175_data_FIFO_blk[0] | proc_175_data_PIPO_blk[0] | proc_175_start_FIFO_blk[0] | proc_175_TLF_FIFO_blk[0] | proc_175_input_sync_blk[0] | proc_175_output_sync_blk[0]);
    assign proc_175_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L2_out_x1_U0.fifo_C_drain_C_drain_IO_L2_out_0_x1135_blk_n);
    assign proc_175_data_PIPO_blk[1] = 1'b0;
    assign proc_175_start_FIFO_blk[1] = 1'b0;
    assign proc_175_TLF_FIFO_blk[1] = 1'b0;
    assign proc_175_input_sync_blk[1] = 1'b0;
    assign proc_175_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_175[1] = dl_detect_out ? proc_dep_vld_vec_175_reg[1] : (proc_175_data_FIFO_blk[1] | proc_175_data_PIPO_blk[1] | proc_175_start_FIFO_blk[1] | proc_175_TLF_FIFO_blk[1] | proc_175_input_sync_blk[1] | proc_175_output_sync_blk[1]);
    assign proc_175_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L2_out_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_blk_n);
    assign proc_175_data_PIPO_blk[2] = 1'b0;
    assign proc_175_start_FIFO_blk[2] = 1'b0;
    assign proc_175_TLF_FIFO_blk[2] = 1'b0;
    assign proc_175_input_sync_blk[2] = 1'b0;
    assign proc_175_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_175[2] = dl_detect_out ? proc_dep_vld_vec_175_reg[2] : (proc_175_data_FIFO_blk[2] | proc_175_data_PIPO_blk[2] | proc_175_start_FIFO_blk[2] | proc_175_TLF_FIFO_blk[2] | proc_175_input_sync_blk[2] | proc_175_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_175_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_175_reg <= proc_dep_vld_vec_175;
        end
    end
    assign in_chan_dep_vld_vec_175[0] = dep_chan_vld_160_175;
    assign in_chan_dep_data_vec_175[176 : 0] = dep_chan_data_160_175;
    assign token_in_vec_175[0] = token_160_175;
    assign in_chan_dep_vld_vec_175[1] = dep_chan_vld_174_175;
    assign in_chan_dep_data_vec_175[353 : 177] = dep_chan_data_174_175;
    assign token_in_vec_175[1] = token_174_175;
    assign in_chan_dep_vld_vec_175[2] = dep_chan_vld_176_175;
    assign in_chan_dep_data_vec_175[530 : 354] = dep_chan_data_176_175;
    assign token_in_vec_175[2] = token_176_175;
    assign dep_chan_vld_175_174 = out_chan_dep_vld_vec_175[0];
    assign dep_chan_data_175_174 = out_chan_dep_data_175;
    assign token_175_174 = token_out_vec_175[0];
    assign dep_chan_vld_175_176 = out_chan_dep_vld_vec_175[1];
    assign dep_chan_data_175_176 = out_chan_dep_data_175;
    assign token_175_176 = token_out_vec_175[1];
    assign dep_chan_vld_175_160 = out_chan_dep_vld_vec_175[2];
    assign dep_chan_data_175_160 = out_chan_dep_data_175;
    assign token_175_160 = token_out_vec_175[2];

    // Process: grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0
    top_hls_deadlock_detect_unit #(177, 176, 17, 17) top_hls_deadlock_detect_unit_176 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_176),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_176),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_176),
        .token_in_vec(token_in_vec_176),
        .dl_detect_in(dl_detect_out),
        .origin(origin[176]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_176),
        .out_chan_dep_data(out_chan_dep_data_176),
        .token_out_vec(token_out_vec_176),
        .dl_detect_out(dl_in_vec[176]));

    assign proc_176_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.fifo_C_drain_local_in_blk_n);
    assign proc_176_data_PIPO_blk[0] = 1'b0;
    assign proc_176_start_FIFO_blk[0] = 1'b0;
    assign proc_176_TLF_FIFO_blk[0] = 1'b0;
    assign proc_176_input_sync_blk[0] = 1'b0;
    assign proc_176_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_176[0] = dl_detect_out ? proc_dep_vld_vec_176_reg[0] : (proc_176_data_FIFO_blk[0] | proc_176_data_PIPO_blk[0] | proc_176_start_FIFO_blk[0] | proc_176_TLF_FIFO_blk[0] | proc_176_input_sync_blk[0] | proc_176_output_sync_blk[0]);
    assign proc_176_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.C_blk_n);
    assign proc_176_data_PIPO_blk[1] = 1'b0;
    assign proc_176_start_FIFO_blk[1] = 1'b0;
    assign proc_176_TLF_FIFO_blk[1] = 1'b0;
    assign proc_176_input_sync_blk[1] = 1'b0;
    assign proc_176_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_176[1] = dl_detect_out ? proc_dep_vld_vec_176_reg[1] : (proc_176_data_FIFO_blk[1] | proc_176_data_PIPO_blk[1] | proc_176_start_FIFO_blk[1] | proc_176_TLF_FIFO_blk[1] | proc_176_input_sync_blk[1] | proc_176_output_sync_blk[1]);
    assign proc_176_data_FIFO_blk[2] = 1'b0;
    assign proc_176_data_PIPO_blk[2] = 1'b0;
    assign proc_176_start_FIFO_blk[2] = 1'b0;
    assign proc_176_TLF_FIFO_blk[2] = 1'b0;
    assign proc_176_input_sync_blk[2] = 1'b0;
    assign proc_176_output_sync_blk[2] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[2] = dl_detect_out ? proc_dep_vld_vec_176_reg[2] : (proc_176_data_FIFO_blk[2] | proc_176_data_PIPO_blk[2] | proc_176_start_FIFO_blk[2] | proc_176_TLF_FIFO_blk[2] | proc_176_input_sync_blk[2] | proc_176_output_sync_blk[2]);
    assign proc_176_data_FIFO_blk[3] = 1'b0;
    assign proc_176_data_PIPO_blk[3] = 1'b0;
    assign proc_176_start_FIFO_blk[3] = 1'b0;
    assign proc_176_TLF_FIFO_blk[3] = 1'b0;
    assign proc_176_input_sync_blk[3] = 1'b0;
    assign proc_176_output_sync_blk[3] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[3] = dl_detect_out ? proc_dep_vld_vec_176_reg[3] : (proc_176_data_FIFO_blk[3] | proc_176_data_PIPO_blk[3] | proc_176_start_FIFO_blk[3] | proc_176_TLF_FIFO_blk[3] | proc_176_input_sync_blk[3] | proc_176_output_sync_blk[3]);
    assign proc_176_data_FIFO_blk[4] = 1'b0;
    assign proc_176_data_PIPO_blk[4] = 1'b0;
    assign proc_176_start_FIFO_blk[4] = 1'b0;
    assign proc_176_TLF_FIFO_blk[4] = 1'b0;
    assign proc_176_input_sync_blk[4] = 1'b0;
    assign proc_176_output_sync_blk[4] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[4] = dl_detect_out ? proc_dep_vld_vec_176_reg[4] : (proc_176_data_FIFO_blk[4] | proc_176_data_PIPO_blk[4] | proc_176_start_FIFO_blk[4] | proc_176_TLF_FIFO_blk[4] | proc_176_input_sync_blk[4] | proc_176_output_sync_blk[4]);
    assign proc_176_data_FIFO_blk[5] = 1'b0;
    assign proc_176_data_PIPO_blk[5] = 1'b0;
    assign proc_176_start_FIFO_blk[5] = 1'b0;
    assign proc_176_TLF_FIFO_blk[5] = 1'b0;
    assign proc_176_input_sync_blk[5] = 1'b0;
    assign proc_176_output_sync_blk[5] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[5] = dl_detect_out ? proc_dep_vld_vec_176_reg[5] : (proc_176_data_FIFO_blk[5] | proc_176_data_PIPO_blk[5] | proc_176_start_FIFO_blk[5] | proc_176_TLF_FIFO_blk[5] | proc_176_input_sync_blk[5] | proc_176_output_sync_blk[5]);
    assign proc_176_data_FIFO_blk[6] = 1'b0;
    assign proc_176_data_PIPO_blk[6] = 1'b0;
    assign proc_176_start_FIFO_blk[6] = 1'b0;
    assign proc_176_TLF_FIFO_blk[6] = 1'b0;
    assign proc_176_input_sync_blk[6] = 1'b0;
    assign proc_176_output_sync_blk[6] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[6] = dl_detect_out ? proc_dep_vld_vec_176_reg[6] : (proc_176_data_FIFO_blk[6] | proc_176_data_PIPO_blk[6] | proc_176_start_FIFO_blk[6] | proc_176_TLF_FIFO_blk[6] | proc_176_input_sync_blk[6] | proc_176_output_sync_blk[6]);
    assign proc_176_data_FIFO_blk[7] = 1'b0;
    assign proc_176_data_PIPO_blk[7] = 1'b0;
    assign proc_176_start_FIFO_blk[7] = 1'b0;
    assign proc_176_TLF_FIFO_blk[7] = 1'b0;
    assign proc_176_input_sync_blk[7] = 1'b0;
    assign proc_176_output_sync_blk[7] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[7] = dl_detect_out ? proc_dep_vld_vec_176_reg[7] : (proc_176_data_FIFO_blk[7] | proc_176_data_PIPO_blk[7] | proc_176_start_FIFO_blk[7] | proc_176_TLF_FIFO_blk[7] | proc_176_input_sync_blk[7] | proc_176_output_sync_blk[7]);
    assign proc_176_data_FIFO_blk[8] = 1'b0;
    assign proc_176_data_PIPO_blk[8] = 1'b0;
    assign proc_176_start_FIFO_blk[8] = 1'b0;
    assign proc_176_TLF_FIFO_blk[8] = 1'b0;
    assign proc_176_input_sync_blk[8] = 1'b0;
    assign proc_176_output_sync_blk[8] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[8] = dl_detect_out ? proc_dep_vld_vec_176_reg[8] : (proc_176_data_FIFO_blk[8] | proc_176_data_PIPO_blk[8] | proc_176_start_FIFO_blk[8] | proc_176_TLF_FIFO_blk[8] | proc_176_input_sync_blk[8] | proc_176_output_sync_blk[8]);
    assign proc_176_data_FIFO_blk[9] = 1'b0;
    assign proc_176_data_PIPO_blk[9] = 1'b0;
    assign proc_176_start_FIFO_blk[9] = 1'b0;
    assign proc_176_TLF_FIFO_blk[9] = 1'b0;
    assign proc_176_input_sync_blk[9] = 1'b0;
    assign proc_176_output_sync_blk[9] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[9] = dl_detect_out ? proc_dep_vld_vec_176_reg[9] : (proc_176_data_FIFO_blk[9] | proc_176_data_PIPO_blk[9] | proc_176_start_FIFO_blk[9] | proc_176_TLF_FIFO_blk[9] | proc_176_input_sync_blk[9] | proc_176_output_sync_blk[9]);
    assign proc_176_data_FIFO_blk[10] = 1'b0;
    assign proc_176_data_PIPO_blk[10] = 1'b0;
    assign proc_176_start_FIFO_blk[10] = 1'b0;
    assign proc_176_TLF_FIFO_blk[10] = 1'b0;
    assign proc_176_input_sync_blk[10] = 1'b0;
    assign proc_176_output_sync_blk[10] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[10] = dl_detect_out ? proc_dep_vld_vec_176_reg[10] : (proc_176_data_FIFO_blk[10] | proc_176_data_PIPO_blk[10] | proc_176_start_FIFO_blk[10] | proc_176_TLF_FIFO_blk[10] | proc_176_input_sync_blk[10] | proc_176_output_sync_blk[10]);
    assign proc_176_data_FIFO_blk[11] = 1'b0;
    assign proc_176_data_PIPO_blk[11] = 1'b0;
    assign proc_176_start_FIFO_blk[11] = 1'b0;
    assign proc_176_TLF_FIFO_blk[11] = 1'b0;
    assign proc_176_input_sync_blk[11] = 1'b0;
    assign proc_176_output_sync_blk[11] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[11] = dl_detect_out ? proc_dep_vld_vec_176_reg[11] : (proc_176_data_FIFO_blk[11] | proc_176_data_PIPO_blk[11] | proc_176_start_FIFO_blk[11] | proc_176_TLF_FIFO_blk[11] | proc_176_input_sync_blk[11] | proc_176_output_sync_blk[11]);
    assign proc_176_data_FIFO_blk[12] = 1'b0;
    assign proc_176_data_PIPO_blk[12] = 1'b0;
    assign proc_176_start_FIFO_blk[12] = 1'b0;
    assign proc_176_TLF_FIFO_blk[12] = 1'b0;
    assign proc_176_input_sync_blk[12] = 1'b0;
    assign proc_176_output_sync_blk[12] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[12] = dl_detect_out ? proc_dep_vld_vec_176_reg[12] : (proc_176_data_FIFO_blk[12] | proc_176_data_PIPO_blk[12] | proc_176_start_FIFO_blk[12] | proc_176_TLF_FIFO_blk[12] | proc_176_input_sync_blk[12] | proc_176_output_sync_blk[12]);
    assign proc_176_data_FIFO_blk[13] = 1'b0;
    assign proc_176_data_PIPO_blk[13] = 1'b0;
    assign proc_176_start_FIFO_blk[13] = 1'b0;
    assign proc_176_TLF_FIFO_blk[13] = 1'b0;
    assign proc_176_input_sync_blk[13] = 1'b0;
    assign proc_176_output_sync_blk[13] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[13] = dl_detect_out ? proc_dep_vld_vec_176_reg[13] : (proc_176_data_FIFO_blk[13] | proc_176_data_PIPO_blk[13] | proc_176_start_FIFO_blk[13] | proc_176_TLF_FIFO_blk[13] | proc_176_input_sync_blk[13] | proc_176_output_sync_blk[13]);
    assign proc_176_data_FIFO_blk[14] = 1'b0;
    assign proc_176_data_PIPO_blk[14] = 1'b0;
    assign proc_176_start_FIFO_blk[14] = 1'b0;
    assign proc_176_TLF_FIFO_blk[14] = 1'b0;
    assign proc_176_input_sync_blk[14] = 1'b0;
    assign proc_176_output_sync_blk[14] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[14] = dl_detect_out ? proc_dep_vld_vec_176_reg[14] : (proc_176_data_FIFO_blk[14] | proc_176_data_PIPO_blk[14] | proc_176_start_FIFO_blk[14] | proc_176_TLF_FIFO_blk[14] | proc_176_input_sync_blk[14] | proc_176_output_sync_blk[14]);
    assign proc_176_data_FIFO_blk[15] = 1'b0;
    assign proc_176_data_PIPO_blk[15] = 1'b0;
    assign proc_176_start_FIFO_blk[15] = 1'b0;
    assign proc_176_TLF_FIFO_blk[15] = 1'b0;
    assign proc_176_input_sync_blk[15] = 1'b0;
    assign proc_176_output_sync_blk[15] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[15] = dl_detect_out ? proc_dep_vld_vec_176_reg[15] : (proc_176_data_FIFO_blk[15] | proc_176_data_PIPO_blk[15] | proc_176_start_FIFO_blk[15] | proc_176_TLF_FIFO_blk[15] | proc_176_input_sync_blk[15] | proc_176_output_sync_blk[15]);
    assign proc_176_data_FIFO_blk[16] = 1'b0;
    assign proc_176_data_PIPO_blk[16] = 1'b0;
    assign proc_176_start_FIFO_blk[16] = 1'b0;
    assign proc_176_TLF_FIFO_blk[16] = 1'b0;
    assign proc_176_input_sync_blk[16] = 1'b0;
    assign proc_176_output_sync_blk[16] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_112.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_112.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_176[16] = dl_detect_out ? proc_dep_vld_vec_176_reg[16] : (proc_176_data_FIFO_blk[16] | proc_176_data_PIPO_blk[16] | proc_176_start_FIFO_blk[16] | proc_176_TLF_FIFO_blk[16] | proc_176_input_sync_blk[16] | proc_176_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_176_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_176_reg <= proc_dep_vld_vec_176;
        end
    end
    assign in_chan_dep_vld_vec_176[0] = dep_chan_vld_89_176;
    assign in_chan_dep_data_vec_176[176 : 0] = dep_chan_data_89_176;
    assign token_in_vec_176[0] = token_89_176;
    assign in_chan_dep_vld_vec_176[1] = dep_chan_vld_133_176;
    assign in_chan_dep_data_vec_176[353 : 177] = dep_chan_data_133_176;
    assign token_in_vec_176[1] = token_133_176;
    assign in_chan_dep_vld_vec_176[2] = dep_chan_vld_134_176;
    assign in_chan_dep_data_vec_176[530 : 354] = dep_chan_data_134_176;
    assign token_in_vec_176[2] = token_134_176;
    assign in_chan_dep_vld_vec_176[3] = dep_chan_vld_135_176;
    assign in_chan_dep_data_vec_176[707 : 531] = dep_chan_data_135_176;
    assign token_in_vec_176[3] = token_135_176;
    assign in_chan_dep_vld_vec_176[4] = dep_chan_vld_136_176;
    assign in_chan_dep_data_vec_176[884 : 708] = dep_chan_data_136_176;
    assign token_in_vec_176[4] = token_136_176;
    assign in_chan_dep_vld_vec_176[5] = dep_chan_vld_137_176;
    assign in_chan_dep_data_vec_176[1061 : 885] = dep_chan_data_137_176;
    assign token_in_vec_176[5] = token_137_176;
    assign in_chan_dep_vld_vec_176[6] = dep_chan_vld_138_176;
    assign in_chan_dep_data_vec_176[1238 : 1062] = dep_chan_data_138_176;
    assign token_in_vec_176[6] = token_138_176;
    assign in_chan_dep_vld_vec_176[7] = dep_chan_vld_139_176;
    assign in_chan_dep_data_vec_176[1415 : 1239] = dep_chan_data_139_176;
    assign token_in_vec_176[7] = token_139_176;
    assign in_chan_dep_vld_vec_176[8] = dep_chan_vld_140_176;
    assign in_chan_dep_data_vec_176[1592 : 1416] = dep_chan_data_140_176;
    assign token_in_vec_176[8] = token_140_176;
    assign in_chan_dep_vld_vec_176[9] = dep_chan_vld_141_176;
    assign in_chan_dep_data_vec_176[1769 : 1593] = dep_chan_data_141_176;
    assign token_in_vec_176[9] = token_141_176;
    assign in_chan_dep_vld_vec_176[10] = dep_chan_vld_142_176;
    assign in_chan_dep_data_vec_176[1946 : 1770] = dep_chan_data_142_176;
    assign token_in_vec_176[10] = token_142_176;
    assign in_chan_dep_vld_vec_176[11] = dep_chan_vld_143_176;
    assign in_chan_dep_data_vec_176[2123 : 1947] = dep_chan_data_143_176;
    assign token_in_vec_176[11] = token_143_176;
    assign in_chan_dep_vld_vec_176[12] = dep_chan_vld_144_176;
    assign in_chan_dep_data_vec_176[2300 : 2124] = dep_chan_data_144_176;
    assign token_in_vec_176[12] = token_144_176;
    assign in_chan_dep_vld_vec_176[13] = dep_chan_vld_145_176;
    assign in_chan_dep_data_vec_176[2477 : 2301] = dep_chan_data_145_176;
    assign token_in_vec_176[13] = token_145_176;
    assign in_chan_dep_vld_vec_176[14] = dep_chan_vld_146_176;
    assign in_chan_dep_data_vec_176[2654 : 2478] = dep_chan_data_146_176;
    assign token_in_vec_176[14] = token_146_176;
    assign in_chan_dep_vld_vec_176[15] = dep_chan_vld_147_176;
    assign in_chan_dep_data_vec_176[2831 : 2655] = dep_chan_data_147_176;
    assign token_in_vec_176[15] = token_147_176;
    assign in_chan_dep_vld_vec_176[16] = dep_chan_vld_175_176;
    assign in_chan_dep_data_vec_176[3008 : 2832] = dep_chan_data_175_176;
    assign token_in_vec_176[16] = token_175_176;
    assign dep_chan_vld_176_175 = out_chan_dep_vld_vec_176[0];
    assign dep_chan_data_176_175 = out_chan_dep_data_176;
    assign token_176_175 = token_out_vec_176[0];
    assign dep_chan_vld_176_89 = out_chan_dep_vld_vec_176[1];
    assign dep_chan_data_176_89 = out_chan_dep_data_176;
    assign token_176_89 = token_out_vec_176[1];
    assign dep_chan_vld_176_133 = out_chan_dep_vld_vec_176[2];
    assign dep_chan_data_176_133 = out_chan_dep_data_176;
    assign token_176_133 = token_out_vec_176[2];
    assign dep_chan_vld_176_134 = out_chan_dep_vld_vec_176[3];
    assign dep_chan_data_176_134 = out_chan_dep_data_176;
    assign token_176_134 = token_out_vec_176[3];
    assign dep_chan_vld_176_135 = out_chan_dep_vld_vec_176[4];
    assign dep_chan_data_176_135 = out_chan_dep_data_176;
    assign token_176_135 = token_out_vec_176[4];
    assign dep_chan_vld_176_136 = out_chan_dep_vld_vec_176[5];
    assign dep_chan_data_176_136 = out_chan_dep_data_176;
    assign token_176_136 = token_out_vec_176[5];
    assign dep_chan_vld_176_137 = out_chan_dep_vld_vec_176[6];
    assign dep_chan_data_176_137 = out_chan_dep_data_176;
    assign token_176_137 = token_out_vec_176[6];
    assign dep_chan_vld_176_138 = out_chan_dep_vld_vec_176[7];
    assign dep_chan_data_176_138 = out_chan_dep_data_176;
    assign token_176_138 = token_out_vec_176[7];
    assign dep_chan_vld_176_139 = out_chan_dep_vld_vec_176[8];
    assign dep_chan_data_176_139 = out_chan_dep_data_176;
    assign token_176_139 = token_out_vec_176[8];
    assign dep_chan_vld_176_140 = out_chan_dep_vld_vec_176[9];
    assign dep_chan_data_176_140 = out_chan_dep_data_176;
    assign token_176_140 = token_out_vec_176[9];
    assign dep_chan_vld_176_141 = out_chan_dep_vld_vec_176[10];
    assign dep_chan_data_176_141 = out_chan_dep_data_176;
    assign token_176_141 = token_out_vec_176[10];
    assign dep_chan_vld_176_142 = out_chan_dep_vld_vec_176[11];
    assign dep_chan_data_176_142 = out_chan_dep_data_176;
    assign token_176_142 = token_out_vec_176[11];
    assign dep_chan_vld_176_143 = out_chan_dep_vld_vec_176[12];
    assign dep_chan_data_176_143 = out_chan_dep_data_176;
    assign token_176_143 = token_out_vec_176[12];
    assign dep_chan_vld_176_144 = out_chan_dep_vld_vec_176[13];
    assign dep_chan_data_176_144 = out_chan_dep_data_176;
    assign token_176_144 = token_out_vec_176[13];
    assign dep_chan_vld_176_145 = out_chan_dep_vld_vec_176[14];
    assign dep_chan_data_176_145 = out_chan_dep_data_176;
    assign token_176_145 = token_out_vec_176[14];
    assign dep_chan_vld_176_146 = out_chan_dep_vld_vec_176[15];
    assign dep_chan_data_176_146 = out_chan_dep_data_176;
    assign token_176_146 = token_out_vec_176[15];
    assign dep_chan_vld_176_147 = out_chan_dep_vld_vec_176[16];
    assign dep_chan_data_176_147 = out_chan_dep_data_176;
    assign token_176_147 = token_out_vec_176[16];


`include "top_hls_deadlock_report_unit.vh"
