/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -q -O -c                                                  */
/*    /home/cyang/projects/capri/branch5_src/capri/design/common/csr.conf  */
/*    -t h -D CAP_HENS -a cap_hens_csr -I                                  */
/*    /home/cyang/projects/capri/branch5_src/capri/design/common -I        */
/*    /home/cyang/projects/capri/branch5_src/capri/design/hese/cap_he -I   */
/*    /home/cyang/projects/capri/branch5_src/capri/model/cap_he -I         */
/*    /vol/dump/cyang/capri/branch5_gen/capri/design/common -I             */
/*    /vol/dump/cyang/capri/branch5_gen/capri/design/hese/cap_he -I        */
/*    /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he -I              */
/*    /home/cyang/projects/capri/branch5_src/capri/design/hens/cap_he -I   */
/*    /vol/dump/cyang/capri/branch5_gen/capri/design/hens/cap_he -I        */
/*    /home/cyang/projects/capri/branch5_src/capri/design/mpse/cap_he -I   */
/*    /vol/dump/cyang/capri/branch5_gen/capri/design/mpse/cap_he -I        */
/*    /home/cyang/projects/capri/branch5_src/capri/design/mpns/cap_he -I   */
/*    /vol/dump/cyang/capri/branch5_gen/capri/design/mpns/cap_he           */
/*    /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded */
/*                                                                         */
/* Input files:                                                            */
/*    /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded */
/*                                                                         */
/* Included files:                                                         */
/*    /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr */
/*    /home/cyang/projects/capri/branch5_src/capri/design/common/csr_scratch.csr.pp */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/cyang/projects/capri/branch5_src/capri/design/common/csr.conf  */
/*                                                                         */
/* Generated on: Sun Jan  7 11:49:59 2018                                  */
/*           by: cyang                                                     */
/*                                                                         */

#ifndef _HENS_GCSR_HENS_PPP_EXPANDED_H_
#define _HENS_GCSR_HENS_PPP_EXPANDED_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_hens_csr                              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1418 */
/* Memory: cap_hens_csr.dhs_crypto_ctl                                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_ADDRESS 0x0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_BYTE_ADDRESS 0x0u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_ring_base_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_ADDRESS 0x0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_BYTE_ADDRESS 0x0u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_ring_base_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_ADDRESS 0x1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_BYTE_ADDRESS 0x4u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_ring_size                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_ADDRESS 0x2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_BYTE_ADDRESS 0x8u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_producer_idx              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_ADDRESS 0x3u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_BYTE_ADDRESS 0xcu
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_opa_tag_addr_w0           */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_ADDRESS 0x4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x10u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_opa_tag_addr_w1           */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_ADDRESS 0x5u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x14u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_soft_rst                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_ADDRESS 0x6u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_BYTE_ADDRESS 0x18u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_ci_addr_w0                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_ADDRESS 0x7u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_BYTE_ADDRESS 0x1cu
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_ci_addr_w1                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_ADDRESS 0x8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_BYTE_ADDRESS 0x20u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_consumer_idx              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_ADDRESS 0x20u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_BYTE_ADDRESS 0x80u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_status                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_ADDRESS 0x21u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_BYTE_ADDRESS 0x84u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_enc_error_idx                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_ADDRESS 0x22u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_BYTE_ADDRESS 0x88u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_ring_base_w0                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_ADDRESS 0x40u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_BYTE_ADDRESS 0x100u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_ring_base_w1                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_ADDRESS 0x41u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_BYTE_ADDRESS 0x104u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_ring_size                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_ADDRESS 0x42u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_BYTE_ADDRESS 0x108u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_producer_idx                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_ADDRESS 0x43u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_BYTE_ADDRESS 0x10cu
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_opa_tag_addr_w0               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_ADDRESS 0x44u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x110u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_opa_tag_addr_w1               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_ADDRESS 0x45u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x114u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_soft_rst                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_ADDRESS 0x46u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_BYTE_ADDRESS 0x118u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_ci_addr_w0                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_ADDRESS 0x47u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_BYTE_ADDRESS 0x11cu
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_ci_addr_w1                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_ADDRESS 0x48u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_BYTE_ADDRESS 0x120u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_consumer_idx                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_ADDRESS 0x60u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_BYTE_ADDRESS 0x180u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_status                        */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_ADDRESS 0x61u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_BYTE_ADDRESS 0x184u
/* Register: cap_hens_csr.dhs_crypto_ctl.xts_error_idx                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_ADDRESS 0x62u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_BYTE_ADDRESS 0x188u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_ring_base_w0                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_ADDRESS 0x80u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_BYTE_ADDRESS 0x200u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_ring_base_w1                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_ADDRESS 0x81u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_BYTE_ADDRESS 0x204u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_ring_size                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_ADDRESS 0x82u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_BYTE_ADDRESS 0x208u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_producer_idx                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_ADDRESS 0x83u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_BYTE_ADDRESS 0x20cu
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_opa_tag_addr_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_ADDRESS 0x84u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x210u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_opa_tag_addr_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_ADDRESS 0x85u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x214u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_soft_rst                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_ADDRESS 0x86u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_BYTE_ADDRESS 0x218u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_ci_addr_w0                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_ADDRESS 0x87u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_BYTE_ADDRESS 0x21cu
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_ci_addr_w1                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_ADDRESS 0x88u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_BYTE_ADDRESS 0x220u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_consumer_idx                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_ADDRESS 0xa0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_BYTE_ADDRESS 0x280u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_status                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_ADDRESS 0xa1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_BYTE_ADDRESS 0x284u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm0_error_idx                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_ADDRESS 0xa2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_BYTE_ADDRESS 0x288u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_ring_base_w0                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_ADDRESS 0xc0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_BYTE_ADDRESS 0x300u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_ring_base_w1                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_ADDRESS 0xc1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_BYTE_ADDRESS 0x304u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_ring_size                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_ADDRESS 0xc2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_BYTE_ADDRESS 0x308u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_producer_idx                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_ADDRESS 0xc3u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_BYTE_ADDRESS 0x30cu
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_opa_tag_addr_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_ADDRESS 0xc4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x310u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_opa_tag_addr_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_ADDRESS 0xc5u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x314u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_soft_rst                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_ADDRESS 0xc6u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_BYTE_ADDRESS 0x318u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_ci_addr_w0                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_ADDRESS 0xc7u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_BYTE_ADDRESS 0x31cu
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_ci_addr_w1                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_ADDRESS 0xc8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_BYTE_ADDRESS 0x320u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_consumer_idx                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_ADDRESS 0xe0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_BYTE_ADDRESS 0x380u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_status                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_ADDRESS 0xe1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_BYTE_ADDRESS 0x384u
/* Register: cap_hens_csr.dhs_crypto_ctl.gcm1_error_idx                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_ADDRESS 0xe2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_BYTE_ADDRESS 0x388u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_ring_base_w0                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_ADDRESS 0x100u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_BYTE_ADDRESS 0x400u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_ring_base_w1                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_ADDRESS 0x101u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_BYTE_ADDRESS 0x404u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_ring_size                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_ADDRESS 0x102u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_BYTE_ADDRESS 0x408u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_producer_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_ADDRESS 0x103u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_BYTE_ADDRESS 0x40cu
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_opa_tag_addr_w0                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_ADDRESS 0x104u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x410u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_opa_tag_addr_w1                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_ADDRESS 0x105u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x414u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_soft_rst                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_ADDRESS 0x106u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_BYTE_ADDRESS 0x418u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_ci_addr_w0                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_ADDRESS 0x107u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_BYTE_ADDRESS 0x41cu
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_ci_addr_w1                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_ADDRESS 0x108u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_BYTE_ADDRESS 0x420u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_consumer_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_ADDRESS 0x120u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_BYTE_ADDRESS 0x480u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_status                         */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_ADDRESS 0x121u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_BYTE_ADDRESS 0x484u
/* Register: cap_hens_csr.dhs_crypto_ctl.pk_error_idx                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_ADDRESS 0x122u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_BYTE_ADDRESS 0x488u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_q_base_adr_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_ADDRESS 0x140u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_BYTE_ADDRESS 0x500u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_q_base_adr_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_ADDRESS 0x141u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_BYTE_ADDRESS 0x504u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_hotq_base_adr_w0           */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_ADDRESS 0x142u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_BYTE_ADDRESS 0x508u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_hotq_base_adr_w1           */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_ADDRESS 0x143u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_BYTE_ADDRESS 0x50cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_q_pd_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_ADDRESS 0x144u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_BYTE_ADDRESS 0x510u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_hotq_pd_idx                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_ADDRESS 0x145u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_BYTE_ADDRESS 0x514u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_q_cp_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_ADDRESS 0x146u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_BYTE_ADDRESS 0x518u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_hotq_cp_idx                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_ADDRESS 0x147u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_BYTE_ADDRESS 0x51cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_q_cp_idx_early             */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_ADDRESS 0x148u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_BYTE_ADDRESS 0x520u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_hotq_cp_idx_early          */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_ADDRESS 0x149u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_BYTE_ADDRESS 0x524u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_glb                        */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_ADDRESS 0x14au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_BYTE_ADDRESS 0x528u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_dist                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_ADDRESS 0x14bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_BYTE_ADDRESS 0x52cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_ueng_w0                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_ADDRESS 0x14cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_BYTE_ADDRESS 0x530u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_ueng_w1                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_ADDRESS 0x14du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_BYTE_ADDRESS 0x534u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_q_cp_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_ADDRESS 0x14eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_BYTE_ADDRESS 0x538u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_hotq_cp_idx                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_ADDRESS 0x14fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_BYTE_ADDRESS 0x53cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_limit                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_ADDRESS 0x150u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_BYTE_ADDRESS 0x540u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_axi_timeout                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_ADDRESS 0x151u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_BYTE_ADDRESS 0x544u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_host                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_ADDRESS 0x152u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_BYTE_ADDRESS 0x548u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_host_opaque_tag_data       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_ADDRESS 0x153u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_BYTE_ADDRESS 0x54cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_host_opaque_tag_adr_w0     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_ADDRESS 0x154u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_BYTE_ADDRESS 0x550u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_host_opaque_tag_adr_w1     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_ADDRESS 0x155u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_BYTE_ADDRESS 0x554u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_axi_settings_w0            */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_ADDRESS 0x156u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_BYTE_ADDRESS 0x558u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_axi_settings_w1            */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_ADDRESS 0x157u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_BYTE_ADDRESS 0x55cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_cfg_spare_debug                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_ADDRESS 0x158u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_BYTE_ADDRESS 0x560u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int                            */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ADDRESS 0x159u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_BYTE_ADDRESS 0x564u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int_mask                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_ADDRESS 0x15au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_BYTE_ADDRESS 0x568u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int_ecc_error                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_ADDRESS 0x15bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_BYTE_ADDRESS 0x56cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int_axi_error_w0               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_ADDRESS 0x15cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_BYTE_ADDRESS 0x570u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int_axi_error_w1               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_ADDRESS 0x15du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_BYTE_ADDRESS 0x574u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int_ueng_error_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_ADDRESS 0x15eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_BYTE_ADDRESS 0x578u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_int_ueng_error_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_ADDRESS 0x15fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_BYTE_ADDRESS 0x57cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_bist_done_pass             */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_ADDRESS 0x160u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_BYTE_ADDRESS 0x580u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_bist_done_fail             */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_ADDRESS 0x161u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_BYTE_ADDRESS 0x584u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w0                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_ADDRESS 0x162u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_BYTE_ADDRESS 0x588u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w1                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_ADDRESS 0x163u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_BYTE_ADDRESS 0x58cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w2                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_ADDRESS 0x164u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_BYTE_ADDRESS 0x590u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w3                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_ADDRESS 0x165u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_BYTE_ADDRESS 0x594u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w4                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_ADDRESS 0x166u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_BYTE_ADDRESS 0x598u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w5                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_ADDRESS 0x167u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_BYTE_ADDRESS 0x59cu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w6                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_ADDRESS 0x168u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_BYTE_ADDRESS 0x5a0u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_debug_w7                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_ADDRESS 0x169u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_BYTE_ADDRESS 0x5a4u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_in_bcnt_w0                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_ADDRESS 0x16au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_BYTE_ADDRESS 0x5a8u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_in_bcnt_w1                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_ADDRESS 0x16bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_BYTE_ADDRESS 0x5acu
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_out_bcnt_w0                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_ADDRESS 0x16cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_BYTE_ADDRESS 0x5b0u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_out_bcnt_w1                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_ADDRESS 0x16du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_BYTE_ADDRESS 0x5b4u
/* Register: cap_hens_csr.dhs_crypto_ctl.cp_sta_ecc_error                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_ADDRESS 0x16eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_BYTE_ADDRESS 0x5b8u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_q_base_adr_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_ADDRESS 0x180u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_BYTE_ADDRESS 0x600u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_q_base_adr_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_ADDRESS 0x181u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_BYTE_ADDRESS 0x604u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_hotq_base_adr_w0           */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_ADDRESS 0x182u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_BYTE_ADDRESS 0x608u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_hotq_base_adr_w1           */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_ADDRESS 0x183u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_BYTE_ADDRESS 0x60cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_q_pd_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_ADDRESS 0x184u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_BYTE_ADDRESS 0x610u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_hotq_pd_idx                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_ADDRESS 0x185u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_BYTE_ADDRESS 0x614u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_q_cp_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_ADDRESS 0x186u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_BYTE_ADDRESS 0x618u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_hotq_cp_idx                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_ADDRESS 0x187u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_BYTE_ADDRESS 0x61cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_q_cp_idx_early             */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_ADDRESS 0x188u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_BYTE_ADDRESS 0x620u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_hotq_cp_idx_early          */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_ADDRESS 0x189u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_BYTE_ADDRESS 0x624u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_glb                        */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_ADDRESS 0x18au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_BYTE_ADDRESS 0x628u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_dist                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_ADDRESS 0x18bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_BYTE_ADDRESS 0x62cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_ueng_w0                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_ADDRESS 0x18cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_BYTE_ADDRESS 0x630u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_ueng_w1                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_ADDRESS 0x18du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_BYTE_ADDRESS 0x634u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_q_cp_idx                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_ADDRESS 0x18eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_BYTE_ADDRESS 0x638u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_hotq_cp_idx                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_ADDRESS 0x18fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_BYTE_ADDRESS 0x63cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_limit                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_ADDRESS 0x190u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_BYTE_ADDRESS 0x640u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_axi_timeout                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_ADDRESS 0x191u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_BYTE_ADDRESS 0x644u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_host                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_ADDRESS 0x192u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_BYTE_ADDRESS 0x648u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_host_opaque_tag_data       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_ADDRESS 0x193u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_BYTE_ADDRESS 0x64cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_host_opaque_tag_adr_w0     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_ADDRESS 0x194u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_BYTE_ADDRESS 0x650u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_host_opaque_tag_adr_w1     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_ADDRESS 0x195u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_BYTE_ADDRESS 0x654u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_axi_settings_w0            */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_ADDRESS 0x196u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_BYTE_ADDRESS 0x658u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_axi_settings_w1            */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_ADDRESS 0x197u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_BYTE_ADDRESS 0x65cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_cfg_spare_debug                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_ADDRESS 0x198u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_BYTE_ADDRESS 0x660u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int                            */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ADDRESS 0x199u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_BYTE_ADDRESS 0x664u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int_mask                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_ADDRESS 0x19au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_BYTE_ADDRESS 0x668u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int_ecc_error                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_ADDRESS 0x19bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_BYTE_ADDRESS 0x66cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int_axi_error_w0               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_ADDRESS 0x19cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_BYTE_ADDRESS 0x670u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int_axi_error_w1               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_ADDRESS 0x19du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_BYTE_ADDRESS 0x674u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int_ueng_error_w0              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_ADDRESS 0x19eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_BYTE_ADDRESS 0x678u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_int_ueng_error_w1              */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_ADDRESS 0x19fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_BYTE_ADDRESS 0x67cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_bist_done_pass             */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_ADDRESS 0x1a0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_BYTE_ADDRESS 0x680u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_bist_done_fail             */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_ADDRESS 0x1a1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_BYTE_ADDRESS 0x684u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w0                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_ADDRESS 0x1a2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_BYTE_ADDRESS 0x688u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w1                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_ADDRESS 0x1a3u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_BYTE_ADDRESS 0x68cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w2                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_ADDRESS 0x1a4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_BYTE_ADDRESS 0x690u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w3                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_ADDRESS 0x1a5u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_BYTE_ADDRESS 0x694u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w4                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_ADDRESS 0x1a6u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_BYTE_ADDRESS 0x698u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w5                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_ADDRESS 0x1a7u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_BYTE_ADDRESS 0x69cu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w6                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_ADDRESS 0x1a8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_BYTE_ADDRESS 0x6a0u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_debug_w7                   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_ADDRESS 0x1a9u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_BYTE_ADDRESS 0x6a4u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_in_bcnt_w0                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_ADDRESS 0x1aau
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_BYTE_ADDRESS 0x6a8u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_in_bcnt_w1                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_ADDRESS 0x1abu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_BYTE_ADDRESS 0x6acu
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_out_bcnt_w0                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_ADDRESS 0x1acu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_BYTE_ADDRESS 0x6b0u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_out_bcnt_w1                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_ADDRESS 0x1adu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_BYTE_ADDRESS 0x6b4u
/* Register: cap_hens_csr.dhs_crypto_ctl.dc_sta_ecc_error                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_ADDRESS 0x1aeu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_BYTE_ADDRESS 0x6b8u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_cryptoram_random_num0     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ADDRESS 0x800u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_BYTE_ADDRESS 0x2000u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_COUNT 0x80ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_INDEX_MAX 0x7full
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_cryptoram_random_num1     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ADDRESS 0x880u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_BYTE_ADDRESS 0x2200u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_COUNT 0x80ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_INDEX_MAX 0x7full
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_cryptoram_psnl_str_p      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ADDRESS 0x900u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_BYTE_ADDRESS 0x2400u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_COUNT 0x8ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_INDEX_MAX 0x7ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_cryptoram_entropy_inst    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ADDRESS 0x910u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_BYTE_ADDRESS 0x2440u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_COUNT 0xcull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_INDEX_MAX 0xbull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_cryptoram_entropy_reseed  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ADDRESS 0x920u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_BYTE_ADDRESS 0x2480u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_COUNT 0x8ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_INDEX_MAX 0x7ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_isr                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_ADDRESS 0x940u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_BYTE_ADDRESS 0x2500u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_msk                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_ADDRESS 0x941u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_BYTE_ADDRESS 0x2504u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_icr                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_ADDRESS 0x942u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_BYTE_ADDRESS 0x2508u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_ver                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_ADDRESS 0x943u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_BYTE_ADDRESS 0x250cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_gct                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_ADDRESS 0x944u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_BYTE_ADDRESS 0x2510u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_rsvr0                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_ADDRESS 0x945u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_BYTE_ADDRESS 0x2514u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_gs                        */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_ADDRESS 0x946u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_BYTE_ADDRESS 0x2518u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_rsvr1                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_ADDRESS 0x947u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_BYTE_ADDRESS 0x251cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_rng                       */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_ADDRESS 0x948u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_BYTE_ADDRESS 0x2520u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_drbg_drnge                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_ADDRESS 0x949u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_BYTE_ADDRESS 0x2524u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_controlreg                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_ADDRESS 0x980u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_BYTE_ADDRESS 0x2600u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_fifolevel                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_ADDRESS 0x981u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_BYTE_ADDRESS 0x2604u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_fifothresh                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_ADDRESS 0x982u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_BYTE_ADDRESS 0x2608u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_fifodepth                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_ADDRESS 0x983u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_BYTE_ADDRESS 0x260cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_key0                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_ADDRESS 0x984u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_BYTE_ADDRESS 0x2610u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_key1                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_ADDRESS 0x985u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_BYTE_ADDRESS 0x2614u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_key2                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_ADDRESS 0x986u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_BYTE_ADDRESS 0x2618u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_key3                      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_ADDRESS 0x987u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_BYTE_ADDRESS 0x261cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_testdata                  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_ADDRESS 0x988u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_BYTE_ADDRESS 0x2620u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_repthresh                 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_ADDRESS 0x989u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_BYTE_ADDRESS 0x2624u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_prop1                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_ADDRESS 0x98au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_BYTE_ADDRESS 0x2628u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_prop2                     */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_ADDRESS 0x98bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_BYTE_ADDRESS 0x262cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_status                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_ADDRESS 0x98cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_BYTE_ADDRESS 0x2630u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_initwaitval               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_ADDRESS 0x98du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_BYTE_ADDRESS 0x2634u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_disableosc0               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_ADDRESS 0x98eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_BYTE_ADDRESS 0x2638u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_disableosc1               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_ADDRESS 0x98fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_BYTE_ADDRESS 0x263cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_swofftmrval               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_ADDRESS 0x990u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_BYTE_ADDRESS 0x2640u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_clkdiv                    */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_ADDRESS 0x991u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_BYTE_ADDRESS 0x2644u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_ais31conf0                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_ADDRESS 0x992u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_BYTE_ADDRESS 0x2648u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_ais31conf1                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_ADDRESS 0x993u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_BYTE_ADDRESS 0x264cu
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_ais31conf2                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_ADDRESS 0x994u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_BYTE_ADDRESS 0x2650u
/* Register: cap_hens_csr.dhs_crypto_ctl.md_trng_ais31status               */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_ADDRESS 0x995u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_BYTE_ADDRESS 0x2654u
/* Register: cap_hens_csr.cfg_he_ctl                                       */
#define CAP_HENS_CSR_CFG_HE_CTL_ADDRESS 0x1000u
#define CAP_HENS_CSR_CFG_HE_CTL_BYTE_ADDRESS 0x4000u
/* Register: cap_hens_csr.sta_xts_enc                                      */
#define CAP_HENS_CSR_STA_XTS_ENC_ADDRESS 0x1001u
#define CAP_HENS_CSR_STA_XTS_ENC_BYTE_ADDRESS 0x4004u
/* Register: cap_hens_csr.sta_xts                                          */
#define CAP_HENS_CSR_STA_XTS_ADDRESS 0x1002u
#define CAP_HENS_CSR_STA_XTS_BYTE_ADDRESS 0x4008u
/* Register: cap_hens_csr.sta_gcm0                                         */
#define CAP_HENS_CSR_STA_GCM0_ADDRESS 0x1003u
#define CAP_HENS_CSR_STA_GCM0_BYTE_ADDRESS 0x400cu
/* Register: cap_hens_csr.sta_gcm1                                         */
#define CAP_HENS_CSR_STA_GCM1_ADDRESS 0x1004u
#define CAP_HENS_CSR_STA_GCM1_BYTE_ADDRESS 0x4010u
/* Register: cap_hens_csr.sta_pk                                           */
#define CAP_HENS_CSR_STA_PK_ADDRESS 0x1005u
#define CAP_HENS_CSR_STA_PK_BYTE_ADDRESS 0x4014u
/* Register: cap_hens_csr.csr_intr                                         */
#define CAP_HENS_CSR_CSR_INTR_ADDRESS 0x1006u
#define CAP_HENS_CSR_CSR_INTR_BYTE_ADDRESS 0x4018u
/* Group: cap_hens_csr.int_groups                                          */
#define CAP_HENS_CSR_INT_GROUPS_ADDRESS 0x1008u
#define CAP_HENS_CSR_INT_GROUPS_BYTE_ADDRESS 0x4020u
/* Register: cap_hens_csr.int_groups.intreg                                */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_ADDRESS 0x1008u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x4020u
/* Register: cap_hens_csr.int_groups.int_enable_rw_reg                     */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x1009u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x4024u
/* Register: cap_hens_csr.int_groups.int_rw_reg                            */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x100au
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x4028u
/* Group: cap_hens_csr.int_ipcore                                          */
#define CAP_HENS_CSR_INT_IPCORE_ADDRESS 0x100cu
#define CAP_HENS_CSR_INT_IPCORE_BYTE_ADDRESS 0x4030u
/* Register: cap_hens_csr.int_ipcore.intreg                                */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_ADDRESS 0x100cu
#define CAP_HENS_CSR_INT_IPCORE_INTREG_BYTE_ADDRESS 0x4030u
/* Register: cap_hens_csr.int_ipcore.int_test_set                          */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_ADDRESS 0x100du
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_BYTE_ADDRESS 0x4034u
/* Register: cap_hens_csr.int_ipcore.int_enable_set                        */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_ADDRESS 0x100eu
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_BYTE_ADDRESS 0x4038u
/* Register: cap_hens_csr.int_ipcore.int_enable_clear                      */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_ADDRESS 0x100fu
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x403cu
/* Group: cap_hens_csr.int_pk_ecc                                          */
#define CAP_HENS_CSR_INT_PK_ECC_ADDRESS 0x1010u
#define CAP_HENS_CSR_INT_PK_ECC_BYTE_ADDRESS 0x4040u
/* Register: cap_hens_csr.int_pk_ecc.intreg                                */
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_ADDRESS 0x1010u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_BYTE_ADDRESS 0x4040u
/* Register: cap_hens_csr.int_pk_ecc.int_test_set                          */
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_ADDRESS 0x1011u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_BYTE_ADDRESS 0x4044u
/* Register: cap_hens_csr.int_pk_ecc.int_enable_set                        */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_ADDRESS 0x1012u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x4048u
/* Register: cap_hens_csr.int_pk_ecc.int_enable_clear                      */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_ADDRESS 0x1013u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x404cu
/* Group: cap_hens_csr.int_drbg_intram_ecc                                 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_ADDRESS 0x1014u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_BYTE_ADDRESS 0x4050u
/* Register: cap_hens_csr.int_drbg_intram_ecc.intreg                       */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_ADDRESS 0x1014u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_BYTE_ADDRESS 0x4050u
/* Register: cap_hens_csr.int_drbg_intram_ecc.int_test_set                 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_ADDRESS 0x1015u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_BYTE_ADDRESS 0x4054u
/* Register: cap_hens_csr.int_drbg_intram_ecc.int_enable_set               */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_ADDRESS 0x1016u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x4058u
/* Register: cap_hens_csr.int_drbg_intram_ecc.int_enable_clear             */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_ADDRESS 0x1017u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x405cu
/* Group: cap_hens_csr.int_drbg_cryptoram_ecc                              */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_ADDRESS 0x1018u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_BYTE_ADDRESS 0x4060u
/* Register: cap_hens_csr.int_drbg_cryptoram_ecc.intreg                    */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_ADDRESS 0x1018u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_BYTE_ADDRESS 0x4060u
/* Register: cap_hens_csr.int_drbg_cryptoram_ecc.int_test_set              */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_ADDRESS 0x1019u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_BYTE_ADDRESS 0x4064u
/* Register: cap_hens_csr.int_drbg_cryptoram_ecc.int_enable_set            */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_ADDRESS 0x101au
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x4068u
/* Register: cap_hens_csr.int_drbg_cryptoram_ecc.int_enable_clear          */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_ADDRESS 0x101bu
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x406cu
/* Group: cap_hens_csr.int_axi_err                                         */
#define CAP_HENS_CSR_INT_AXI_ERR_ADDRESS 0x101cu
#define CAP_HENS_CSR_INT_AXI_ERR_BYTE_ADDRESS 0x4070u
/* Register: cap_hens_csr.int_axi_err.intreg                               */
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_ADDRESS 0x101cu
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_BYTE_ADDRESS 0x4070u
/* Register: cap_hens_csr.int_axi_err.int_test_set                         */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_ADDRESS 0x101du
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_BYTE_ADDRESS 0x4074u
/* Register: cap_hens_csr.int_axi_err.int_enable_set                       */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_ADDRESS 0x101eu
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0x4078u
/* Register: cap_hens_csr.int_axi_err.int_enable_clear                     */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_ADDRESS 0x101fu
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x407cu
/* Register: cap_hens_csr.cfg_pk_ecc                                       */
#define CAP_HENS_CSR_CFG_PK_ECC_ADDRESS 0x1020u
#define CAP_HENS_CSR_CFG_PK_ECC_BYTE_ADDRESS 0x4080u
/* Wide Register: cap_hens_csr.sta_pk_ecc                                  */
#define CAP_HENS_CSR_STA_PK_ECC_ADDRESS 0x1022u
#define CAP_HENS_CSR_STA_PK_ECC_BYTE_ADDRESS 0x4088u
/* Register: cap_hens_csr.sta_pk_ecc.sta_pk_ecc_0_2                        */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS 0x1022u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_BYTE_ADDRESS 0x4088u
/* Register: cap_hens_csr.sta_pk_ecc.sta_pk_ecc_1_2                        */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS 0x1023u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_BYTE_ADDRESS 0x408cu
/* Register: cap_hens_csr.sta_pk_ecc_vec                                   */
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ADDRESS 0x1024u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_BYTE_ADDRESS 0x4090u
/* Register: cap_hens_csr.cfg_drbg_intram_ecc                              */
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_ADDRESS 0x1025u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_BYTE_ADDRESS 0x4094u
/* Register: cap_hens_csr.sta_drbg_intram_ecc                              */
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS 0x1026u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_BYTE_ADDRESS 0x4098u
/* Register: cap_hens_csr.cfg_drbg_cryptoram_ecc                           */
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_ADDRESS 0x1027u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_BYTE_ADDRESS 0x409cu
/* Register: cap_hens_csr.sta_drbg_cryptoram_ecc                           */
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS 0x1028u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_BYTE_ADDRESS 0x40a0u
/* Register: cap_hens_csr.cfg_bist_gcm0                                    */
#define CAP_HENS_CSR_CFG_BIST_GCM0_ADDRESS 0x1029u
#define CAP_HENS_CSR_CFG_BIST_GCM0_BYTE_ADDRESS 0x40a4u
/* Register: cap_hens_csr.cfg_bist_gcm1                                    */
#define CAP_HENS_CSR_CFG_BIST_GCM1_ADDRESS 0x102au
#define CAP_HENS_CSR_CFG_BIST_GCM1_BYTE_ADDRESS 0x40a8u
/* Register: cap_hens_csr.cfg_bist_xts                                     */
#define CAP_HENS_CSR_CFG_BIST_XTS_ADDRESS 0x102bu
#define CAP_HENS_CSR_CFG_BIST_XTS_BYTE_ADDRESS 0x40acu
/* Register: cap_hens_csr.cfg_bist_xts_enc                                 */
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_ADDRESS 0x102cu
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_BYTE_ADDRESS 0x40b0u
/* Register: cap_hens_csr.cfg_bist_pk_data                                 */
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_ADDRESS 0x102du
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_BYTE_ADDRESS 0x40b4u
/* Register: cap_hens_csr.cfg_bist_pk_code                                 */
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_ADDRESS 0x102eu
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_BYTE_ADDRESS 0x40b8u
/* Register: cap_hens_csr.cfg_bist_pk_dma                                  */
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_ADDRESS 0x102fu
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_BYTE_ADDRESS 0x40bcu
/* Register: cap_hens_csr.cfg_bist_drbg_intram                             */
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_ADDRESS 0x1030u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_BYTE_ADDRESS 0x40c0u
/* Register: cap_hens_csr.cfg_bist_drbg_cryptoram                          */
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_ADDRESS 0x1031u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_BYTE_ADDRESS 0x40c4u
/* Register: cap_hens_csr.sta_bist_gcm0                                    */
#define CAP_HENS_CSR_STA_BIST_GCM0_ADDRESS 0x1032u
#define CAP_HENS_CSR_STA_BIST_GCM0_BYTE_ADDRESS 0x40c8u
/* Register: cap_hens_csr.sta_bist_gcm1                                    */
#define CAP_HENS_CSR_STA_BIST_GCM1_ADDRESS 0x1033u
#define CAP_HENS_CSR_STA_BIST_GCM1_BYTE_ADDRESS 0x40ccu
/* Register: cap_hens_csr.sta_bist_xts                                     */
#define CAP_HENS_CSR_STA_BIST_XTS_ADDRESS 0x1034u
#define CAP_HENS_CSR_STA_BIST_XTS_BYTE_ADDRESS 0x40d0u
/* Register: cap_hens_csr.sta_bist_xts_enc                                 */
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_ADDRESS 0x1035u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_BYTE_ADDRESS 0x40d4u
/* Register: cap_hens_csr.sta_bist_pk_data                                 */
#define CAP_HENS_CSR_STA_BIST_PK_DATA_ADDRESS 0x1036u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_BYTE_ADDRESS 0x40d8u
/* Register: cap_hens_csr.sta_bist_pk_code                                 */
#define CAP_HENS_CSR_STA_BIST_PK_CODE_ADDRESS 0x1037u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_BYTE_ADDRESS 0x40dcu
/* Register: cap_hens_csr.sta_bist_pk_dma                                  */
#define CAP_HENS_CSR_STA_BIST_PK_DMA_ADDRESS 0x1038u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_BYTE_ADDRESS 0x40e0u
/* Register: cap_hens_csr.sta_bist_drbg_intram                             */
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_ADDRESS 0x1039u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_BYTE_ADDRESS 0x40e4u
/* Register: cap_hens_csr.sta_bist_drbg_cryptoram                          */
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_ADDRESS 0x103au
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_BYTE_ADDRESS 0x40e8u
/* Wide Register: cap_hens_csr.cnt_doorbell_xts_enc                        */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_ADDRESS 0x103cu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_BYTE_ADDRESS 0x40f0u
/* Register: cap_hens_csr.cnt_doorbell_xts_enc.cnt_doorbell_xts_enc_0_2    */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_ADDRESS 0x103cu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_BYTE_ADDRESS 0x40f0u
/* Register: cap_hens_csr.cnt_doorbell_xts_enc.cnt_doorbell_xts_enc_1_2    */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_ADDRESS 0x103du
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_BYTE_ADDRESS 0x40f4u
/* Wide Register: cap_hens_csr.cnt_doorbell_xts                            */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ADDRESS 0x103eu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_BYTE_ADDRESS 0x40f8u
/* Register: cap_hens_csr.cnt_doorbell_xts.cnt_doorbell_xts_0_2            */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_ADDRESS 0x103eu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_BYTE_ADDRESS 0x40f8u
/* Register: cap_hens_csr.cnt_doorbell_xts.cnt_doorbell_xts_1_2            */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_ADDRESS 0x103fu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_BYTE_ADDRESS 0x40fcu
/* Wide Register: cap_hens_csr.cnt_doorbell_gcm0                           */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_ADDRESS 0x1040u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_BYTE_ADDRESS 0x4100u
/* Register: cap_hens_csr.cnt_doorbell_gcm0.cnt_doorbell_gcm0_0_2          */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_ADDRESS 0x1040u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_BYTE_ADDRESS 0x4100u
/* Register: cap_hens_csr.cnt_doorbell_gcm0.cnt_doorbell_gcm0_1_2          */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_ADDRESS 0x1041u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_BYTE_ADDRESS 0x4104u
/* Wide Register: cap_hens_csr.cnt_doorbell_gcm1                           */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_ADDRESS 0x1042u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_BYTE_ADDRESS 0x4108u
/* Register: cap_hens_csr.cnt_doorbell_gcm1.cnt_doorbell_gcm1_0_2          */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_ADDRESS 0x1042u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_BYTE_ADDRESS 0x4108u
/* Register: cap_hens_csr.cnt_doorbell_gcm1.cnt_doorbell_gcm1_1_2          */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_ADDRESS 0x1043u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_BYTE_ADDRESS 0x410cu
/* Wide Register: cap_hens_csr.cnt_doorbell_pk                             */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_ADDRESS 0x1044u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_BYTE_ADDRESS 0x4110u
/* Register: cap_hens_csr.cnt_doorbell_pk.cnt_doorbell_pk_0_2              */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_ADDRESS 0x1044u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_BYTE_ADDRESS 0x4110u
/* Register: cap_hens_csr.cnt_doorbell_pk.cnt_doorbell_pk_1_2              */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_ADDRESS 0x1045u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_BYTE_ADDRESS 0x4114u
/* Register: cap_hens_csr.sta_pk_ErrorStateIndex                           */
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_ADDRESS 0x1046u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_BYTE_ADDRESS 0x4118u
/* Register: cap_hens_csr.sta_pk_ErrorStateVector                          */
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_ADDRESS 0x1047u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_BYTE_ADDRESS 0x411cu
/* Register: cap_hens_csr.cfg_debug                                        */
#define CAP_HENS_CSR_CFG_DEBUG_ADDRESS 0x1048u
#define CAP_HENS_CSR_CFG_DEBUG_BYTE_ADDRESS 0x4120u
/* Register: cap_hens_csr.cnt_axi_aw_gcm0                                  */
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_ADDRESS 0x1049u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_BYTE_ADDRESS 0x4124u
/* Register: cap_hens_csr.cnt_axi_dw_gcm0                                  */
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_ADDRESS 0x104au
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_BYTE_ADDRESS 0x4128u
/* Register: cap_hens_csr.cnt_axi_wrsp_gcm0                                */
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_ADDRESS 0x104bu
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_BYTE_ADDRESS 0x412cu
/* Register: cap_hens_csr.cnt_axi_ar_gcm0                                  */
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_ADDRESS 0x104cu
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_BYTE_ADDRESS 0x4130u
/* Register: cap_hens_csr.cnt_axi_dr_gcm0                                  */
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_ADDRESS 0x104du
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_BYTE_ADDRESS 0x4134u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_gcm0                            */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_ADDRESS 0x104eu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_BYTE_ADDRESS 0x4138u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_gcm0                            */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_ADDRESS 0x104fu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_BYTE_ADDRESS 0x413cu
/* Register: cap_hens_csr.cnt_axi_aw_gcm1                                  */
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_ADDRESS 0x1050u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_BYTE_ADDRESS 0x4140u
/* Register: cap_hens_csr.cnt_axi_dw_gcm1                                  */
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_ADDRESS 0x1051u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_BYTE_ADDRESS 0x4144u
/* Register: cap_hens_csr.cnt_axi_wrsp_gcm1                                */
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_ADDRESS 0x1052u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_BYTE_ADDRESS 0x4148u
/* Register: cap_hens_csr.cnt_axi_ar_gcm1                                  */
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_ADDRESS 0x1053u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_BYTE_ADDRESS 0x414cu
/* Register: cap_hens_csr.cnt_axi_dr_gcm1                                  */
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_ADDRESS 0x1054u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_BYTE_ADDRESS 0x4150u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_gcm1                            */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_ADDRESS 0x1055u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_BYTE_ADDRESS 0x4154u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_gcm1                            */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_ADDRESS 0x1056u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_BYTE_ADDRESS 0x4158u
/* Register: cap_hens_csr.cnt_axi_aw_xts                                   */
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ADDRESS 0x1057u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_BYTE_ADDRESS 0x415cu
/* Register: cap_hens_csr.cnt_axi_dw_xts                                   */
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ADDRESS 0x1058u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_BYTE_ADDRESS 0x4160u
/* Register: cap_hens_csr.cnt_axi_wrsp_xts                                 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ADDRESS 0x1059u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_BYTE_ADDRESS 0x4164u
/* Register: cap_hens_csr.cnt_axi_ar_xts                                   */
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ADDRESS 0x105au
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_BYTE_ADDRESS 0x4168u
/* Register: cap_hens_csr.cnt_axi_dr_xts                                   */
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ADDRESS 0x105bu
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_BYTE_ADDRESS 0x416cu
/* Register: cap_hens_csr.cnt_axi_wrsp_err_xts                             */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ADDRESS 0x105cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_BYTE_ADDRESS 0x4170u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_xts                             */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ADDRESS 0x105du
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_BYTE_ADDRESS 0x4174u
/* Register: cap_hens_csr.cnt_axi_aw_xts_enc                               */
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_ADDRESS 0x105eu
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_BYTE_ADDRESS 0x4178u
/* Register: cap_hens_csr.cnt_axi_dw_xts_enc                               */
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_ADDRESS 0x105fu
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_BYTE_ADDRESS 0x417cu
/* Register: cap_hens_csr.cnt_axi_wrsp_xts_enc                             */
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_ADDRESS 0x1060u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_BYTE_ADDRESS 0x4180u
/* Register: cap_hens_csr.cnt_axi_ar_xts_enc                               */
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_ADDRESS 0x1061u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_BYTE_ADDRESS 0x4184u
/* Register: cap_hens_csr.cnt_axi_dr_xts_enc                               */
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_ADDRESS 0x1062u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_BYTE_ADDRESS 0x4188u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_xts_enc                         */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_ADDRESS 0x1063u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_BYTE_ADDRESS 0x418cu
/* Register: cap_hens_csr.cnt_axi_rrsp_err_xts_enc                         */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_ADDRESS 0x1064u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_BYTE_ADDRESS 0x4190u
/* Register: cap_hens_csr.cnt_axi_aw_he                                    */
#define CAP_HENS_CSR_CNT_AXI_AW_HE_ADDRESS 0x1065u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_BYTE_ADDRESS 0x4194u
/* Register: cap_hens_csr.cnt_axi_dw_he                                    */
#define CAP_HENS_CSR_CNT_AXI_DW_HE_ADDRESS 0x1066u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_BYTE_ADDRESS 0x4198u
/* Register: cap_hens_csr.cnt_axi_wrsp_he                                  */
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_ADDRESS 0x1067u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_BYTE_ADDRESS 0x419cu
/* Register: cap_hens_csr.cnt_axi_ar_he                                    */
#define CAP_HENS_CSR_CNT_AXI_AR_HE_ADDRESS 0x1068u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_BYTE_ADDRESS 0x41a0u
/* Register: cap_hens_csr.cnt_axi_dr_he                                    */
#define CAP_HENS_CSR_CNT_AXI_DR_HE_ADDRESS 0x1069u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_BYTE_ADDRESS 0x41a4u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_he                              */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_ADDRESS 0x106au
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_BYTE_ADDRESS 0x41a8u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_he                              */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_ADDRESS 0x106bu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_BYTE_ADDRESS 0x41acu
/* Register: cap_hens_csr.cnt_axi_aw_cp                                    */
#define CAP_HENS_CSR_CNT_AXI_AW_CP_ADDRESS 0x106cu
#define CAP_HENS_CSR_CNT_AXI_AW_CP_BYTE_ADDRESS 0x41b0u
/* Register: cap_hens_csr.cnt_axi_dw_cp                                    */
#define CAP_HENS_CSR_CNT_AXI_DW_CP_ADDRESS 0x106du
#define CAP_HENS_CSR_CNT_AXI_DW_CP_BYTE_ADDRESS 0x41b4u
/* Register: cap_hens_csr.cnt_axi_wrsp_cp                                  */
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_ADDRESS 0x106eu
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_BYTE_ADDRESS 0x41b8u
/* Register: cap_hens_csr.cnt_axi_ar_cp                                    */
#define CAP_HENS_CSR_CNT_AXI_AR_CP_ADDRESS 0x106fu
#define CAP_HENS_CSR_CNT_AXI_AR_CP_BYTE_ADDRESS 0x41bcu
/* Register: cap_hens_csr.cnt_axi_dr_cp                                    */
#define CAP_HENS_CSR_CNT_AXI_DR_CP_ADDRESS 0x1070u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_BYTE_ADDRESS 0x41c0u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_cp                              */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_ADDRESS 0x1071u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_BYTE_ADDRESS 0x41c4u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_cp                              */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_ADDRESS 0x1072u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_BYTE_ADDRESS 0x41c8u
/* Register: cap_hens_csr.cnt_axi_aw_dc                                    */
#define CAP_HENS_CSR_CNT_AXI_AW_DC_ADDRESS 0x1073u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_BYTE_ADDRESS 0x41ccu
/* Register: cap_hens_csr.cnt_axi_dw_dc                                    */
#define CAP_HENS_CSR_CNT_AXI_DW_DC_ADDRESS 0x1074u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_BYTE_ADDRESS 0x41d0u
/* Register: cap_hens_csr.cnt_axi_wrsp_dc                                  */
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_ADDRESS 0x1075u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_BYTE_ADDRESS 0x41d4u
/* Register: cap_hens_csr.cnt_axi_ar_dc                                    */
#define CAP_HENS_CSR_CNT_AXI_AR_DC_ADDRESS 0x1076u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_BYTE_ADDRESS 0x41d8u
/* Register: cap_hens_csr.cnt_axi_dr_dc                                    */
#define CAP_HENS_CSR_CNT_AXI_DR_DC_ADDRESS 0x1077u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_BYTE_ADDRESS 0x41dcu
/* Register: cap_hens_csr.cnt_axi_wrsp_err_dc                              */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_ADDRESS 0x1078u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_BYTE_ADDRESS 0x41e0u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_dc                              */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_ADDRESS 0x1079u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_BYTE_ADDRESS 0x41e4u
/* Register: cap_hens_csr.cnt_axi_aw_mp                                    */
#define CAP_HENS_CSR_CNT_AXI_AW_MP_ADDRESS 0x107au
#define CAP_HENS_CSR_CNT_AXI_AW_MP_BYTE_ADDRESS 0x41e8u
/* Register: cap_hens_csr.cnt_axi_dw_mp                                    */
#define CAP_HENS_CSR_CNT_AXI_DW_MP_ADDRESS 0x107bu
#define CAP_HENS_CSR_CNT_AXI_DW_MP_BYTE_ADDRESS 0x41ecu
/* Register: cap_hens_csr.cnt_axi_wrsp_mp                                  */
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_ADDRESS 0x107cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_BYTE_ADDRESS 0x41f0u
/* Register: cap_hens_csr.cnt_axi_ar_mp                                    */
#define CAP_HENS_CSR_CNT_AXI_AR_MP_ADDRESS 0x107du
#define CAP_HENS_CSR_CNT_AXI_AR_MP_BYTE_ADDRESS 0x41f4u
/* Register: cap_hens_csr.cnt_axi_dr_mp                                    */
#define CAP_HENS_CSR_CNT_AXI_DR_MP_ADDRESS 0x107eu
#define CAP_HENS_CSR_CNT_AXI_DR_MP_BYTE_ADDRESS 0x41f8u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_mp                              */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_ADDRESS 0x107fu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_BYTE_ADDRESS 0x41fcu
/* Register: cap_hens_csr.cnt_axi_rrsp_err_mp                              */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_ADDRESS 0x1080u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_BYTE_ADDRESS 0x4200u
/* Register: cap_hens_csr.cnt_axi_aw_m                                     */
#define CAP_HENS_CSR_CNT_AXI_AW_M_ADDRESS 0x1081u
#define CAP_HENS_CSR_CNT_AXI_AW_M_BYTE_ADDRESS 0x4204u
/* Register: cap_hens_csr.cnt_axi_dw_m                                     */
#define CAP_HENS_CSR_CNT_AXI_DW_M_ADDRESS 0x1082u
#define CAP_HENS_CSR_CNT_AXI_DW_M_BYTE_ADDRESS 0x4208u
/* Register: cap_hens_csr.cnt_axi_wrsp_m                                   */
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_ADDRESS 0x1083u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_BYTE_ADDRESS 0x420cu
/* Register: cap_hens_csr.cnt_axi_ar_m                                     */
#define CAP_HENS_CSR_CNT_AXI_AR_M_ADDRESS 0x1084u
#define CAP_HENS_CSR_CNT_AXI_AR_M_BYTE_ADDRESS 0x4210u
/* Register: cap_hens_csr.cnt_axi_dr_m                                     */
#define CAP_HENS_CSR_CNT_AXI_DR_M_ADDRESS 0x1085u
#define CAP_HENS_CSR_CNT_AXI_DR_M_BYTE_ADDRESS 0x4214u
/* Register: cap_hens_csr.cnt_axi_wrsp_err_m                               */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_ADDRESS 0x1086u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_BYTE_ADDRESS 0x4218u
/* Register: cap_hens_csr.cnt_axi_rrsp_err_m                               */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_ADDRESS 0x1087u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_BYTE_ADDRESS 0x421cu
/* Register: cap_hens_csr.base                                             */
#define CAP_HENS_CSR_BASE_ADDRESS 0x1088u
#define CAP_HENS_CSR_BASE_BYTE_ADDRESS 0x4220u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_hens_csr                                           */
/* Addressmap template: cap_hens_csr                                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 9 */
#define CAP_HENS_CSR_SIZE 0x2000u
#define CAP_HENS_CSR_BYTE_SIZE 0x8000u
/* Memory member: cap_hens_csr.dhs_crypto_ctl                              */
/* Memory type referenced: cap_hens_csr::dhs_crypto_ctl                    */
/* Memory template referenced: cap_hens_csr::dhs_crypto_ctl                */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_OFFSET 0x0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cfg_he_ctl                                */
/* Register type referenced: cap_hens_csr::cfg_he_ctl                      */
/* Register template referenced: cap_hens_csr::cfg_he_ctl                  */
#define CAP_HENS_CSR_CFG_HE_CTL_OFFSET 0x1000u
#define CAP_HENS_CSR_CFG_HE_CTL_BYTE_OFFSET 0x4000u
#define CAP_HENS_CSR_CFG_HE_CTL_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_RESET_VALUE 0x000000fful
#define CAP_HENS_CSR_CFG_HE_CTL_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_HE_CTL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_HE_CTL_WRITE_MASK 0x0003fffful
/* Register member: cap_hens_csr.sta_xts_enc                               */
/* Register type referenced: cap_hens_csr::sta_xts_enc                     */
/* Register template referenced: cap_hens_csr::sta_xts_enc                 */
#define CAP_HENS_CSR_STA_XTS_ENC_OFFSET 0x1001u
#define CAP_HENS_CSR_STA_XTS_ENC_BYTE_OFFSET 0x4004u
#define CAP_HENS_CSR_STA_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_XTS_ENC_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_XTS_ENC_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_xts                                   */
/* Register type referenced: cap_hens_csr::sta_xts                         */
/* Register template referenced: cap_hens_csr::sta_xts                     */
#define CAP_HENS_CSR_STA_XTS_OFFSET 0x1002u
#define CAP_HENS_CSR_STA_XTS_BYTE_OFFSET 0x4008u
#define CAP_HENS_CSR_STA_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_XTS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_XTS_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_gcm0                                  */
/* Register type referenced: cap_hens_csr::sta_gcm0                        */
/* Register template referenced: cap_hens_csr::sta_gcm0                    */
#define CAP_HENS_CSR_STA_GCM0_OFFSET 0x1003u
#define CAP_HENS_CSR_STA_GCM0_BYTE_OFFSET 0x400cu
#define CAP_HENS_CSR_STA_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_GCM0_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_GCM0_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_gcm1                                  */
/* Register type referenced: cap_hens_csr::sta_gcm1                        */
/* Register template referenced: cap_hens_csr::sta_gcm1                    */
#define CAP_HENS_CSR_STA_GCM1_OFFSET 0x1004u
#define CAP_HENS_CSR_STA_GCM1_BYTE_OFFSET 0x4010u
#define CAP_HENS_CSR_STA_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_GCM1_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_GCM1_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_pk                                    */
/* Register type referenced: cap_hens_csr::sta_pk                          */
/* Register template referenced: cap_hens_csr::sta_pk                      */
#define CAP_HENS_CSR_STA_PK_OFFSET 0x1005u
#define CAP_HENS_CSR_STA_PK_BYTE_OFFSET 0x4014u
#define CAP_HENS_CSR_STA_PK_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.csr_intr                                  */
/* Register type referenced: cap_hens_csr::csr_intr                        */
/* Register template referenced: cap_hens_csr::csr_intr                    */
#define CAP_HENS_CSR_CSR_INTR_OFFSET 0x1006u
#define CAP_HENS_CSR_CSR_INTR_BYTE_OFFSET 0x4018u
#define CAP_HENS_CSR_CSR_INTR_READ_ACCESS 1u
#define CAP_HENS_CSR_CSR_INTR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CSR_INTR_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CSR_INTR_RESET_MASK 0xfffffffeul
#define CAP_HENS_CSR_CSR_INTR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CSR_INTR_WRITE_MASK 0x00000002ul
/* Group member: cap_hens_csr.int_groups                                   */
/* Group type referenced: cap_hens_csr::int_groups                         */
/* Group template referenced: cap_hens_csr::intgrp_status                  */
#define CAP_HENS_CSR_INT_GROUPS_OFFSET 0x1008u
#define CAP_HENS_CSR_INT_GROUPS_BYTE_OFFSET 0x4020u
#define CAP_HENS_CSR_INT_GROUPS_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_WRITE_ACCESS 1u
/* Group member: cap_hens_csr.int_ipcore                                   */
/* Group type referenced: cap_hens_csr::int_ipcore                         */
/* Group template referenced: cap_hens_csr::intgrp                         */
#define CAP_HENS_CSR_INT_IPCORE_OFFSET 0x100cu
#define CAP_HENS_CSR_INT_IPCORE_BYTE_OFFSET 0x4030u
#define CAP_HENS_CSR_INT_IPCORE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_WRITE_ACCESS 1u
/* Group member: cap_hens_csr.int_pk_ecc                                   */
/* Group type referenced: cap_hens_csr::int_pk_ecc                         */
/* Group template referenced: cap_hens_csr::intgrp                         */
#define CAP_HENS_CSR_INT_PK_ECC_OFFSET 0x1010u
#define CAP_HENS_CSR_INT_PK_ECC_BYTE_OFFSET 0x4040u
#define CAP_HENS_CSR_INT_PK_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_WRITE_ACCESS 1u
/* Group member: cap_hens_csr.int_drbg_intram_ecc                          */
/* Group type referenced: cap_hens_csr::int_drbg_intram_ecc                */
/* Group template referenced: cap_hens_csr::intgrp                         */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_OFFSET 0x1014u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_BYTE_OFFSET 0x4050u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_WRITE_ACCESS 1u
/* Group member: cap_hens_csr.int_drbg_cryptoram_ecc                       */
/* Group type referenced: cap_hens_csr::int_drbg_cryptoram_ecc             */
/* Group template referenced: cap_hens_csr::intgrp                         */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_OFFSET 0x1018u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_BYTE_OFFSET 0x4060u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_WRITE_ACCESS 1u
/* Group member: cap_hens_csr.int_axi_err                                  */
/* Group type referenced: cap_hens_csr::int_axi_err                        */
/* Group template referenced: cap_hens_csr::intgrp                         */
#define CAP_HENS_CSR_INT_AXI_ERR_OFFSET 0x101cu
#define CAP_HENS_CSR_INT_AXI_ERR_BYTE_OFFSET 0x4070u
#define CAP_HENS_CSR_INT_AXI_ERR_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_WRITE_ACCESS 1u
/* Register member: cap_hens_csr.cfg_pk_ecc                                */
/* Register type referenced: cap_hens_csr::cfg_pk_ecc                      */
/* Register template referenced: cap_hens_csr::cfg_pk_ecc                  */
#define CAP_HENS_CSR_CFG_PK_ECC_OFFSET 0x1020u
#define CAP_HENS_CSR_CFG_PK_ECC_BYTE_OFFSET 0x4080u
#define CAP_HENS_CSR_CFG_PK_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_PK_ECC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_PK_ECC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_PK_ECC_WRITE_MASK 0x0000003ful
/* Wide Register member: cap_hens_csr.sta_pk_ecc                           */
/* Wide Register type referenced: cap_hens_csr::sta_pk_ecc                 */
/* Wide Register template referenced: cap_hens_csr::sta_pk_ecc             */
#define CAP_HENS_CSR_STA_PK_ECC_OFFSET 0x1022u
#define CAP_HENS_CSR_STA_PK_ECC_BYTE_OFFSET 0x4088u
#define CAP_HENS_CSR_STA_PK_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_WRITE_ACCESS 0u
/* Register member: cap_hens_csr::sta_pk_ecc.sta_pk_ecc_0_2                */
/* Register type referenced: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2      */
/* Register template referenced: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2  */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_OFFSET 0x1022u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_BYTE_OFFSET 0x4088u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr::sta_pk_ecc.sta_pk_ecc_1_2                */
/* Register type referenced: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_1_2      */
/* Register template referenced: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_1_2  */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_OFFSET 0x1023u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_BYTE_OFFSET 0x408cu
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_RESET_MASK 0xffffffe0ul
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_pk_ecc_vec                            */
/* Register type referenced: cap_hens_csr::sta_pk_ecc_vec                  */
/* Register template referenced: cap_hens_csr::sta_pk_ecc_vec              */
#define CAP_HENS_CSR_STA_PK_ECC_VEC_OFFSET 0x1024u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_BYTE_OFFSET 0x4090u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_PK_ECC_VEC_RESET_MASK 0xfff00000ul
#define CAP_HENS_CSR_STA_PK_ECC_VEC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ECC_VEC_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.cfg_drbg_intram_ecc                       */
/* Register type referenced: cap_hens_csr::cfg_drbg_intram_ecc             */
/* Register template referenced: cap_hens_csr::cfg_drbg_intram_ecc         */
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_OFFSET 0x1025u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_BYTE_OFFSET 0x4094u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_WRITE_MASK 0x0000000ful
/* Register member: cap_hens_csr.sta_drbg_intram_ecc                       */
/* Register type referenced: cap_hens_csr::sta_drbg_intram_ecc             */
/* Register template referenced: cap_hens_csr::sta_drbg_intram_ecc         */
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_OFFSET 0x1026u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_BYTE_OFFSET 0x4098u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_RESET_MASK 0xffff8000ul
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.cfg_drbg_cryptoram_ecc                    */
/* Register type referenced: cap_hens_csr::cfg_drbg_cryptoram_ecc          */
/* Register template referenced: cap_hens_csr::cfg_drbg_cryptoram_ecc      */
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_OFFSET 0x1027u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_BYTE_OFFSET 0x409cu
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_WRITE_MASK 0x0000000ful
/* Register member: cap_hens_csr.sta_drbg_cryptoram_ecc                    */
/* Register type referenced: cap_hens_csr::sta_drbg_cryptoram_ecc          */
/* Register template referenced: cap_hens_csr::sta_drbg_cryptoram_ecc      */
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_OFFSET 0x1028u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_BYTE_OFFSET 0x40a0u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_RESET_MASK 0xffff0000ul
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.cfg_bist_gcm0                             */
/* Register type referenced: cap_hens_csr::cfg_bist_gcm0                   */
/* Register template referenced: cap_hens_csr::cfg_bist_gcm0               */
#define CAP_HENS_CSR_CFG_BIST_GCM0_OFFSET 0x1029u
#define CAP_HENS_CSR_CFG_BIST_GCM0_BYTE_OFFSET 0x40a4u
#define CAP_HENS_CSR_CFG_BIST_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_GCM0_WRITE_MASK 0x00007ffful
/* Register member: cap_hens_csr.cfg_bist_gcm1                             */
/* Register type referenced: cap_hens_csr::cfg_bist_gcm1                   */
/* Register template referenced: cap_hens_csr::cfg_bist_gcm1               */
#define CAP_HENS_CSR_CFG_BIST_GCM1_OFFSET 0x102au
#define CAP_HENS_CSR_CFG_BIST_GCM1_BYTE_OFFSET 0x40a8u
#define CAP_HENS_CSR_CFG_BIST_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_GCM1_WRITE_MASK 0x00007ffful
/* Register member: cap_hens_csr.cfg_bist_xts                              */
/* Register type referenced: cap_hens_csr::cfg_bist_xts                    */
/* Register template referenced: cap_hens_csr::cfg_bist_xts                */
#define CAP_HENS_CSR_CFG_BIST_XTS_OFFSET 0x102bu
#define CAP_HENS_CSR_CFG_BIST_XTS_BYTE_OFFSET 0x40acu
#define CAP_HENS_CSR_CFG_BIST_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_XTS_WRITE_MASK 0x00000ffful
/* Register member: cap_hens_csr.cfg_bist_xts_enc                          */
/* Register type referenced: cap_hens_csr::cfg_bist_xts_enc                */
/* Register template referenced: cap_hens_csr::cfg_bist_xts_enc            */
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_OFFSET 0x102cu
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_BYTE_OFFSET 0x40b0u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_WRITE_MASK 0x00000ffful
/* Register member: cap_hens_csr.cfg_bist_pk_data                          */
/* Register type referenced: cap_hens_csr::cfg_bist_pk_data                */
/* Register template referenced: cap_hens_csr::cfg_bist_pk_data            */
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_OFFSET 0x102du
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_BYTE_OFFSET 0x40b4u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_WRITE_MASK 0x000003fful
/* Register member: cap_hens_csr.cfg_bist_pk_code                          */
/* Register type referenced: cap_hens_csr::cfg_bist_pk_code                */
/* Register template referenced: cap_hens_csr::cfg_bist_pk_code            */
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_OFFSET 0x102eu
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_BYTE_OFFSET 0x40b8u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_WRITE_MASK 0x000003fful
/* Register member: cap_hens_csr.cfg_bist_pk_dma                           */
/* Register type referenced: cap_hens_csr::cfg_bist_pk_dma                 */
/* Register template referenced: cap_hens_csr::cfg_bist_pk_dma             */
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_OFFSET 0x102fu
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_BYTE_OFFSET 0x40bcu
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_WRITE_MASK 0x0000001ful
/* Register member: cap_hens_csr.cfg_bist_drbg_intram                      */
/* Register type referenced: cap_hens_csr::cfg_bist_drbg_intram            */
/* Register template referenced: cap_hens_csr::cfg_bist_drbg_intram        */
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_OFFSET 0x1030u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_BYTE_OFFSET 0x40c0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_WRITE_MASK 0x00000001ul
/* Register member: cap_hens_csr.cfg_bist_drbg_cryptoram                   */
/* Register type referenced: cap_hens_csr::cfg_bist_drbg_cryptoram         */
/* Register template referenced: cap_hens_csr::cfg_bist_drbg_cryptoram     */
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_OFFSET 0x1031u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_BYTE_OFFSET 0x40c4u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_WRITE_MASK 0x00000001ul
/* Register member: cap_hens_csr.sta_bist_gcm0                             */
/* Register type referenced: cap_hens_csr::sta_bist_gcm0                   */
/* Register template referenced: cap_hens_csr::sta_bist_gcm0               */
#define CAP_HENS_CSR_STA_BIST_GCM0_OFFSET 0x1032u
#define CAP_HENS_CSR_STA_BIST_GCM0_BYTE_OFFSET 0x40c8u
#define CAP_HENS_CSR_STA_BIST_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_GCM0_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_GCM0_RESET_MASK 0xc0000000ul
#define CAP_HENS_CSR_STA_BIST_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_GCM0_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_gcm1                             */
/* Register type referenced: cap_hens_csr::sta_bist_gcm1                   */
/* Register template referenced: cap_hens_csr::sta_bist_gcm1               */
#define CAP_HENS_CSR_STA_BIST_GCM1_OFFSET 0x1033u
#define CAP_HENS_CSR_STA_BIST_GCM1_BYTE_OFFSET 0x40ccu
#define CAP_HENS_CSR_STA_BIST_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_GCM1_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_GCM1_RESET_MASK 0xc0000000ul
#define CAP_HENS_CSR_STA_BIST_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_GCM1_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_xts                              */
/* Register type referenced: cap_hens_csr::sta_bist_xts                    */
/* Register template referenced: cap_hens_csr::sta_bist_xts                */
#define CAP_HENS_CSR_STA_BIST_XTS_OFFSET 0x1034u
#define CAP_HENS_CSR_STA_BIST_XTS_BYTE_OFFSET 0x40d0u
#define CAP_HENS_CSR_STA_BIST_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_XTS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_XTS_RESET_MASK 0xff000000ul
#define CAP_HENS_CSR_STA_BIST_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_XTS_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_xts_enc                          */
/* Register type referenced: cap_hens_csr::sta_bist_xts_enc                */
/* Register template referenced: cap_hens_csr::sta_bist_xts_enc            */
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_OFFSET 0x1035u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_BYTE_OFFSET 0x40d4u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_RESET_MASK 0xff000000ul
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_pk_data                          */
/* Register type referenced: cap_hens_csr::sta_bist_pk_data                */
/* Register template referenced: cap_hens_csr::sta_bist_pk_data            */
#define CAP_HENS_CSR_STA_BIST_PK_DATA_OFFSET 0x1036u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_BYTE_OFFSET 0x40d8u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_PK_DATA_RESET_MASK 0xfff00000ul
#define CAP_HENS_CSR_STA_BIST_PK_DATA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_PK_DATA_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_pk_code                          */
/* Register type referenced: cap_hens_csr::sta_bist_pk_code                */
/* Register template referenced: cap_hens_csr::sta_bist_pk_code            */
#define CAP_HENS_CSR_STA_BIST_PK_CODE_OFFSET 0x1037u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_BYTE_OFFSET 0x40dcu
#define CAP_HENS_CSR_STA_BIST_PK_CODE_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_PK_CODE_RESET_MASK 0xfff00000ul
#define CAP_HENS_CSR_STA_BIST_PK_CODE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_PK_CODE_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_pk_dma                           */
/* Register type referenced: cap_hens_csr::sta_bist_pk_dma                 */
/* Register template referenced: cap_hens_csr::sta_bist_pk_dma             */
#define CAP_HENS_CSR_STA_BIST_PK_DMA_OFFSET 0x1038u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_BYTE_OFFSET 0x40e0u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_PK_DMA_RESET_MASK 0xfffffc00ul
#define CAP_HENS_CSR_STA_BIST_PK_DMA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_PK_DMA_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_drbg_intram                      */
/* Register type referenced: cap_hens_csr::sta_bist_drbg_intram            */
/* Register template referenced: cap_hens_csr::sta_bist_drbg_intram        */
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_OFFSET 0x1039u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_BYTE_OFFSET 0x40e4u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_RESET_MASK 0xfffffffcul
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_bist_drbg_cryptoram                   */
/* Register type referenced: cap_hens_csr::sta_bist_drbg_cryptoram         */
/* Register template referenced: cap_hens_csr::sta_bist_drbg_cryptoram     */
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_OFFSET 0x103au
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_BYTE_OFFSET 0x40e8u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_RESET_MASK 0xfffffffcul
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_WRITE_MASK 0x00000000ul
/* Wide Register member: cap_hens_csr.cnt_doorbell_xts_enc                 */
/* Wide Register type referenced: cap_hens_csr::cnt_doorbell_xts_enc       */
/* Wide Register template referenced: cap_hens_csr::cnt_doorbell_xts_enc   */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_OFFSET 0x103cu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_BYTE_OFFSET 0x40f0u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_WRITE_ACCESS 1u
/* Register member: cap_hens_csr::cnt_doorbell_xts_enc.cnt_doorbell_xts_enc_0_2 */
/* Register type referenced: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_0_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_0_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_OFFSET 0x103cu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_BYTE_OFFSET 0x40f0u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::cnt_doorbell_xts_enc.cnt_doorbell_xts_enc_1_2 */
/* Register type referenced: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_1_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_1_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_OFFSET 0x103du
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_BYTE_OFFSET 0x40f4u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_RESET_MASK 0xffffff00ul
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_hens_csr.cnt_doorbell_xts                     */
/* Wide Register type referenced: cap_hens_csr::cnt_doorbell_xts           */
/* Wide Register template referenced: cap_hens_csr::cnt_doorbell_xts       */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_OFFSET 0x103eu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_BYTE_OFFSET 0x40f8u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_WRITE_ACCESS 1u
/* Register member: cap_hens_csr::cnt_doorbell_xts.cnt_doorbell_xts_0_2    */
/* Register type referenced: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_0_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_0_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_OFFSET 0x103eu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_BYTE_OFFSET 0x40f8u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::cnt_doorbell_xts.cnt_doorbell_xts_1_2    */
/* Register type referenced: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_1_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_1_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_OFFSET 0x103fu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_BYTE_OFFSET 0x40fcu
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_RESET_MASK 0xffffff00ul
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_hens_csr.cnt_doorbell_gcm0                    */
/* Wide Register type referenced: cap_hens_csr::cnt_doorbell_gcm0          */
/* Wide Register template referenced: cap_hens_csr::cnt_doorbell_gcm0      */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_OFFSET 0x1040u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_BYTE_OFFSET 0x4100u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_WRITE_ACCESS 1u
/* Register member: cap_hens_csr::cnt_doorbell_gcm0.cnt_doorbell_gcm0_0_2  */
/* Register type referenced: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_0_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_0_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_OFFSET 0x1040u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_BYTE_OFFSET 0x4100u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::cnt_doorbell_gcm0.cnt_doorbell_gcm0_1_2  */
/* Register type referenced: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_1_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_1_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_OFFSET 0x1041u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_BYTE_OFFSET 0x4104u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_RESET_MASK 0xffffff00ul
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_hens_csr.cnt_doorbell_gcm1                    */
/* Wide Register type referenced: cap_hens_csr::cnt_doorbell_gcm1          */
/* Wide Register template referenced: cap_hens_csr::cnt_doorbell_gcm1      */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_OFFSET 0x1042u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_BYTE_OFFSET 0x4108u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_WRITE_ACCESS 1u
/* Register member: cap_hens_csr::cnt_doorbell_gcm1.cnt_doorbell_gcm1_0_2  */
/* Register type referenced: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_0_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_0_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_OFFSET 0x1042u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_BYTE_OFFSET 0x4108u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::cnt_doorbell_gcm1.cnt_doorbell_gcm1_1_2  */
/* Register type referenced: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_1_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_1_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_OFFSET 0x1043u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_BYTE_OFFSET 0x410cu
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_RESET_MASK 0xffffff00ul
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_WRITE_MASK 0x000000fful
/* Wide Register member: cap_hens_csr.cnt_doorbell_pk                      */
/* Wide Register type referenced: cap_hens_csr::cnt_doorbell_pk            */
/* Wide Register template referenced: cap_hens_csr::cnt_doorbell_pk        */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_OFFSET 0x1044u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_BYTE_OFFSET 0x4110u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_WRITE_ACCESS 1u
/* Register member: cap_hens_csr::cnt_doorbell_pk.cnt_doorbell_pk_0_2      */
/* Register type referenced: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_0_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_0_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_OFFSET 0x1044u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_BYTE_OFFSET 0x4110u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::cnt_doorbell_pk.cnt_doorbell_pk_1_2      */
/* Register type referenced: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_1_2 */
/* Register template referenced: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_1_2 */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_OFFSET 0x1045u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_BYTE_OFFSET 0x4114u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_RESET_MASK 0xffffff00ul
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_WRITE_MASK 0x000000fful
/* Register member: cap_hens_csr.sta_pk_ErrorStateIndex                    */
/* Register type referenced: cap_hens_csr::sta_pk_ErrorStateIndex          */
/* Register template referenced: cap_hens_csr::sta_pk_ErrorStateIndex      */
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_OFFSET 0x1046u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_BYTE_OFFSET 0x4118u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.sta_pk_ErrorStateVector                   */
/* Register type referenced: cap_hens_csr::sta_pk_ErrorStateVector         */
/* Register template referenced: cap_hens_csr::sta_pk_ErrorStateVector     */
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_OFFSET 0x1047u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_BYTE_OFFSET 0x411cu
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr.cfg_debug                                 */
/* Register type referenced: cap_hens_csr::cfg_debug                       */
/* Register template referenced: cap_hens_csr::cfg_debug                   */
#define CAP_HENS_CSR_CFG_DEBUG_OFFSET 0x1048u
#define CAP_HENS_CSR_CFG_DEBUG_BYTE_OFFSET 0x4120u
#define CAP_HENS_CSR_CFG_DEBUG_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DEBUG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DEBUG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CFG_DEBUG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_DEBUG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CFG_DEBUG_WRITE_MASK 0x0000001ful
/* Register member: cap_hens_csr.cnt_axi_aw_gcm0                           */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_gcm0                 */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_gcm0             */
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_OFFSET 0x1049u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_BYTE_OFFSET 0x4124u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_gcm0                           */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_gcm0                 */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_gcm0             */
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_OFFSET 0x104au
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_BYTE_OFFSET 0x4128u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_gcm0                         */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_gcm0               */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_gcm0           */
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_OFFSET 0x104bu
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_BYTE_OFFSET 0x412cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_gcm0                           */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_gcm0                 */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_gcm0             */
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_OFFSET 0x104cu
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_BYTE_OFFSET 0x4130u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_gcm0                           */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_gcm0                 */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_gcm0             */
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_OFFSET 0x104du
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_BYTE_OFFSET 0x4134u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_gcm0                     */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_gcm0           */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_gcm0       */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_OFFSET 0x104eu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_BYTE_OFFSET 0x4138u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_gcm0                     */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_gcm0           */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_gcm0       */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_OFFSET 0x104fu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_BYTE_OFFSET 0x413cu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_gcm1                           */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_gcm1                 */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_gcm1             */
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_OFFSET 0x1050u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_BYTE_OFFSET 0x4140u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_gcm1                           */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_gcm1                 */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_gcm1             */
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_OFFSET 0x1051u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_BYTE_OFFSET 0x4144u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_gcm1                         */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_gcm1               */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_gcm1           */
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_OFFSET 0x1052u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_BYTE_OFFSET 0x4148u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_gcm1                           */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_gcm1                 */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_gcm1             */
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_OFFSET 0x1053u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_BYTE_OFFSET 0x414cu
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_gcm1                           */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_gcm1                 */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_gcm1             */
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_OFFSET 0x1054u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_BYTE_OFFSET 0x4150u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_gcm1                     */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_gcm1           */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_gcm1       */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_OFFSET 0x1055u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_BYTE_OFFSET 0x4154u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_gcm1                     */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_gcm1           */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_gcm1       */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_OFFSET 0x1056u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_BYTE_OFFSET 0x4158u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_xts                            */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_xts                  */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_xts              */
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_OFFSET 0x1057u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_BYTE_OFFSET 0x415cu
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_xts                            */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_xts                  */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_xts              */
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_OFFSET 0x1058u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_BYTE_OFFSET 0x4160u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_xts                          */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_xts                */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_xts            */
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_OFFSET 0x1059u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_BYTE_OFFSET 0x4164u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_xts                            */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_xts                  */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_xts              */
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_OFFSET 0x105au
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_BYTE_OFFSET 0x4168u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_xts                            */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_xts                  */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_xts              */
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_OFFSET 0x105bu
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_BYTE_OFFSET 0x416cu
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_xts                      */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_xts            */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_xts        */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_OFFSET 0x105cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_BYTE_OFFSET 0x4170u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_xts                      */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_xts            */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_xts        */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_OFFSET 0x105du
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_BYTE_OFFSET 0x4174u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_xts_enc                        */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_xts_enc              */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_xts_enc          */
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_OFFSET 0x105eu
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_BYTE_OFFSET 0x4178u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_xts_enc                        */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_xts_enc              */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_xts_enc          */
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_OFFSET 0x105fu
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_BYTE_OFFSET 0x417cu
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_xts_enc                      */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_xts_enc            */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_xts_enc        */
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_OFFSET 0x1060u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_BYTE_OFFSET 0x4180u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_xts_enc                        */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_xts_enc              */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_xts_enc          */
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_OFFSET 0x1061u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_BYTE_OFFSET 0x4184u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_xts_enc                        */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_xts_enc              */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_xts_enc          */
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_OFFSET 0x1062u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_BYTE_OFFSET 0x4188u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_xts_enc                  */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_xts_enc        */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_xts_enc    */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_OFFSET 0x1063u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_BYTE_OFFSET 0x418cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_xts_enc                  */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_xts_enc        */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_xts_enc    */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_OFFSET 0x1064u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_BYTE_OFFSET 0x4190u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_he                             */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_he                   */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_he               */
#define CAP_HENS_CSR_CNT_AXI_AW_HE_OFFSET 0x1065u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_BYTE_OFFSET 0x4194u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_HE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_he                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_he                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_he               */
#define CAP_HENS_CSR_CNT_AXI_DW_HE_OFFSET 0x1066u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_BYTE_OFFSET 0x4198u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_HE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_he                           */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_he                 */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_he             */
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_OFFSET 0x1067u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_BYTE_OFFSET 0x419cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_he                             */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_he                   */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_he               */
#define CAP_HENS_CSR_CNT_AXI_AR_HE_OFFSET 0x1068u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_BYTE_OFFSET 0x41a0u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_HE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_he                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_he                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_he               */
#define CAP_HENS_CSR_CNT_AXI_DR_HE_OFFSET 0x1069u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_BYTE_OFFSET 0x41a4u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_HE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_he                       */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_he             */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_he         */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_OFFSET 0x106au
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_BYTE_OFFSET 0x41a8u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_he                       */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_he             */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_he         */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_OFFSET 0x106bu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_BYTE_OFFSET 0x41acu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_cp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_cp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_cp               */
#define CAP_HENS_CSR_CNT_AXI_AW_CP_OFFSET 0x106cu
#define CAP_HENS_CSR_CNT_AXI_AW_CP_BYTE_OFFSET 0x41b0u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_CP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_cp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_cp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_cp               */
#define CAP_HENS_CSR_CNT_AXI_DW_CP_OFFSET 0x106du
#define CAP_HENS_CSR_CNT_AXI_DW_CP_BYTE_OFFSET 0x41b4u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_CP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_cp                           */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_cp                 */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_cp             */
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_OFFSET 0x106eu
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_BYTE_OFFSET 0x41b8u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_cp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_cp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_cp               */
#define CAP_HENS_CSR_CNT_AXI_AR_CP_OFFSET 0x106fu
#define CAP_HENS_CSR_CNT_AXI_AR_CP_BYTE_OFFSET 0x41bcu
#define CAP_HENS_CSR_CNT_AXI_AR_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_CP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_cp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_cp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_cp               */
#define CAP_HENS_CSR_CNT_AXI_DR_CP_OFFSET 0x1070u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_BYTE_OFFSET 0x41c0u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_CP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_cp                       */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_cp             */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_cp         */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_OFFSET 0x1071u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_BYTE_OFFSET 0x41c4u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_cp                       */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_cp             */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_cp         */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_OFFSET 0x1072u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_BYTE_OFFSET 0x41c8u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_dc                             */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_dc                   */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_dc               */
#define CAP_HENS_CSR_CNT_AXI_AW_DC_OFFSET 0x1073u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_BYTE_OFFSET 0x41ccu
#define CAP_HENS_CSR_CNT_AXI_AW_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_DC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_dc                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_dc                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_dc               */
#define CAP_HENS_CSR_CNT_AXI_DW_DC_OFFSET 0x1074u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_BYTE_OFFSET 0x41d0u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_DC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_dc                           */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_dc                 */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_dc             */
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_OFFSET 0x1075u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_BYTE_OFFSET 0x41d4u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_dc                             */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_dc                   */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_dc               */
#define CAP_HENS_CSR_CNT_AXI_AR_DC_OFFSET 0x1076u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_BYTE_OFFSET 0x41d8u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_DC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_dc                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_dc                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_dc               */
#define CAP_HENS_CSR_CNT_AXI_DR_DC_OFFSET 0x1077u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_BYTE_OFFSET 0x41dcu
#define CAP_HENS_CSR_CNT_AXI_DR_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_DC_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_dc                       */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_dc             */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_dc         */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_OFFSET 0x1078u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_BYTE_OFFSET 0x41e0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_dc                       */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_dc             */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_dc         */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_OFFSET 0x1079u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_BYTE_OFFSET 0x41e4u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_mp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_mp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_mp               */
#define CAP_HENS_CSR_CNT_AXI_AW_MP_OFFSET 0x107au
#define CAP_HENS_CSR_CNT_AXI_AW_MP_BYTE_OFFSET 0x41e8u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_MP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_mp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_mp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_mp               */
#define CAP_HENS_CSR_CNT_AXI_DW_MP_OFFSET 0x107bu
#define CAP_HENS_CSR_CNT_AXI_DW_MP_BYTE_OFFSET 0x41ecu
#define CAP_HENS_CSR_CNT_AXI_DW_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_MP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_mp                           */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_mp                 */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_mp             */
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_OFFSET 0x107cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_BYTE_OFFSET 0x41f0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_mp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_mp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_mp               */
#define CAP_HENS_CSR_CNT_AXI_AR_MP_OFFSET 0x107du
#define CAP_HENS_CSR_CNT_AXI_AR_MP_BYTE_OFFSET 0x41f4u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_MP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_mp                             */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_mp                   */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_mp               */
#define CAP_HENS_CSR_CNT_AXI_DR_MP_OFFSET 0x107eu
#define CAP_HENS_CSR_CNT_AXI_DR_MP_BYTE_OFFSET 0x41f8u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_MP_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_mp                       */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_mp             */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_mp         */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_OFFSET 0x107fu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_BYTE_OFFSET 0x41fcu
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_mp                       */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_mp             */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_mp         */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_OFFSET 0x1080u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_BYTE_OFFSET 0x4200u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_aw_m                              */
/* Register type referenced: cap_hens_csr::cnt_axi_aw_m                    */
/* Register template referenced: cap_hens_csr::cnt_axi_aw_m                */
#define CAP_HENS_CSR_CNT_AXI_AW_M_OFFSET 0x1081u
#define CAP_HENS_CSR_CNT_AXI_AW_M_BYTE_OFFSET 0x4204u
#define CAP_HENS_CSR_CNT_AXI_AW_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_M_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dw_m                              */
/* Register type referenced: cap_hens_csr::cnt_axi_dw_m                    */
/* Register template referenced: cap_hens_csr::cnt_axi_dw_m                */
#define CAP_HENS_CSR_CNT_AXI_DW_M_OFFSET 0x1082u
#define CAP_HENS_CSR_CNT_AXI_DW_M_BYTE_OFFSET 0x4208u
#define CAP_HENS_CSR_CNT_AXI_DW_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_M_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_m                            */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_m                  */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_m              */
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_OFFSET 0x1083u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_BYTE_OFFSET 0x420cu
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_ar_m                              */
/* Register type referenced: cap_hens_csr::cnt_axi_ar_m                    */
/* Register template referenced: cap_hens_csr::cnt_axi_ar_m                */
#define CAP_HENS_CSR_CNT_AXI_AR_M_OFFSET 0x1084u
#define CAP_HENS_CSR_CNT_AXI_AR_M_BYTE_OFFSET 0x4210u
#define CAP_HENS_CSR_CNT_AXI_AR_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_M_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_dr_m                              */
/* Register type referenced: cap_hens_csr::cnt_axi_dr_m                    */
/* Register template referenced: cap_hens_csr::cnt_axi_dr_m                */
#define CAP_HENS_CSR_CNT_AXI_DR_M_OFFSET 0x1085u
#define CAP_HENS_CSR_CNT_AXI_DR_M_BYTE_OFFSET 0x4214u
#define CAP_HENS_CSR_CNT_AXI_DR_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_M_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr.cnt_axi_wrsp_err_m                        */
/* Register type referenced: cap_hens_csr::cnt_axi_wrsp_err_m              */
/* Register template referenced: cap_hens_csr::cnt_axi_wrsp_err_m          */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_OFFSET 0x1086u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_BYTE_OFFSET 0x4218u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.cnt_axi_rrsp_err_m                        */
/* Register type referenced: cap_hens_csr::cnt_axi_rrsp_err_m              */
/* Register template referenced: cap_hens_csr::cnt_axi_rrsp_err_m          */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_OFFSET 0x1087u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_BYTE_OFFSET 0x421cu
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_WRITE_MASK 0x0000fffful
/* Register member: cap_hens_csr.base                                      */
/* Register type referenced: cap_hens_csr::base                            */
/* Register template referenced: cap_hens_csr::base                        */
#define CAP_HENS_CSR_BASE_OFFSET 0x1088u
#define CAP_HENS_CSR_BASE_BYTE_OFFSET 0x4220u
#define CAP_HENS_CSR_BASE_READ_ACCESS 1u
#define CAP_HENS_CSR_BASE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_BASE_RESET_VALUE 0x00000001ul
#define CAP_HENS_CSR_BASE_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_BASE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_BASE_WRITE_MASK 0xfffffffful

/* Memory type: cap_hens_csr::dhs_crypto_ctl                               */
/* Memory template: cap_hens_csr::dhs_crypto_ctl                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 15 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_SIZE 0x1000u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_BYTE_SIZE 0x4000u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_ENTRIES 0x1000ull
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_SET(x) ((x) & 0xfffffffful)
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_ring_base_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_OFFSET 0x0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_ring_base_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_OFFSET 0x1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_ring_size         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_size */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_size */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_OFFSET 0x2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_producer_idx      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_producer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_producer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_OFFSET 0x3u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_BYTE_OFFSET 0xcu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_opa_tag_addr_w0   */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_OFFSET 0x4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x10u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_opa_tag_addr_w1   */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_OFFSET 0x5u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x14u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_soft_rst          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_soft_rst */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_soft_rst */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_OFFSET 0x6u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_BYTE_OFFSET 0x18u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_ci_addr_w0        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_OFFSET 0x7u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_BYTE_OFFSET 0x1cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_ci_addr_w1        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_OFFSET 0x8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_BYTE_OFFSET 0x20u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_consumer_idx      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_consumer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_consumer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_OFFSET 0x20u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_BYTE_OFFSET 0x80u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_status            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_status  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_status */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_OFFSET 0x21u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_BYTE_OFFSET 0x84u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_enc_error_idx         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_error_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_enc_error_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_OFFSET 0x22u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_BYTE_OFFSET 0x88u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_ring_base_w0          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_OFFSET 0x40u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_BYTE_OFFSET 0x100u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_ring_base_w1          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_OFFSET 0x41u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_BYTE_OFFSET 0x104u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_ring_size             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_ring_size   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_ring_size */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_OFFSET 0x42u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_BYTE_OFFSET 0x108u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_producer_idx          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_producer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_producer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_OFFSET 0x43u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_BYTE_OFFSET 0x10cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_opa_tag_addr_w0       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_OFFSET 0x44u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x110u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_opa_tag_addr_w1       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_OFFSET 0x45u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x114u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_soft_rst              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_soft_rst    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_soft_rst */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_OFFSET 0x46u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_BYTE_OFFSET 0x118u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_ci_addr_w0            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w0  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_OFFSET 0x47u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_BYTE_OFFSET 0x11cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_ci_addr_w1            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w1  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_OFFSET 0x48u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_BYTE_OFFSET 0x120u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_consumer_idx          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_consumer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_consumer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_OFFSET 0x60u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_BYTE_OFFSET 0x180u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_status                */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_status      */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_status  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_OFFSET 0x61u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_BYTE_OFFSET 0x184u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.xts_error_idx             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::xts_error_idx   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::xts_error_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_OFFSET 0x62u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_BYTE_OFFSET 0x188u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_ring_base_w0         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_OFFSET 0x80u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_BYTE_OFFSET 0x200u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_ring_base_w1         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_OFFSET 0x81u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_BYTE_OFFSET 0x204u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_ring_size            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_size  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_size */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_OFFSET 0x82u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_BYTE_OFFSET 0x208u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_producer_idx         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_producer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_producer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_OFFSET 0x83u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_BYTE_OFFSET 0x20cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_opa_tag_addr_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_OFFSET 0x84u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x210u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_opa_tag_addr_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_OFFSET 0x85u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x214u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_soft_rst             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_soft_rst   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_soft_rst */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_OFFSET 0x86u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_BYTE_OFFSET 0x218u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_ci_addr_w0           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_OFFSET 0x87u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_BYTE_OFFSET 0x21cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_ci_addr_w1           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_OFFSET 0x88u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_BYTE_OFFSET 0x220u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_consumer_idx         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_consumer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_consumer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_OFFSET 0xa0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_BYTE_OFFSET 0x280u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_status               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_status     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_status */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_OFFSET 0xa1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_BYTE_OFFSET 0x284u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm0_error_idx            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_error_idx  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm0_error_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_OFFSET 0xa2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_BYTE_OFFSET 0x288u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_ring_base_w0         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_OFFSET 0xc0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_BYTE_OFFSET 0x300u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_ring_base_w1         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_OFFSET 0xc1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_BYTE_OFFSET 0x304u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_ring_size            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_size  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_size */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_OFFSET 0xc2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_BYTE_OFFSET 0x308u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_producer_idx         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_producer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_producer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_OFFSET 0xc3u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_BYTE_OFFSET 0x30cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_opa_tag_addr_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_OFFSET 0xc4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x310u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_opa_tag_addr_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_OFFSET 0xc5u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x314u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_soft_rst             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_soft_rst   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_soft_rst */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_OFFSET 0xc6u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_BYTE_OFFSET 0x318u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_ci_addr_w0           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_OFFSET 0xc7u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_BYTE_OFFSET 0x31cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_ci_addr_w1           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_OFFSET 0xc8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_BYTE_OFFSET 0x320u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_consumer_idx         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_consumer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_consumer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_OFFSET 0xe0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_BYTE_OFFSET 0x380u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_status               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_status     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_status */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_OFFSET 0xe1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_BYTE_OFFSET 0x384u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.gcm1_error_idx            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_error_idx  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::gcm1_error_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_OFFSET 0xe2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_BYTE_OFFSET 0x388u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_ring_base_w0           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_OFFSET 0x100u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_BYTE_OFFSET 0x400u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_ring_base_w1           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_OFFSET 0x101u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_BYTE_OFFSET 0x404u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_ring_size              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_ring_size    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_ring_size */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_OFFSET 0x102u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_BYTE_OFFSET 0x408u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_producer_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_producer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_producer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_OFFSET 0x103u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_BYTE_OFFSET 0x40cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_opa_tag_addr_w0        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_OFFSET 0x104u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x410u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_opa_tag_addr_w1        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_OFFSET 0x105u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x414u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_soft_rst               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_soft_rst     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_soft_rst */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_OFFSET 0x106u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_BYTE_OFFSET 0x418u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_ci_addr_w0             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w0   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_OFFSET 0x107u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_BYTE_OFFSET 0x41cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_ci_addr_w1             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w1   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_OFFSET 0x108u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_BYTE_OFFSET 0x420u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_consumer_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_consumer_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_consumer_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_OFFSET 0x120u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_BYTE_OFFSET 0x480u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_status                 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_status       */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_status   */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_OFFSET 0x121u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_BYTE_OFFSET 0x484u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.pk_error_idx              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::pk_error_idx    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::pk_error_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_OFFSET 0x122u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_BYTE_OFFSET 0x488u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_q_base_adr_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_OFFSET 0x140u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_BYTE_OFFSET 0x500u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_q_base_adr_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_OFFSET 0x141u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_BYTE_OFFSET 0x504u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_hotq_base_adr_w0   */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_OFFSET 0x142u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_BYTE_OFFSET 0x508u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_hotq_base_adr_w1   */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_OFFSET 0x143u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_BYTE_OFFSET 0x50cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_q_pd_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_pd_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_pd_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_OFFSET 0x144u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_BYTE_OFFSET 0x510u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_hotq_pd_idx        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_pd_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_pd_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_OFFSET 0x145u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_BYTE_OFFSET 0x514u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_q_cp_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_OFFSET 0x146u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_BYTE_OFFSET 0x518u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_hotq_cp_idx        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_OFFSET 0x147u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_BYTE_OFFSET 0x51cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_q_cp_idx_early     */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx_early */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx_early */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_OFFSET 0x148u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_BYTE_OFFSET 0x520u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_hotq_cp_idx_early  */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx_early */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx_early */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_OFFSET 0x149u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_BYTE_OFFSET 0x524u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_glb                */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_glb      */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_glb  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_OFFSET 0x14au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_BYTE_OFFSET 0x528u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_dist               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_dist     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_dist */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_OFFSET 0x14bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_BYTE_OFFSET 0x52cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_ueng_w0            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w0  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_OFFSET 0x14cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_BYTE_OFFSET 0x530u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_ueng_w1            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w1  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_OFFSET 0x14du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_BYTE_OFFSET 0x534u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_q_cp_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_OFFSET 0x14eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_BYTE_OFFSET 0x538u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_hotq_cp_idx        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_OFFSET 0x14fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_BYTE_OFFSET 0x53cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_limit              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_limit    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_limit */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_OFFSET 0x150u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_BYTE_OFFSET 0x540u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_axi_timeout        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_timeout */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_timeout */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_OFFSET 0x151u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_BYTE_OFFSET 0x544u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_host               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OFFSET 0x152u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_BYTE_OFFSET 0x548u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_host_opaque_tag_data */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_data */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_data */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_OFFSET 0x153u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_BYTE_OFFSET 0x54cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_host_opaque_tag_adr_w0 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_OFFSET 0x154u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_BYTE_OFFSET 0x550u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_host_opaque_tag_adr_w1 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_OFFSET 0x155u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_BYTE_OFFSET 0x554u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_axi_settings_w0    */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_OFFSET 0x156u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_BYTE_OFFSET 0x558u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_axi_settings_w1    */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_OFFSET 0x157u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_BYTE_OFFSET 0x55cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_cfg_spare_debug        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_spare_debug */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_cfg_spare_debug */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_OFFSET 0x158u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_BYTE_OFFSET 0x560u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int                    */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int          */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_OFFSET 0x159u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_BYTE_OFFSET 0x564u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int_mask               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_mask     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_mask */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_OFFSET 0x15au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_BYTE_OFFSET 0x568u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int_ecc_error          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_ecc_error */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_ecc_error */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_OFFSET 0x15bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_BYTE_OFFSET 0x56cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int_axi_error_w0       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_OFFSET 0x15cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_BYTE_OFFSET 0x570u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int_axi_error_w1       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_OFFSET 0x15du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_BYTE_OFFSET 0x574u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int_ueng_error_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_OFFSET 0x15eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_BYTE_OFFSET 0x578u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_int_ueng_error_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_OFFSET 0x15fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_BYTE_OFFSET 0x57cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_bist_done_pass     */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_pass */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_pass */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_OFFSET 0x160u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_BYTE_OFFSET 0x580u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_bist_done_fail     */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_fail */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_fail */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_OFFSET 0x161u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_BYTE_OFFSET 0x584u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w0           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_OFFSET 0x162u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_BYTE_OFFSET 0x588u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w1           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_OFFSET 0x163u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_BYTE_OFFSET 0x58cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w2           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w2 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w2 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_OFFSET 0x164u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_BYTE_OFFSET 0x590u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w3           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w3 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w3 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_OFFSET 0x165u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_BYTE_OFFSET 0x594u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w4           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w4 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w4 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_OFFSET 0x166u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_BYTE_OFFSET 0x598u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w5           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w5 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w5 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_OFFSET 0x167u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_BYTE_OFFSET 0x59cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w6           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w6 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w6 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_OFFSET 0x168u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_BYTE_OFFSET 0x5a0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_debug_w7           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w7 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w7 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_OFFSET 0x169u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_BYTE_OFFSET 0x5a4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_in_bcnt_w0         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_OFFSET 0x16au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_BYTE_OFFSET 0x5a8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_in_bcnt_w1         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_OFFSET 0x16bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_BYTE_OFFSET 0x5acu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_out_bcnt_w0        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_OFFSET 0x16cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_BYTE_OFFSET 0x5b0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_out_bcnt_w1        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_OFFSET 0x16du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_BYTE_OFFSET 0x5b4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.cp_sta_ecc_error          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_ecc_error */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::cp_sta_ecc_error */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_OFFSET 0x16eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_BYTE_OFFSET 0x5b8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_q_base_adr_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_OFFSET 0x180u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_BYTE_OFFSET 0x600u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_q_base_adr_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_OFFSET 0x181u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_BYTE_OFFSET 0x604u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_hotq_base_adr_w0   */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_OFFSET 0x182u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_BYTE_OFFSET 0x608u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_hotq_base_adr_w1   */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_OFFSET 0x183u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_BYTE_OFFSET 0x60cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_q_pd_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_pd_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_pd_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_OFFSET 0x184u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_BYTE_OFFSET 0x610u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_hotq_pd_idx        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_pd_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_pd_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_OFFSET 0x185u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_BYTE_OFFSET 0x614u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_q_cp_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_OFFSET 0x186u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_BYTE_OFFSET 0x618u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_hotq_cp_idx        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_OFFSET 0x187u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_BYTE_OFFSET 0x61cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_q_cp_idx_early     */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx_early */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx_early */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_OFFSET 0x188u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_BYTE_OFFSET 0x620u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_hotq_cp_idx_early  */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx_early */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx_early */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_OFFSET 0x189u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_BYTE_OFFSET 0x624u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_glb                */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_glb      */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_glb  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_OFFSET 0x18au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_BYTE_OFFSET 0x628u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_dist               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_dist     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_dist */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_OFFSET 0x18bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_BYTE_OFFSET 0x62cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_ueng_w0            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w0  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_OFFSET 0x18cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_BYTE_OFFSET 0x630u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_ueng_w1            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w1  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_OFFSET 0x18du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_BYTE_OFFSET 0x634u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_q_cp_idx           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_OFFSET 0x18eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_BYTE_OFFSET 0x638u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_hotq_cp_idx        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_cp_idx */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_cp_idx */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_OFFSET 0x18fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_BYTE_OFFSET 0x63cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_limit              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_limit    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_limit */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_OFFSET 0x190u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_BYTE_OFFSET 0x640u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_axi_timeout        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_timeout */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_timeout */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_OFFSET 0x191u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_BYTE_OFFSET 0x644u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_host               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OFFSET 0x192u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_BYTE_OFFSET 0x648u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_host_opaque_tag_data */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_data */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_data */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_OFFSET 0x193u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_BYTE_OFFSET 0x64cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_host_opaque_tag_adr_w0 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_OFFSET 0x194u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_BYTE_OFFSET 0x650u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_host_opaque_tag_adr_w1 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_OFFSET 0x195u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_BYTE_OFFSET 0x654u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_axi_settings_w0    */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_OFFSET 0x196u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_BYTE_OFFSET 0x658u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_axi_settings_w1    */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_OFFSET 0x197u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_BYTE_OFFSET 0x65cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_cfg_spare_debug        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_spare_debug */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_cfg_spare_debug */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_OFFSET 0x198u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_BYTE_OFFSET 0x660u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int                    */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int          */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int      */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_OFFSET 0x199u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_BYTE_OFFSET 0x664u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int_mask               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_mask     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_mask */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_OFFSET 0x19au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_BYTE_OFFSET 0x668u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int_ecc_error          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_ecc_error */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_ecc_error */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_OFFSET 0x19bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_BYTE_OFFSET 0x66cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int_axi_error_w0       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_OFFSET 0x19cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_BYTE_OFFSET 0x670u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int_axi_error_w1       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_OFFSET 0x19du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_BYTE_OFFSET 0x674u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int_ueng_error_w0      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_OFFSET 0x19eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_BYTE_OFFSET 0x678u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_int_ueng_error_w1      */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_OFFSET 0x19fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_BYTE_OFFSET 0x67cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_bist_done_pass     */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_pass */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_pass */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_OFFSET 0x1a0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_BYTE_OFFSET 0x680u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_bist_done_fail     */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_fail */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_fail */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_OFFSET 0x1a1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_BYTE_OFFSET 0x684u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w0           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_OFFSET 0x1a2u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_BYTE_OFFSET 0x688u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w1           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_OFFSET 0x1a3u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_BYTE_OFFSET 0x68cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w2           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w2 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w2 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_OFFSET 0x1a4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_BYTE_OFFSET 0x690u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w3           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w3 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w3 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_OFFSET 0x1a5u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_BYTE_OFFSET 0x694u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w4           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w4 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w4 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_OFFSET 0x1a6u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_BYTE_OFFSET 0x698u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w5           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w5 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w5 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_OFFSET 0x1a7u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_BYTE_OFFSET 0x69cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w6           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w6 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w6 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_OFFSET 0x1a8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_BYTE_OFFSET 0x6a0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_debug_w7           */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w7 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w7 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_OFFSET 0x1a9u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_BYTE_OFFSET 0x6a4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_in_bcnt_w0         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_OFFSET 0x1aau
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_BYTE_OFFSET 0x6a8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_in_bcnt_w1         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_OFFSET 0x1abu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_BYTE_OFFSET 0x6acu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_out_bcnt_w0        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_OFFSET 0x1acu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_BYTE_OFFSET 0x6b0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_out_bcnt_w1        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_OFFSET 0x1adu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_BYTE_OFFSET 0x6b4u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.dc_sta_ecc_error          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_ecc_error */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::dc_sta_ecc_error */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_OFFSET 0x1aeu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_BYTE_OFFSET 0x6b8u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_cryptoram_random_num0 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_OFFSET 0x800u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_BYTE_OFFSET 0x2000u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_cryptoram_random_num1 */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_OFFSET 0x880u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_BYTE_OFFSET 0x2200u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_cryptoram_psnl_str_p */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_OFFSET 0x900u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_BYTE_OFFSET 0x2400u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_cryptoram_entropy_inst */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_OFFSET 0x910u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_BYTE_OFFSET 0x2440u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_cryptoram_entropy_reseed */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_OFFSET 0x920u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_BYTE_OFFSET 0x2480u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_isr               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_isr     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_isr */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_OFFSET 0x940u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_BYTE_OFFSET 0x2500u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_msk               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_msk     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_msk */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_OFFSET 0x941u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_BYTE_OFFSET 0x2504u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_icr               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_icr     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_icr */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_OFFSET 0x942u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_BYTE_OFFSET 0x2508u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_ver               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_ver     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_ver */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_OFFSET 0x943u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_BYTE_OFFSET 0x250cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_gct               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_gct     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_gct */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_OFFSET 0x944u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_BYTE_OFFSET 0x2510u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_rsvr0             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr0   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_OFFSET 0x945u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_BYTE_OFFSET 0x2514u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_gs                */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_gs      */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_gs  */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_OFFSET 0x946u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_BYTE_OFFSET 0x2518u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_rsvr1             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr1   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_OFFSET 0x947u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_BYTE_OFFSET 0x251cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_rng               */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_rng     */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_rng */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_OFFSET 0x948u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_BYTE_OFFSET 0x2520u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_drbg_drnge             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_drnge   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_drbg_drnge */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_OFFSET 0x949u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_BYTE_OFFSET 0x2524u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_controlreg        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_controlreg */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_controlreg */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_OFFSET 0x980u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_BYTE_OFFSET 0x2600u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_fifolevel         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_fifolevel */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_fifolevel */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_OFFSET 0x981u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_BYTE_OFFSET 0x2604u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_fifothresh        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_fifothresh */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_fifothresh */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_OFFSET 0x982u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_BYTE_OFFSET 0x2608u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_fifodepth         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_fifodepth */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_fifodepth */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_OFFSET 0x983u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_BYTE_OFFSET 0x260cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_key0              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key0    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_OFFSET 0x984u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_BYTE_OFFSET 0x2610u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_key1              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key1    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_OFFSET 0x985u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_BYTE_OFFSET 0x2614u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_key2              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key2    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key2 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_OFFSET 0x986u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_BYTE_OFFSET 0x2618u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_key3              */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key3    */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_key3 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_OFFSET 0x987u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_BYTE_OFFSET 0x261cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_testdata          */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_testdata */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_testdata */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_OFFSET 0x988u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_BYTE_OFFSET 0x2620u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_repthresh         */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_repthresh */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_repthresh */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_OFFSET 0x989u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_BYTE_OFFSET 0x2624u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_prop1             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_prop1   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_prop1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_OFFSET 0x98au
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_BYTE_OFFSET 0x2628u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_prop2             */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_prop2   */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_prop2 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_OFFSET 0x98bu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_BYTE_OFFSET 0x262cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_status            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_status  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_status */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_OFFSET 0x98cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_BYTE_OFFSET 0x2630u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_initwaitval       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_initwaitval */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_initwaitval */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_OFFSET 0x98du
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_BYTE_OFFSET 0x2634u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_disableosc0       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_OFFSET 0x98eu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_BYTE_OFFSET 0x2638u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_disableosc1       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_OFFSET 0x98fu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_BYTE_OFFSET 0x263cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_swofftmrval       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_swofftmrval */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_swofftmrval */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_OFFSET 0x990u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_BYTE_OFFSET 0x2640u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_clkdiv            */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_clkdiv  */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_clkdiv */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_OFFSET 0x991u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_BYTE_OFFSET 0x2644u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_ais31conf0        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf0 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf0 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_OFFSET 0x992u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_BYTE_OFFSET 0x2648u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_ais31conf1        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf1 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf1 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_OFFSET 0x993u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_BYTE_OFFSET 0x264cu
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_ais31conf2        */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf2 */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf2 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_OFFSET 0x994u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_BYTE_OFFSET 0x2650u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_WRITE_MASK 0xfffffffful
/* Register member: cap_hens_csr::dhs_crypto_ctl.md_trng_ais31status       */
/* Register type referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31status */
/* Register template referenced: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31status */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_OFFSET 0x995u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_BYTE_OFFSET 0x2654u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_WRITE_MASK 0xfffffffful

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 29 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 29 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 30 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_base_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 30 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_size          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_size      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 31 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_ring_size.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 31 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_producer_idx       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_producer_idx   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 32 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_producer_idx.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 32 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w0    */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 33 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w0.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 33 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w1    */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 34 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_opa_tag_addr_w1.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 34 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_soft_rst           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_soft_rst       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 35 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_soft_rst.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 35 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w0         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w0     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 36 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w0.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 36 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w1         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w1     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 37 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_ci_addr_w1.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 37 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_consumer_idx       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_consumer_idx   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 41 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_consumer_idx.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 41 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_status             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_status         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 42 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_status.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 42 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_enc_error_idx          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_enc_error_idx      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 43 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_enc_error_idx.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 43 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ENC_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w0           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w0       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 46 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w0.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 46 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w1           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w1       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 47 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_ring_base_w1.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 47 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_ring_size              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_ring_size          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 48 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_ring_size.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 48 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_producer_idx           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_producer_idx       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 49 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_producer_idx.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 49 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w0        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w0    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 50 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w0.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 50 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w1        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w1    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 51 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_opa_tag_addr_w1.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 51 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_soft_rst               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_soft_rst           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 52 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_soft_rst.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 52 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w0             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w0         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 53 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w0.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 53 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w1             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w1         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 54 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_ci_addr_w1.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 54 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_consumer_idx           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_consumer_idx       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 58 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_consumer_idx.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 58 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_status                 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_status             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 59 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_status.fld              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 59 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::xts_error_idx              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::xts_error_idx          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 60 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::xts_error_idx.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 60 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_XTS_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w0          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w0      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 63 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w0.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 63 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w1          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w1      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 64 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_base_w1.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 64 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_size             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_size         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 65 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_ring_size.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 65 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_producer_idx          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_producer_idx      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 66 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_producer_idx.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 66 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 67 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 67 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 68 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_opa_tag_addr_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 68 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_soft_rst              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_soft_rst          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 69 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_soft_rst.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 69 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w0            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w0        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 70 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w0.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 70 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w1            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w1        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 71 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_ci_addr_w1.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 71 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_consumer_idx          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_consumer_idx      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 75 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_consumer_idx.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 75 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_status                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_status            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 76 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_status.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 76 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm0_error_idx             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm0_error_idx         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 77 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm0_error_idx.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 77 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM0_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w0          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w0      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 80 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w0.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 80 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w1          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w1      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 81 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_base_w1.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 81 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_size             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_size         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 82 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_ring_size.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 82 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_producer_idx          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_producer_idx      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 83 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_producer_idx.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 83 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 84 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 84 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 85 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_opa_tag_addr_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 85 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_soft_rst              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_soft_rst          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 86 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_soft_rst.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 86 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w0            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w0        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 87 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w0.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 87 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w1            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w1        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 88 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_ci_addr_w1.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 88 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_consumer_idx          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_consumer_idx      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 92 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_consumer_idx.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 92 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_status                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_status            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 93 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_status.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 93 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::gcm1_error_idx             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::gcm1_error_idx         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 94 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::gcm1_error_idx.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 94 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_GCM1_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w0            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w0        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 97 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w0.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 97 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w1            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w1        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 98 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_ring_base_w1.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 98 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_ring_size               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_ring_size           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 99 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_ring_size.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 99 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_producer_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_producer_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 100 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_producer_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 100 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 101 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 101 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 102 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 102 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_soft_rst                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_soft_rst            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 103 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_soft_rst.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 103 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w0              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w0          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 104 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w0.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 104 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w1              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w1          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 105 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_ci_addr_w1.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 105 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_consumer_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_consumer_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 109 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_consumer_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 109 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_status                  */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_status              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 110 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_status.fld               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 110 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::pk_error_idx               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::pk_error_idx           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 111 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::pk_error_idx.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 111 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 115 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 115 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 116 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_base_adr_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 116 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_BASE_ADR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w0    */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 117 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w0.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 117 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w1    */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 118 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_base_adr_w1.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 118 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_BASE_ADR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_pd_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_pd_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 119 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_pd_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 119 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_PD_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_pd_idx         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_pd_idx     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 120 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_pd_idx.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 120 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_PD_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 121 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 121 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 122 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 122 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx_early      */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx_early  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 123 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_q_cp_idx_early.fld   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 123 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_Q_CP_IDX_EARLY_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx_early   */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx_early */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 124 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_hotq_cp_idx_early.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 124 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_HOTQ_CP_IDX_EARLY_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_glb                 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_glb             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 125 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_glb.fld              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 125 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_GLB_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_dist                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_dist            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 126 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_dist.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 126 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_DIST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w0             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w0         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 127 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w0.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 127 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w1             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w1         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 128 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_ueng_w1.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 128 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_UENG_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_cp_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_cp_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 129 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_q_cp_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 129 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_Q_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_cp_idx         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_cp_idx     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 130 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_hotq_cp_idx.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 130 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOTQ_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_limit               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_limit           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 131 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_limit.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 131 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_LIMIT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_timeout         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_timeout     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 132 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_timeout.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 132 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_TIMEOUT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 133 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 133 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_data */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_data */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 134 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_data.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 134 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_DATA_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w0 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 135 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w0.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 135 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w1 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 136 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_host_opaque_tag_adr_w1.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 136 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w0     */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 137 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w0.fld  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 137 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w1     */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 138 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_axi_settings_w1.fld  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 138 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_AXI_SETTINGS_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_cfg_spare_debug         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_cfg_spare_debug     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 139 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_cfg_spare_debug.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 139 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_CFG_SPARE_DEBUG_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int                     */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 140 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int.fld                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 140 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int_mask                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int_mask            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 141 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int_mask.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 141 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_MASK_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int_ecc_error           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int_ecc_error       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 142 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int_ecc_error.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 142 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_ECC_ERROR_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w0        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w0    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 143 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w0.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 143 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w1        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w1    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 144 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int_axi_error_w1.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 144 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_AXI_ERROR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 145 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 145 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 146 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_int_ueng_error_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 146 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_INT_UENG_ERROR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_pass      */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_pass  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 147 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_pass.fld   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 147 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_PASS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_fail      */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_fail  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 148 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_bist_done_fail.fld   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 148 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_BIST_DONE_FAIL_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w0            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w0        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 149 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w0.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 149 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w1            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w1        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 150 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w1.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 150 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w2            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w2        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 151 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w2.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 151 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W2_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w3            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w3        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 152 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w3.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 152 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W3_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w4            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w4        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 153 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w4.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 153 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W4_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w5            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w5        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 154 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w5.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 154 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W5_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w6            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w6        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 155 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w6.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 155 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W6_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w7            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w7        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 156 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_debug_w7.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 156 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_DEBUG_W7_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w0          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w0      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 157 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w0.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 157 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w1          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w1      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 158 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_in_bcnt_w1.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 158 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_IN_BCNT_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w0         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w0     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 159 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w0.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 159 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w1         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w1     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 160 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_out_bcnt_w1.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 160 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_OUT_BCNT_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::cp_sta_ecc_error           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::cp_sta_ecc_error       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 161 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::cp_sta_ecc_error.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 161 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_CP_STA_ECC_ERROR_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 167 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 167 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 168 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_base_adr_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 168 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_BASE_ADR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w0    */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 169 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w0.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 169 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w1    */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 170 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_base_adr_w1.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 170 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_BASE_ADR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_pd_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_pd_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 171 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_pd_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 171 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_PD_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_pd_idx         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_pd_idx     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 172 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_pd_idx.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 172 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_PD_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 173 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 173 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 174 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 174 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx_early      */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx_early  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 175 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_q_cp_idx_early.fld   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 175 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_Q_CP_IDX_EARLY_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx_early   */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx_early */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 176 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_hotq_cp_idx_early.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 176 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_HOTQ_CP_IDX_EARLY_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_glb                 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_glb             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 177 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_glb.fld              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 177 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_GLB_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_dist                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_dist            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 178 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_dist.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 178 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_DIST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w0             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w0         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 179 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w0.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 179 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w1             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w1         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 180 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_ueng_w1.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 180 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_UENG_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_cp_idx            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_cp_idx        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 181 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_q_cp_idx.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 181 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_Q_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_cp_idx         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_cp_idx     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 182 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_hotq_cp_idx.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 182 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOTQ_CP_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_limit               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_limit           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 183 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_limit.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 183 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_LIMIT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_timeout         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_timeout     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 184 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_timeout.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 184 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_TIMEOUT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 185 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 185 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_data */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_data */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 186 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_data.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 186 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_DATA_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w0 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 187 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w0.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 187 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w1 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 188 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_host_opaque_tag_adr_w1.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 188 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_HOST_OPAQUE_TAG_ADR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w0     */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 189 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w0.fld  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 189 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w1     */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 190 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_axi_settings_w1.fld  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 190 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_AXI_SETTINGS_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_cfg_spare_debug         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_cfg_spare_debug     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 191 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_cfg_spare_debug.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 191 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_CFG_SPARE_DEBUG_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int                     */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 192 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int.fld                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 192 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int_mask                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int_mask            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 193 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int_mask.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 193 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_MASK_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int_ecc_error           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int_ecc_error       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 194 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int_ecc_error.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 194 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_ECC_ERROR_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w0        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w0    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 195 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w0.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 195 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w1        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w1    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 196 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int_axi_error_w1.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 196 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_AXI_ERROR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w0       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w0   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 197 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w0.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 197 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w1       */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w1   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 198 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_int_ueng_error_w1.fld    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 198 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_INT_UENG_ERROR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_pass      */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_pass  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 199 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_pass.fld   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 199 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_PASS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_fail      */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_fail  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 200 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_bist_done_fail.fld   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 200 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_BIST_DONE_FAIL_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w0            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w0        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 201 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w0.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 201 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w1            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w1        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 202 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w1.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 202 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w2            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w2        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 203 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w2.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 203 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W2_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w3            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w3        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 204 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w3.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 204 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W3_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w4            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w4        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 205 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w4.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 205 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W4_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w5            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w5        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 206 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w5.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 206 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W5_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w6            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w6        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 207 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w6.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 207 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W6_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w7            */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w7        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 208 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_debug_w7.fld         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 208 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_DEBUG_W7_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w0          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w0      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 209 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w0.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 209 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w1          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w1      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 210 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_in_bcnt_w1.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 210 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_IN_BCNT_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w0         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w0     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 211 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w0.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 211 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w1         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w1     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 212 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_out_bcnt_w1.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 212 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_OUT_BCNT_W1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::dc_sta_ecc_error           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::dc_sta_ecc_error       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 213 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::dc_sta_ecc_error.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 213 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_DC_STA_ECC_ERROR_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 224 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 224 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 225 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 225 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 226 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 226 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 227 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 227 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 228 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed.fld */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 228 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_isr                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_isr            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 230 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_isr.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 230 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_msk                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_msk            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 231 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_msk.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 231 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_icr                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_icr            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 232 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_icr.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 232 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_ver                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_ver            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 233 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_ver.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 233 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_gct                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_gct            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 234 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_gct.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 234 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr0              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr0          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 235 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr0.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 235 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_gs                 */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_gs             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 236 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_gs.fld              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 236 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr1              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr1          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 237 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_rsvr1.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 237 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_rng                */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_rng            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 238 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_rng.fld             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 238 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_drbg_drnge              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_drbg_drnge          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 239 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_drbg_drnge.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 239 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_controlreg         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_controlreg     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 241 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_controlreg.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 241 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_fifolevel          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_fifolevel      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 242 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_fifolevel.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 242 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_fifothresh         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_fifothresh     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 243 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_fifothresh.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 243 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_fifodepth          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_fifodepth      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 244 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_fifodepth.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 244 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_key0               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_key0           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 245 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_key0.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 245 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_key1               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_key1           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 246 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_key1.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 246 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_key2               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_key2           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 247 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_key2.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 247 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_key3               */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_key3           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 248 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_key3.fld            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 248 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_testdata           */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_testdata       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 249 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_testdata.fld        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 249 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_repthresh          */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_repthresh      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 250 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_repthresh.fld       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 250 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_prop1              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_prop1          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 251 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_prop1.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 251 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_prop2              */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_prop2          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 252 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_prop2.fld           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 252 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_status             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_status         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 253 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_status.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 253 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_initwaitval        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_initwaitval    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 254 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_initwaitval.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 254 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc0        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc0    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 255 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc0.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 255 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc1        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc1    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 256 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_disableosc1.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 256 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_swofftmrval        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_swofftmrval    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 257 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_swofftmrval.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 257 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_clkdiv             */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_clkdiv         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 258 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_clkdiv.fld          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 258 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf0         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf0     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 259 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf0.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 259 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf1         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf1     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 260 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf1.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 260 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf2         */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf2     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 261 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31conf2.fld      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 261 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31status        */
/* Register template: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31status    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 262 */
/* Field member: cap_hens_csr::dhs_crypto_ctl::md_trng_ais31status.fld     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 262 */
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_MSB 31u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_LSB 0u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_WIDTH 32u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cfg_he_ctl                                 */
/* Register template: cap_hens_csr::cfg_he_ctl                             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 267 */
/* Field member: cap_hens_csr::cfg_he_ctl.crypto_apb_mux_mode              */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_MSB 17u
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_LSB 16u
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_WIDTH 2u
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_RESET 0x0u
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_FIELD_MASK 0x00030000ul
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_GET(x) \
   (((x) & 0x00030000ul) >> 16)
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_SET(x) \
   (((x) << 16) & 0x00030000ul)
#define CAP_HENS_CSR_CFG_HE_CTL_CRYPTO_APB_MUX_MODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: cap_hens_csr::cfg_he_ctl.clk_en                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_MSB 15u
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_LSB 8u
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_WIDTH 8u
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_RESET 0x00u
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_FIELD_MASK 0x0000ff00ul
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_GET(x) (((x) & 0x0000ff00ul) >> 8)
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_SET(x) (((x) << 8) & 0x0000ff00ul)
#define CAP_HENS_CSR_CFG_HE_CTL_CLK_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: cap_hens_csr::cfg_he_ctl.sw_rst                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_MSB 7u
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_LSB 0u
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_WIDTH 8u
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_RESET 0xffu
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_FIELD_MASK 0x000000fful
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_GET(x) ((x) & 0x000000fful)
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_SET(x) ((x) & 0x000000fful)
#define CAP_HENS_CSR_CFG_HE_CTL_SW_RST_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: cap_hens_csr::sta_xts_enc                                */
/* Register template: cap_hens_csr::sta_xts_enc                            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 283 */
/* Field member: cap_hens_csr::sta_xts_enc.fld                             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_MSB 31u
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_WIDTH 32u
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_XTS_ENC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::sta_xts                                    */
/* Register template: cap_hens_csr::sta_xts                                */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 288 */
/* Field member: cap_hens_csr::sta_xts.fld                                 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_XTS_FLD_MSB 31u
#define CAP_HENS_CSR_STA_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_STA_XTS_FLD_WIDTH 32u
#define CAP_HENS_CSR_STA_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_XTS_FLD_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_XTS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_XTS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_XTS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_XTS_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::sta_gcm0                                   */
/* Register template: cap_hens_csr::sta_gcm0                               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 293 */
/* Field member: cap_hens_csr::sta_gcm0.fld                                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_GCM0_FLD_MSB 31u
#define CAP_HENS_CSR_STA_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_STA_GCM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_STA_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_GCM0_FLD_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_GCM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_GCM0_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_GCM0_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_GCM0_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::sta_gcm1                                   */
/* Register template: cap_hens_csr::sta_gcm1                               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 298 */
/* Field member: cap_hens_csr::sta_gcm1.fld                                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_GCM1_FLD_MSB 31u
#define CAP_HENS_CSR_STA_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_STA_GCM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_STA_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_GCM1_FLD_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_GCM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_GCM1_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_GCM1_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_GCM1_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::sta_pk                                     */
/* Register template: cap_hens_csr::sta_pk                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 303 */
/* Field member: cap_hens_csr::sta_pk.fld                                  */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_FLD_MSB 31u
#define CAP_HENS_CSR_STA_PK_FLD_LSB 0u
#define CAP_HENS_CSR_STA_PK_FLD_WIDTH 32u
#define CAP_HENS_CSR_STA_PK_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_FLD_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_PK_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_PK_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::csr_intr                                   */
/* Register template: cap_hens_csr::csr_intr                               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 416 */
/* Field member: cap_hens_csr::csr_intr.dowstream_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::csr_intr.dowstream                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_MSB 0u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_LSB 0u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_WIDTH 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0u
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_hens_csr::int_groups                                    */
/* Group template: cap_hens_csr::intgrp_status                             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 400 */
#define CAP_HENS_CSR_INT_GROUPS_SIZE 0x4u
#define CAP_HENS_CSR_INT_GROUPS_BYTE_SIZE 0x10u
/* Register member: cap_hens_csr::intgrp_status.intreg                     */
/* Register type referenced: cap_hens_csr::int_groups::intreg              */
/* Register template referenced: cap_hens_csr::intreg_status               */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_OFFSET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffffe0ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000ul
/* Register member: cap_hens_csr::intgrp_status.int_enable_rw_reg          */
/* Register type referenced: cap_hens_csr::int_groups::int_enable_rw_reg   */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000001ful
/* Register member: cap_hens_csr::intgrp_status.int_rw_reg                 */
/* Register type referenced: cap_hens_csr::int_groups::int_rw_reg          */
/* Register template referenced: cap_hens_csr::intreg_status               */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffffe0ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000ul

/* Register type: cap_hens_csr::int_groups::intreg                         */
/* Register template: cap_hens_csr::intreg_status                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 350 */
/* Field member: cap_hens_csr::intreg_status.int_axi_err_interrupt         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_MSB 4u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_LSB 4u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg_status.int_drbg_cryptoram_ecc_interrupt */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_MSB 3u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_LSB 3u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg_status.int_drbg_intram_ecc_interrupt */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_MSB 2u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_LSB 2u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_DRBG_INTRAM_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg_status.int_pk_ecc_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_PK_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_status.int_ipcore_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_GROUPS_INTREG_INT_IPCORE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_groups::int_enable_rw_reg              */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.int_axi_err_enable            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_MSB 4u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_LSB 4u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_AXI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg_enable.int_drbg_cryptoram_ecc_enable */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_MSB 3u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_LSB 3u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_CRYPTORAM_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg_enable.int_drbg_intram_ecc_enable    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_MSB 2u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_LSB 2u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DRBG_INTRAM_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg_enable.int_pk_ecc_enable             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PK_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.int_ipcore_enable             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_IPCORE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_groups::int_rw_reg                     */
/* Register template: cap_hens_csr::intreg_status                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 350 */
/* Field member: cap_hens_csr::intreg_status.int_axi_err_interrupt         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_MSB 4u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_LSB 4u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_AXI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg_status.int_drbg_cryptoram_ecc_interrupt */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_MSB 3u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_LSB 3u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_CRYPTORAM_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg_status.int_drbg_intram_ecc_interrupt */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_MSB 2u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_LSB 2u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_DRBG_INTRAM_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg_status.int_pk_ecc_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_PK_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_status.int_ipcore_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_WRITE_ACCESS 0u
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_GROUPS_INT_RW_REG_INT_IPCORE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_hens_csr::int_ipcore                                    */
/* Group template: cap_hens_csr::intgrp                                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 379 */
#define CAP_HENS_CSR_INT_IPCORE_SIZE 0x4u
#define CAP_HENS_CSR_INT_IPCORE_BYTE_SIZE 0x10u
/* Register member: cap_hens_csr::intgrp.intreg                            */
/* Register type referenced: cap_hens_csr::int_ipcore::intreg              */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_OFFSET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INTREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INTREG_WRITE_MASK 0x000000fful
/* Register member: cap_hens_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_hens_csr::int_ipcore::int_test_set        */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_OFFSET 0x1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_WRITE_MASK 0x000000fful
/* Register member: cap_hens_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_hens_csr::int_ipcore::int_enable_set      */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_OFFSET 0x2u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_WRITE_MASK 0x000000fful
/* Register member: cap_hens_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_hens_csr::int_ipcore::int_enable_clear    */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_OFFSET 0x3u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcu
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_WRITE_MASK 0x000000fful

/* Register type: cap_hens_csr::int_ipcore::intreg                         */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.dc_interrupt                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_MSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_LSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_FIELD_MASK 0x00000080ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: cap_hens_csr::intreg.cp_interrupt                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_MSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_LSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_FIELD_MASK 0x00000040ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_CP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_hens_csr::intreg.pk_interrupt                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_MSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_LSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_FIELD_MASK 0x00000020ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_PK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_hens_csr::intreg.drbg_interrupt                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_MSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_LSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_DRBG_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg.gcm1_interrupt                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_MSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_LSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg.gcm0_interrupt                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_MSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_LSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_GCM0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg.xts_interrupt                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.xts_enc_interrupt                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INTREG_XTS_ENC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_ipcore::int_test_set                   */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.dc_interrupt                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_MSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_LSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_FIELD_MASK 0x00000080ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: cap_hens_csr::intreg.cp_interrupt                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_MSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_LSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_FIELD_MASK 0x00000040ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_CP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_hens_csr::intreg.pk_interrupt                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_MSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_LSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_FIELD_MASK 0x00000020ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_PK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_hens_csr::intreg.drbg_interrupt                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_MSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_LSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_DRBG_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg.gcm1_interrupt                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_MSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_LSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg.gcm0_interrupt                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_MSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_LSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_GCM0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg.xts_interrupt                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.xts_enc_interrupt                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_TEST_SET_XTS_ENC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_ipcore::int_enable_set                 */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.dc_enable                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_MSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_LSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_FIELD_MASK 0x00000080ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DC_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: cap_hens_csr::intreg_enable.cp_enable                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_MSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_LSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_FIELD_MASK 0x00000040ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_CP_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_hens_csr::intreg_enable.pk_enable                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_MSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_LSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_FIELD_MASK 0x00000020ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_PK_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_hens_csr::intreg_enable.drbg_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_MSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_LSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_DRBG_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg_enable.gcm1_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_MSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_LSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM1_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg_enable.gcm0_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_MSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_LSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_GCM0_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg_enable.xts_enable                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.xts_enc_enable                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_SET_XTS_ENC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_ipcore::int_enable_clear               */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.dc_enable                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_MSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_LSB 7u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_FIELD_MASK 0x00000080ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DC_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: cap_hens_csr::intreg_enable.cp_enable                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_MSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_LSB 6u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_FIELD_MASK 0x00000040ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_CP_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_hens_csr::intreg_enable.pk_enable                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_MSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_LSB 5u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_FIELD_MASK 0x00000020ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_PK_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_hens_csr::intreg_enable.drbg_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_MSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_LSB 4u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_DRBG_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::intreg_enable.gcm1_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_MSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_LSB 3u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM1_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::intreg_enable.gcm0_enable                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_MSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_LSB 2u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_GCM0_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::intreg_enable.xts_enable                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.xts_enc_enable                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_IPCORE_INT_ENABLE_CLEAR_XTS_ENC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_hens_csr::int_pk_ecc                                    */
/* Group template: cap_hens_csr::intgrp                                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 379 */
#define CAP_HENS_CSR_INT_PK_ECC_SIZE 0x4u
#define CAP_HENS_CSR_INT_PK_ECC_BYTE_SIZE 0x10u
/* Register member: cap_hens_csr::intgrp.intreg                            */
/* Register type referenced: cap_hens_csr::int_pk_ecc::intreg              */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_OFFSET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_hens_csr::int_pk_ecc::int_test_set        */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_OFFSET 0x1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_hens_csr::int_pk_ecc::int_enable_set      */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_OFFSET 0x2u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_hens_csr::int_pk_ecc::int_enable_clear    */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_OFFSET 0x3u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcu
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003ul

/* Register type: cap_hens_csr::int_pk_ecc::intreg                         */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.uncorrectable_err_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.correctable_err_interrupt            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_pk_ecc::int_test_set                   */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.uncorrectable_err_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.correctable_err_interrupt            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_pk_ecc::int_enable_set                 */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.uncorrectable_err_enable      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.correctable_err_enable        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_pk_ecc::int_enable_clear               */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.uncorrectable_err_enable      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.correctable_err_enable        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_PK_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_hens_csr::int_drbg_intram_ecc                           */
/* Group template: cap_hens_csr::intgrp                                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 379 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_SIZE 0x4u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_BYTE_SIZE 0x10u
/* Register member: cap_hens_csr::intgrp.intreg                            */
/* Register type referenced: cap_hens_csr::int_drbg_intram_ecc::intreg     */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_OFFSET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_hens_csr::int_drbg_intram_ecc::int_test_set */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_OFFSET 0x1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_hens_csr::int_drbg_intram_ecc::int_enable_set */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_OFFSET 0x2u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_hens_csr::int_drbg_intram_ecc::int_enable_clear */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_OFFSET 0x3u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcu
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003ul

/* Register type: cap_hens_csr::int_drbg_intram_ecc::intreg                */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.uncorrectable_err_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.correctable_err_interrupt            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_drbg_intram_ecc::int_test_set          */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.uncorrectable_err_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.correctable_err_interrupt            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_drbg_intram_ecc::int_enable_set        */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.uncorrectable_err_enable      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.correctable_err_enable        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_drbg_intram_ecc::int_enable_clear      */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.uncorrectable_err_enable      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.correctable_err_enable        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_INTRAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_hens_csr::int_drbg_cryptoram_ecc                        */
/* Group template: cap_hens_csr::intgrp                                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 379 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_SIZE 0x4u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_BYTE_SIZE 0x10u
/* Register member: cap_hens_csr::intgrp.intreg                            */
/* Register type referenced: cap_hens_csr::int_drbg_cryptoram_ecc::intreg  */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_OFFSET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_hens_csr::int_drbg_cryptoram_ecc::int_test_set */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_OFFSET 0x1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_hens_csr::int_drbg_cryptoram_ecc::int_enable_set */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_OFFSET 0x2u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_hens_csr::int_drbg_cryptoram_ecc::int_enable_clear */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_OFFSET 0x3u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcu
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003ul

/* Register type: cap_hens_csr::int_drbg_cryptoram_ecc::intreg             */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.uncorrectable_err_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_UNCORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.correctable_err_interrupt            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INTREG_CORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_drbg_cryptoram_ecc::int_test_set       */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.uncorrectable_err_interrupt          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_UNCORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.correctable_err_interrupt            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_TEST_SET_CORRECTABLE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_drbg_cryptoram_ecc::int_enable_set     */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.uncorrectable_err_enable      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_UNCORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.correctable_err_enable        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_SET_CORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_drbg_cryptoram_ecc::int_enable_clear   */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.uncorrectable_err_enable      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_UNCORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.correctable_err_enable        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_DRBG_CRYPTORAM_ECC_INT_ENABLE_CLEAR_CORRECTABLE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_hens_csr::int_axi_err                                   */
/* Group template: cap_hens_csr::intgrp                                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 379 */
#define CAP_HENS_CSR_INT_AXI_ERR_SIZE 0x4u
#define CAP_HENS_CSR_INT_AXI_ERR_BYTE_SIZE 0x10u
/* Register member: cap_hens_csr::intgrp.intreg                            */
/* Register type referenced: cap_hens_csr::int_axi_err::intreg             */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_OFFSET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_BYTE_OFFSET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_hens_csr::int_axi_err::int_test_set       */
/* Register template referenced: cap_hens_csr::intreg                      */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_OFFSET 0x1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_BYTE_OFFSET 0x4u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_hens_csr::int_axi_err::int_enable_set     */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_OFFSET 0x2u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRITE_MASK 0x00000003ul
/* Register member: cap_hens_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_hens_csr::int_axi_err::int_enable_clear   */
/* Register template referenced: cap_hens_csr::intreg_enable               */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_OFFSET 0x3u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcu
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003ul

/* Register type: cap_hens_csr::int_axi_err::intreg                        */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.rrsp_err_interrupt                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_RRSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.wrsp_err_interrupt                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INTREG_WRSP_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_axi_err::int_test_set                  */
/* Register template: cap_hens_csr::intreg                                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 315 */
/* Field member: cap_hens_csr::intreg.rrsp_err_interrupt                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_MSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_LSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_RRSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg.wrsp_err_interrupt                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_MSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_LSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_TEST_SET_WRSP_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_axi_err::int_enable_set                */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.rrsp_err_enable               */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_RRSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.wrsp_err_enable               */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_SET_WRSP_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::int_axi_err::int_enable_clear              */
/* Register template: cap_hens_csr::intreg_enable                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 338 */
/* Field member: cap_hens_csr::intreg_enable.rrsp_err_enable               */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_MSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_LSB 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_RRSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::intreg_enable.wrsp_err_enable               */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_MSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_LSB 0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_WIDTH 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_READ_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_RESET 0x0u
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_INT_AXI_ERR_INT_ENABLE_CLEAR_WRSP_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::cfg_pk_ecc                                 */
/* Register template: cap_hens_csr::cfg_pk_ecc                             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 445 */
/* Field member: cap_hens_csr::cfg_pk_ecc.clean_address                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_MSB 5u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_LSB 5u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_WIDTH 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_RESET 0x0u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_FIELD_MASK 0x00000020ul
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_ADDRESS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_hens_csr::cfg_pk_ecc.clean_syndrome                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_MSB 4u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_LSB 4u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_WIDTH 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_RESET 0x0u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_FIELD_MASK 0x00000010ul
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_SYNDROME_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_hens_csr::cfg_pk_ecc.clean_2b_err_idx                 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_MSB 3u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_LSB 3u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_WIDTH 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_RESET 0x0u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_2B_ERR_IDX_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::cfg_pk_ecc.clean_1b_err_idx                 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_MSB 2u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_LSB 2u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_WIDTH 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_RESET 0x0u
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_CFG_PK_ECC_CLEAN_1B_ERR_IDX_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::cfg_pk_ecc.disable_cor                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_MSB 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_LSB 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_WIDTH 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_RESET 0x0u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::cfg_pk_ecc.disable_det                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_MSB 0u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_LSB 0u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_WIDTH 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_RESET 0x0u
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_PK_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Wide Register type: cap_hens_csr::sta_pk_ecc                            */
/* Wide Register template: cap_hens_csr::sta_pk_ecc                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 473 */
#define CAP_HENS_CSR_STA_PK_ECC_SIZE 0x2u
#define CAP_HENS_CSR_STA_PK_ECC_BYTE_SIZE 0x8u

/* Register type: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2                 */
/* Register template: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 473 */
/* Field member: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2.address_3_0      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_MSB 31u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_LSB 28u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_WIDTH 4u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_FIELD_MASK 0xf0000000ul
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_GET(x) \
   (((x) & 0xf0000000ul) >> 28)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_SET(x) \
   (((x) << 28) & 0xf0000000ul)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_ADDRESS_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000ul) | ((r) & 0x0ffffffful))
/* Field member: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2.syndrome         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_MSB 27u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_LSB 10u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_WIDTH 18u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_FIELD_MASK 0x0ffffc00ul
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_GET(x) \
   (((x) & 0x0ffffc00ul) >> 10)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_SET(x) \
   (((x) << 10) & 0x0ffffc00ul)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 10) & 0x0ffffc00ul) | ((r) & 0xf00003fful))
/* Field member: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2.inst_2b_err      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_MSB 9u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_LSB 5u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_WIDTH 5u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_FIELD_MASK 0x000003e0ul
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_GET(x) \
   (((x) & 0x000003e0ul) >> 5)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_SET(x) \
   (((x) << 5) & 0x000003e0ul)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_2B_ERR_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0ul) | ((r) & 0xfffffc1ful))
/* Field member: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_0_2.inst_1b_err      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_MSB 4u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_LSB 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_WIDTH 5u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_FIELD_MASK 0x0000001ful
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_GET(x) \
   ((x) & 0x0000001ful)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_SET(x) \
   ((x) & 0x0000001ful)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_0_2_INST_1B_ERR_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_1_2                 */
/* Register template: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_1_2             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 473 */
/* Field member: cap_hens_csr::sta_pk_ecc::sta_pk_ecc_1_2.address_8_4      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_MSB 4u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_LSB 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_WIDTH 5u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_FIELD_MASK 0x0000001ful
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_GET(x) \
   ((x) & 0x0000001ful)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_SET(x) \
   ((x) & 0x0000001ful)
#define CAP_HENS_CSR_STA_PK_ECC_STA_PK_ECC_1_2_ADDRESS_8_4_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: cap_hens_csr::sta_pk_ecc_vec                             */
/* Register template: cap_hens_csr::sta_pk_ecc_vec                         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 488 */
/* Field member: cap_hens_csr::sta_pk_ecc_vec.err_2b                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_MSB 19u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_LSB 10u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_WIDTH 10u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_FIELD_MASK 0x000ffc00ul
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_GET(x) \
   (((x) & 0x000ffc00ul) >> 10)
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_SET(x) \
   (((x) << 10) & 0x000ffc00ul)
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_2B_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00ul) | ((r) & 0xfff003fful))
/* Field member: cap_hens_csr::sta_pk_ecc_vec.err_1b                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_MSB 9u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_LSB 0u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_WIDTH 10u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_FIELD_MASK 0x000003fful
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_GET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_SET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_STA_PK_ECC_VEC_ERR_1B_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: cap_hens_csr::cfg_drbg_intram_ecc                        */
/* Register template: cap_hens_csr::cfg_drbg_intram_ecc                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 497 */
/* Field member: cap_hens_csr::cfg_drbg_intram_ecc.clean_address           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_MSB 3u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_LSB 3u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_ADDRESS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::cfg_drbg_intram_ecc.clean_syndrome          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_MSB 2u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_LSB 2u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_CLEAN_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::cfg_drbg_intram_ecc.disable_cor             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_MSB 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_LSB 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::cfg_drbg_intram_ecc.disable_det             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_MSB 0u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_LSB 0u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_DRBG_INTRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::sta_drbg_intram_ecc                        */
/* Register template: cap_hens_csr::sta_drbg_intram_ecc                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 517 */
/* Field member: cap_hens_csr::sta_drbg_intram_ecc.address                 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_MSB 14u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_LSB 7u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_WIDTH 8u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_FIELD_MASK 0x00007f80ul
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_GET(x) \
   (((x) & 0x00007f80ul) >> 7)
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_SET(x) \
   (((x) << 7) & 0x00007f80ul)
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_ADDRESS_MODIFY(r, x) \
   ((((x) << 7) & 0x00007f80ul) | ((r) & 0xffff807ful))
/* Field member: cap_hens_csr::sta_drbg_intram_ecc.syndrome                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_MSB 6u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_LSB 0u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_WIDTH 7u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_FIELD_MASK 0x0000007ful
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_GET(x) ((x) & 0x0000007ful)
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_SET(x) ((x) & 0x0000007ful)
#define CAP_HENS_CSR_STA_DRBG_INTRAM_ECC_SYNDROME_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: cap_hens_csr::cfg_drbg_cryptoram_ecc                     */
/* Register template: cap_hens_csr::cfg_drbg_cryptoram_ecc                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 526 */
/* Field member: cap_hens_csr::cfg_drbg_cryptoram_ecc.clean_address        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_MSB 3u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_LSB 3u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_FIELD_MASK 0x00000008ul
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_ADDRESS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_hens_csr::cfg_drbg_cryptoram_ecc.clean_syndrome       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_MSB 2u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_LSB 2u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_FIELD_MASK 0x00000004ul
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_CLEAN_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_hens_csr::cfg_drbg_cryptoram_ecc.disable_cor          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_MSB 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_LSB 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::cfg_drbg_cryptoram_ecc.disable_det          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_MSB 0u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_LSB 0u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_WIDTH 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_RESET 0x0u
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_DRBG_CRYPTORAM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::sta_drbg_cryptoram_ecc                     */
/* Register template: cap_hens_csr::sta_drbg_cryptoram_ecc                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 546 */
/* Field member: cap_hens_csr::sta_drbg_cryptoram_ecc.address              */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_MSB 15u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_LSB 7u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_WIDTH 9u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_FIELD_MASK 0x0000ff80ul
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_GET(x) \
   (((x) & 0x0000ff80ul) >> 7)
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_SET(x) \
   (((x) << 7) & 0x0000ff80ul)
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_ADDRESS_MODIFY(r, x) \
   ((((x) << 7) & 0x0000ff80ul) | ((r) & 0xffff007ful))
/* Field member: cap_hens_csr::sta_drbg_cryptoram_ecc.syndrome             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_MSB 6u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_LSB 0u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_WIDTH 7u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_FIELD_MASK 0x0000007ful
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_GET(x) \
   ((x) & 0x0000007ful)
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_SET(x) \
   ((x) & 0x0000007ful)
#define CAP_HENS_CSR_STA_DRBG_CRYPTORAM_ECC_SYNDROME_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: cap_hens_csr::cfg_bist_gcm0                              */
/* Register template: cap_hens_csr::cfg_bist_gcm0                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 556 */
/* Field member: cap_hens_csr::cfg_bist_gcm0.run                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_MSB 14u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_WIDTH 15u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_RESET 0x0000u
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_FIELD_MASK 0x00007ffful
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_GET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_SET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_CFG_BIST_GCM0_RUN_MODIFY(r, x) \
   (((x) & 0x00007ffful) | ((r) & 0xffff8000ul))

/* Register type: cap_hens_csr::cfg_bist_gcm1                              */
/* Register template: cap_hens_csr::cfg_bist_gcm1                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 564 */
/* Field member: cap_hens_csr::cfg_bist_gcm1.run                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_MSB 14u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_WIDTH 15u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_RESET 0x0000u
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_FIELD_MASK 0x00007ffful
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_GET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_SET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_CFG_BIST_GCM1_RUN_MODIFY(r, x) \
   (((x) & 0x00007ffful) | ((r) & 0xffff8000ul))

/* Register type: cap_hens_csr::cfg_bist_xts                               */
/* Register template: cap_hens_csr::cfg_bist_xts                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 572 */
/* Field member: cap_hens_csr::cfg_bist_xts.run                            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_MSB 11u
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_WIDTH 12u
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_RESET 0x000u
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_FIELD_MASK 0x00000ffful
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_GET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_SET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_CFG_BIST_XTS_RUN_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: cap_hens_csr::cfg_bist_xts_enc                           */
/* Register template: cap_hens_csr::cfg_bist_xts_enc                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 580 */
/* Field member: cap_hens_csr::cfg_bist_xts_enc.run                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_MSB 11u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_WIDTH 12u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_RESET 0x000u
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_FIELD_MASK 0x00000ffful
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_GET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_SET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_CFG_BIST_XTS_ENC_RUN_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: cap_hens_csr::cfg_bist_pk_data                           */
/* Register template: cap_hens_csr::cfg_bist_pk_data                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 588 */
/* Field member: cap_hens_csr::cfg_bist_pk_data.run                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_MSB 9u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_WIDTH 10u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_RESET 0x000u
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_FIELD_MASK 0x000003fful
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_GET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_SET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_CFG_BIST_PK_DATA_RUN_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: cap_hens_csr::cfg_bist_pk_code                           */
/* Register template: cap_hens_csr::cfg_bist_pk_code                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 596 */
/* Field member: cap_hens_csr::cfg_bist_pk_code.run                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_MSB 9u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_WIDTH 10u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_RESET 0x000u
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_FIELD_MASK 0x000003fful
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_GET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_SET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_CFG_BIST_PK_CODE_RUN_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: cap_hens_csr::cfg_bist_pk_dma                            */
/* Register template: cap_hens_csr::cfg_bist_pk_dma                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 604 */
/* Field member: cap_hens_csr::cfg_bist_pk_dma.run                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_MSB 4u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_WIDTH 5u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_RESET 0x00u
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_FIELD_MASK 0x0000001ful
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_GET(x) ((x) & 0x0000001ful)
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_SET(x) ((x) & 0x0000001ful)
#define CAP_HENS_CSR_CFG_BIST_PK_DMA_RUN_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: cap_hens_csr::cfg_bist_drbg_intram                       */
/* Register template: cap_hens_csr::cfg_bist_drbg_intram                   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 612 */
/* Field member: cap_hens_csr::cfg_bist_drbg_intram.run                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_MSB 0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_WIDTH 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_RESET 0x0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_BIST_DRBG_INTRAM_RUN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::cfg_bist_drbg_cryptoram                    */
/* Register template: cap_hens_csr::cfg_bist_drbg_cryptoram                */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 620 */
/* Field member: cap_hens_csr::cfg_bist_drbg_cryptoram.run                 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_MSB 0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_LSB 0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_WIDTH 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_RESET 0x0u
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_BIST_DRBG_CRYPTORAM_RUN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::sta_bist_gcm0                              */
/* Register template: cap_hens_csr::sta_bist_gcm0                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 628 */
/* Field member: cap_hens_csr::sta_bist_gcm0.fail                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_MSB 29u
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_LSB 15u
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_WIDTH 15u
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_FIELD_MASK 0x3fff8000ul
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_GET(x) (((x) & 0x3fff8000ul) >> 15)
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_SET(x) (((x) << 15) & 0x3fff8000ul)
#define CAP_HENS_CSR_STA_BIST_GCM0_FAIL_MODIFY(r, x) \
   ((((x) << 15) & 0x3fff8000ul) | ((r) & 0xc0007ffful))
/* Field member: cap_hens_csr::sta_bist_gcm0.pass                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_MSB 14u
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_WIDTH 15u
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_FIELD_MASK 0x00007ffful
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_GET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_SET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_STA_BIST_GCM0_PASS_MODIFY(r, x) \
   (((x) & 0x00007ffful) | ((r) & 0xffff8000ul))

/* Register type: cap_hens_csr::sta_bist_gcm1                              */
/* Register template: cap_hens_csr::sta_bist_gcm1                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 638 */
/* Field member: cap_hens_csr::sta_bist_gcm1.fail                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_MSB 29u
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_LSB 15u
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_WIDTH 15u
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_FIELD_MASK 0x3fff8000ul
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_GET(x) (((x) & 0x3fff8000ul) >> 15)
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_SET(x) (((x) << 15) & 0x3fff8000ul)
#define CAP_HENS_CSR_STA_BIST_GCM1_FAIL_MODIFY(r, x) \
   ((((x) << 15) & 0x3fff8000ul) | ((r) & 0xc0007ffful))
/* Field member: cap_hens_csr::sta_bist_gcm1.pass                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_MSB 14u
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_WIDTH 15u
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_FIELD_MASK 0x00007ffful
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_GET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_SET(x) ((x) & 0x00007ffful)
#define CAP_HENS_CSR_STA_BIST_GCM1_PASS_MODIFY(r, x) \
   (((x) & 0x00007ffful) | ((r) & 0xffff8000ul))

/* Register type: cap_hens_csr::sta_bist_xts                               */
/* Register template: cap_hens_csr::sta_bist_xts                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 648 */
/* Field member: cap_hens_csr::sta_bist_xts.fail                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_MSB 23u
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_LSB 12u
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_WIDTH 12u
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_FIELD_MASK 0x00fff000ul
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_GET(x) (((x) & 0x00fff000ul) >> 12)
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_SET(x) (((x) << 12) & 0x00fff000ul)
#define CAP_HENS_CSR_STA_BIST_XTS_FAIL_MODIFY(r, x) \
   ((((x) << 12) & 0x00fff000ul) | ((r) & 0xff000ffful))
/* Field member: cap_hens_csr::sta_bist_xts.pass                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_MSB 11u
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_WIDTH 12u
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_FIELD_MASK 0x00000ffful
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_GET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_SET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_STA_BIST_XTS_PASS_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: cap_hens_csr::sta_bist_xts_enc                           */
/* Register template: cap_hens_csr::sta_bist_xts_enc                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 658 */
/* Field member: cap_hens_csr::sta_bist_xts_enc.fail                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_MSB 23u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_LSB 12u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_WIDTH 12u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_FIELD_MASK 0x00fff000ul
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_GET(x) \
   (((x) & 0x00fff000ul) >> 12)
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_SET(x) \
   (((x) << 12) & 0x00fff000ul)
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_FAIL_MODIFY(r, x) \
   ((((x) << 12) & 0x00fff000ul) | ((r) & 0xff000ffful))
/* Field member: cap_hens_csr::sta_bist_xts_enc.pass                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_MSB 11u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_WIDTH 12u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_FIELD_MASK 0x00000ffful
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_GET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_SET(x) ((x) & 0x00000ffful)
#define CAP_HENS_CSR_STA_BIST_XTS_ENC_PASS_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: cap_hens_csr::sta_bist_pk_data                           */
/* Register template: cap_hens_csr::sta_bist_pk_data                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 668 */
/* Field member: cap_hens_csr::sta_bist_pk_data.fail                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_MSB 19u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_LSB 10u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_WIDTH 10u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_FIELD_MASK 0x000ffc00ul
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_GET(x) \
   (((x) & 0x000ffc00ul) >> 10)
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_SET(x) \
   (((x) << 10) & 0x000ffc00ul)
#define CAP_HENS_CSR_STA_BIST_PK_DATA_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00ul) | ((r) & 0xfff003fful))
/* Field member: cap_hens_csr::sta_bist_pk_data.pass                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_MSB 9u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_WIDTH 10u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_FIELD_MASK 0x000003fful
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_GET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_SET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_STA_BIST_PK_DATA_PASS_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: cap_hens_csr::sta_bist_pk_code                           */
/* Register template: cap_hens_csr::sta_bist_pk_code                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 678 */
/* Field member: cap_hens_csr::sta_bist_pk_code.fail                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_MSB 19u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_LSB 10u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_WIDTH 10u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_FIELD_MASK 0x000ffc00ul
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_GET(x) \
   (((x) & 0x000ffc00ul) >> 10)
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_SET(x) \
   (((x) << 10) & 0x000ffc00ul)
#define CAP_HENS_CSR_STA_BIST_PK_CODE_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00ul) | ((r) & 0xfff003fful))
/* Field member: cap_hens_csr::sta_bist_pk_code.pass                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_MSB 9u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_WIDTH 10u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_FIELD_MASK 0x000003fful
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_GET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_SET(x) ((x) & 0x000003fful)
#define CAP_HENS_CSR_STA_BIST_PK_CODE_PASS_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: cap_hens_csr::sta_bist_pk_dma                            */
/* Register template: cap_hens_csr::sta_bist_pk_dma                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 688 */
/* Field member: cap_hens_csr::sta_bist_pk_dma.fail                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_MSB 9u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_LSB 5u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_WIDTH 5u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_FIELD_MASK 0x000003e0ul
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_GET(x) (((x) & 0x000003e0ul) >> 5)
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_SET(x) (((x) << 5) & 0x000003e0ul)
#define CAP_HENS_CSR_STA_BIST_PK_DMA_FAIL_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0ul) | ((r) & 0xfffffc1ful))
/* Field member: cap_hens_csr::sta_bist_pk_dma.pass                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_MSB 4u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_WIDTH 5u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_FIELD_MASK 0x0000001ful
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_GET(x) ((x) & 0x0000001ful)
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_SET(x) ((x) & 0x0000001ful)
#define CAP_HENS_CSR_STA_BIST_PK_DMA_PASS_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: cap_hens_csr::sta_bist_drbg_intram                       */
/* Register template: cap_hens_csr::sta_bist_drbg_intram                   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 698 */
/* Field member: cap_hens_csr::sta_bist_drbg_intram.fail                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_MSB 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_LSB 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_WIDTH 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::sta_bist_drbg_intram.pass                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_MSB 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_WIDTH 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_STA_BIST_DRBG_INTRAM_PASS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::sta_bist_drbg_cryptoram                    */
/* Register template: cap_hens_csr::sta_bist_drbg_cryptoram                */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 708 */
/* Field member: cap_hens_csr::sta_bist_drbg_cryptoram.fail                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_MSB 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_LSB 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_WIDTH 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_FIELD_MASK 0x00000002ul
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_hens_csr::sta_bist_drbg_cryptoram.pass                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_MSB 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_LSB 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_WIDTH 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_STA_BIST_DRBG_CRYPTORAM_PASS_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Wide Register type: cap_hens_csr::cnt_doorbell_xts_enc                  */
/* Wide Register template: cap_hens_csr::cnt_doorbell_xts_enc              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 718 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_SIZE 0x2u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_BYTE_SIZE 0x8u

/* Register type: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_0_2 */
/* Register template: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_0_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 718 */
/* Field member: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_0_2.fld_31_0 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_MSB 31u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_WIDTH 32u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_1_2 */
/* Register template: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_1_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 718 */
/* Field member: cap_hens_csr::cnt_doorbell_xts_enc::cnt_doorbell_xts_enc_1_2.fld_39_32 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_MSB 7u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_WIDTH 8u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_FIELD_MASK 0x000000fful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_ENC_CNT_DOORBELL_XTS_ENC_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_hens_csr::cnt_doorbell_xts                      */
/* Wide Register template: cap_hens_csr::cnt_doorbell_xts                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 727 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_SIZE 0x2u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_BYTE_SIZE 0x8u

/* Register type: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_0_2     */
/* Register template: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_0_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 727 */
/* Field member: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_0_2.fld_31_0 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_MSB 31u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_WIDTH 32u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_1_2     */
/* Register template: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_1_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 727 */
/* Field member: cap_hens_csr::cnt_doorbell_xts::cnt_doorbell_xts_1_2.fld_39_32 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_MSB 7u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_WIDTH 8u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_FIELD_MASK 0x000000fful
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_XTS_CNT_DOORBELL_XTS_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_hens_csr::cnt_doorbell_gcm0                     */
/* Wide Register template: cap_hens_csr::cnt_doorbell_gcm0                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 736 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_SIZE 0x2u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_BYTE_SIZE 0x8u

/* Register type: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_0_2   */
/* Register template: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_0_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 736 */
/* Field member: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_0_2.fld_31_0 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_MSB 31u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_WIDTH 32u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_1_2   */
/* Register template: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_1_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 736 */
/* Field member: cap_hens_csr::cnt_doorbell_gcm0::cnt_doorbell_gcm0_1_2.fld_39_32 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_MSB 7u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_WIDTH 8u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_FIELD_MASK 0x000000fful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM0_CNT_DOORBELL_GCM0_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_hens_csr::cnt_doorbell_gcm1                     */
/* Wide Register template: cap_hens_csr::cnt_doorbell_gcm1                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 745 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_SIZE 0x2u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_BYTE_SIZE 0x8u

/* Register type: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_0_2   */
/* Register template: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_0_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 745 */
/* Field member: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_0_2.fld_31_0 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_MSB 31u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_WIDTH 32u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_1_2   */
/* Register template: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_1_2 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 745 */
/* Field member: cap_hens_csr::cnt_doorbell_gcm1::cnt_doorbell_gcm1_1_2.fld_39_32 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_MSB 7u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_WIDTH 8u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_FIELD_MASK 0x000000fful
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_GCM1_CNT_DOORBELL_GCM1_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: cap_hens_csr::cnt_doorbell_pk                       */
/* Wide Register template: cap_hens_csr::cnt_doorbell_pk                   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 754 */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_SIZE 0x2u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_BYTE_SIZE 0x8u

/* Register type: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_0_2       */
/* Register template: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_0_2   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 754 */
/* Field member: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_0_2.fld_31_0 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_MSB 31u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_WIDTH 32u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_1_2       */
/* Register template: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_1_2   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 754 */
/* Field member: cap_hens_csr::cnt_doorbell_pk::cnt_doorbell_pk_1_2.fld_39_32 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_MSB 7u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_LSB 0u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_WIDTH 8u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_FIELD_MASK 0x000000fful
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000fful)
#define CAP_HENS_CSR_CNT_DOORBELL_PK_CNT_DOORBELL_PK_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: cap_hens_csr::sta_pk_ErrorStateIndex                     */
/* Register template: cap_hens_csr::sta_pk_ErrorStateIndex                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 763 */
/* Field member: cap_hens_csr::sta_pk_ErrorStateIndex.Index                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_MSB 31u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_LSB 0u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_WIDTH 32u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_PK_ERRORSTATEINDEX_INDEX_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::sta_pk_ErrorStateVector                    */
/* Register template: cap_hens_csr::sta_pk_ErrorStateVector                */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 771 */
/* Field member: cap_hens_csr::sta_pk_ErrorStateVector.Vec                 */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_MSB 31u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_LSB 0u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_WIDTH 32u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_READ_ACCESS 1u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_WRITE_ACCESS 0u
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_STA_PK_ERRORSTATEVECTOR_VEC_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cfg_debug                                  */
/* Register template: cap_hens_csr::cfg_debug                              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 780 */
/* Field member: cap_hens_csr::cfg_debug.dport                             */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_MSB 4u
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_LSB 1u
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_WIDTH 4u
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_RESET 0x0u
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_FIELD_MASK 0x0000001eul
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_GET(x) (((x) & 0x0000001eul) >> 1)
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_SET(x) (((x) << 1) & 0x0000001eul)
#define CAP_HENS_CSR_CFG_DEBUG_DPORT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001eul) | ((r) & 0xffffffe1ul))
/* Field member: cap_hens_csr::cfg_debug.en                                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_CFG_DEBUG_EN_MSB 0u
#define CAP_HENS_CSR_CFG_DEBUG_EN_LSB 0u
#define CAP_HENS_CSR_CFG_DEBUG_EN_WIDTH 1u
#define CAP_HENS_CSR_CFG_DEBUG_EN_READ_ACCESS 1u
#define CAP_HENS_CSR_CFG_DEBUG_EN_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CFG_DEBUG_EN_RESET 0x0u
#define CAP_HENS_CSR_CFG_DEBUG_EN_FIELD_MASK 0x00000001ul
#define CAP_HENS_CSR_CFG_DEBUG_EN_GET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_DEBUG_EN_SET(x) ((x) & 0x00000001ul)
#define CAP_HENS_CSR_CFG_DEBUG_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_hens_csr::cnt_axi_aw_gcm0                            */
/* Register template: cap_hens_csr::cnt_axi_aw_gcm0                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 786 */
/* Field member: cap_hens_csr::cnt_axi_aw_gcm0.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_GCM0_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_gcm0                            */
/* Register template: cap_hens_csr::cnt_axi_dw_gcm0                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 796 */
/* Field member: cap_hens_csr::cnt_axi_dw_gcm0.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_GCM0_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_gcm0                          */
/* Register template: cap_hens_csr::cnt_axi_wrsp_gcm0                      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 806 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_gcm0.fld                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM0_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_gcm0                            */
/* Register template: cap_hens_csr::cnt_axi_ar_gcm0                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 816 */
/* Field member: cap_hens_csr::cnt_axi_ar_gcm0.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_GCM0_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_gcm0                            */
/* Register template: cap_hens_csr::cnt_axi_dr_gcm0                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 826 */
/* Field member: cap_hens_csr::cnt_axi_dr_gcm0.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_GCM0_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_gcm0                      */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_gcm0                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 836 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_gcm0.fld                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM0_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_gcm0                      */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_gcm0                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 846 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_gcm0.fld                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM0_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_gcm1                            */
/* Register template: cap_hens_csr::cnt_axi_aw_gcm1                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 856 */
/* Field member: cap_hens_csr::cnt_axi_aw_gcm1.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_GCM1_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_gcm1                            */
/* Register template: cap_hens_csr::cnt_axi_dw_gcm1                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 866 */
/* Field member: cap_hens_csr::cnt_axi_dw_gcm1.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_GCM1_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_gcm1                          */
/* Register template: cap_hens_csr::cnt_axi_wrsp_gcm1                      */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 876 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_gcm1.fld                       */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_GCM1_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_gcm1                            */
/* Register template: cap_hens_csr::cnt_axi_ar_gcm1                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 886 */
/* Field member: cap_hens_csr::cnt_axi_ar_gcm1.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_GCM1_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_gcm1                            */
/* Register template: cap_hens_csr::cnt_axi_dr_gcm1                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 896 */
/* Field member: cap_hens_csr::cnt_axi_dr_gcm1.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_GCM1_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_gcm1                      */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_gcm1                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 906 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_gcm1.fld                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_GCM1_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_gcm1                      */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_gcm1                  */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 916 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_gcm1.fld                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_GCM1_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_xts                             */
/* Register template: cap_hens_csr::cnt_axi_aw_xts                         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 926 */
/* Field member: cap_hens_csr::cnt_axi_aw_xts.fld                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_xts                             */
/* Register template: cap_hens_csr::cnt_axi_dw_xts                         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 936 */
/* Field member: cap_hens_csr::cnt_axi_dw_xts.fld                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_xts                           */
/* Register template: cap_hens_csr::cnt_axi_wrsp_xts                       */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 946 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_xts.fld                        */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_xts                             */
/* Register template: cap_hens_csr::cnt_axi_ar_xts                         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 956 */
/* Field member: cap_hens_csr::cnt_axi_ar_xts.fld                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_xts                             */
/* Register template: cap_hens_csr::cnt_axi_dr_xts                         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 966 */
/* Field member: cap_hens_csr::cnt_axi_dr_xts.fld                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_xts                       */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_xts                   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 976 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_xts.fld                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_xts                       */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_xts                   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 986 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_xts.fld                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_xts_enc                         */
/* Register template: cap_hens_csr::cnt_axi_aw_xts_enc                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 996 */
/* Field member: cap_hens_csr::cnt_axi_aw_xts_enc.fld                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_XTS_ENC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_xts_enc                         */
/* Register template: cap_hens_csr::cnt_axi_dw_xts_enc                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1006 */
/* Field member: cap_hens_csr::cnt_axi_dw_xts_enc.fld                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_XTS_ENC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_xts_enc                       */
/* Register template: cap_hens_csr::cnt_axi_wrsp_xts_enc                   */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1016 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_xts_enc.fld                    */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_XTS_ENC_FLD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_xts_enc                         */
/* Register template: cap_hens_csr::cnt_axi_ar_xts_enc                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1026 */
/* Field member: cap_hens_csr::cnt_axi_ar_xts_enc.fld                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_XTS_ENC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_xts_enc                         */
/* Register template: cap_hens_csr::cnt_axi_dr_xts_enc                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1036 */
/* Field member: cap_hens_csr::cnt_axi_dr_xts_enc.fld                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_XTS_ENC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_xts_enc                   */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_xts_enc               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1046 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_xts_enc.fld                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_XTS_ENC_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_xts_enc                   */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_xts_enc               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1056 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_xts_enc.fld                */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_XTS_ENC_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_he                              */
/* Register template: cap_hens_csr::cnt_axi_aw_he                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1066 */
/* Field member: cap_hens_csr::cnt_axi_aw_he.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_HE_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_he                              */
/* Register template: cap_hens_csr::cnt_axi_dw_he                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1076 */
/* Field member: cap_hens_csr::cnt_axi_dw_he.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_HE_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_he                            */
/* Register template: cap_hens_csr::cnt_axi_wrsp_he                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1086 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_he.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_HE_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_he                              */
/* Register template: cap_hens_csr::cnt_axi_ar_he                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1096 */
/* Field member: cap_hens_csr::cnt_axi_ar_he.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_HE_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_he                              */
/* Register template: cap_hens_csr::cnt_axi_dr_he                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1106 */
/* Field member: cap_hens_csr::cnt_axi_dr_he.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_HE_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_he                        */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_he                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1116 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_he.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_HE_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_he                        */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_he                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1126 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_he.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_HE_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_cp                              */
/* Register template: cap_hens_csr::cnt_axi_aw_cp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1136 */
/* Field member: cap_hens_csr::cnt_axi_aw_cp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_CP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_cp                              */
/* Register template: cap_hens_csr::cnt_axi_dw_cp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1146 */
/* Field member: cap_hens_csr::cnt_axi_dw_cp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_CP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_cp                            */
/* Register template: cap_hens_csr::cnt_axi_wrsp_cp                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1156 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_cp.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_CP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_cp                              */
/* Register template: cap_hens_csr::cnt_axi_ar_cp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1166 */
/* Field member: cap_hens_csr::cnt_axi_ar_cp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_CP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_cp                              */
/* Register template: cap_hens_csr::cnt_axi_dr_cp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1176 */
/* Field member: cap_hens_csr::cnt_axi_dr_cp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_CP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_cp                        */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_cp                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1186 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_cp.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_CP_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_cp                        */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_cp                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1196 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_cp.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_CP_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_dc                              */
/* Register template: cap_hens_csr::cnt_axi_aw_dc                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1206 */
/* Field member: cap_hens_csr::cnt_axi_aw_dc.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_DC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_dc                              */
/* Register template: cap_hens_csr::cnt_axi_dw_dc                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1216 */
/* Field member: cap_hens_csr::cnt_axi_dw_dc.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_DC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_dc                            */
/* Register template: cap_hens_csr::cnt_axi_wrsp_dc                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1226 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_dc.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_DC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_dc                              */
/* Register template: cap_hens_csr::cnt_axi_ar_dc                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1236 */
/* Field member: cap_hens_csr::cnt_axi_ar_dc.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_DC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_dc                              */
/* Register template: cap_hens_csr::cnt_axi_dr_dc                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1246 */
/* Field member: cap_hens_csr::cnt_axi_dr_dc.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_DC_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_dc                        */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_dc                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1256 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_dc.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_DC_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_dc                        */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_dc                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1266 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_dc.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_DC_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_mp                              */
/* Register template: cap_hens_csr::cnt_axi_aw_mp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1276 */
/* Field member: cap_hens_csr::cnt_axi_aw_mp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_MP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_mp                              */
/* Register template: cap_hens_csr::cnt_axi_dw_mp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1286 */
/* Field member: cap_hens_csr::cnt_axi_dw_mp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_MP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_mp                            */
/* Register template: cap_hens_csr::cnt_axi_wrsp_mp                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1296 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_mp.fld                         */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_MP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_mp                              */
/* Register template: cap_hens_csr::cnt_axi_ar_mp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1306 */
/* Field member: cap_hens_csr::cnt_axi_ar_mp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_MP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_mp                              */
/* Register template: cap_hens_csr::cnt_axi_dr_mp                          */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1316 */
/* Field member: cap_hens_csr::cnt_axi_dr_mp.fld                           */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_MP_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_mp                        */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_mp                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1326 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_mp.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_MP_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_mp                        */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_mp                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1336 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_mp.fld                     */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_MP_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_aw_m                               */
/* Register template: cap_hens_csr::cnt_axi_aw_m                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1346 */
/* Field member: cap_hens_csr::cnt_axi_aw_m.fld                            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AW_M_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dw_m                               */
/* Register template: cap_hens_csr::cnt_axi_dw_m                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1356 */
/* Field member: cap_hens_csr::cnt_axi_dw_m.fld                            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DW_M_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_m                             */
/* Register template: cap_hens_csr::cnt_axi_wrsp_m                         */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1366 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_m.fld                          */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_M_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_ar_m                               */
/* Register template: cap_hens_csr::cnt_axi_ar_m                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1376 */
/* Field member: cap_hens_csr::cnt_axi_ar_m.fld                            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_AR_M_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_dr_m                               */
/* Register template: cap_hens_csr::cnt_axi_dr_m                           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1386 */
/* Field member: cap_hens_csr::cnt_axi_dr_m.fld                            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_MSB 31u
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_WIDTH 32u
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_RESET 0x00000000ul
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_CNT_AXI_DR_M_FLD_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_hens_csr::cnt_axi_wrsp_err_m                         */
/* Register template: cap_hens_csr::cnt_axi_wrsp_err_m                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1396 */
/* Field member: cap_hens_csr::cnt_axi_wrsp_err_m.fld                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_WRSP_ERR_M_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::cnt_axi_rrsp_err_m                         */
/* Register template: cap_hens_csr::cnt_axi_rrsp_err_m                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1406 */
/* Field member: cap_hens_csr::cnt_axi_rrsp_err_m.fld                      */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_MSB 15u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_LSB 0u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_WIDTH 16u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_READ_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_WRITE_ACCESS 1u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_RESET 0x0000u
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_FIELD_MASK 0x0000fffful
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_GET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_SET(x) ((x) & 0x0000fffful)
#define CAP_HENS_CSR_CNT_AXI_RRSP_ERR_M_FLD_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: cap_hens_csr::base                                       */
/* Register template: cap_hens_csr::base                                   */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_hens_csr::base.scratch_reg                            */
/* Source filename: /home/cyang/projects/capri/branch5_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HENS_CSR_BASE_SCRATCH_REG_MSB 31u
#define CAP_HENS_CSR_BASE_SCRATCH_REG_LSB 0u
#define CAP_HENS_CSR_BASE_SCRATCH_REG_WIDTH 32u
#define CAP_HENS_CSR_BASE_SCRATCH_REG_READ_ACCESS 1u
#define CAP_HENS_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1u
#define CAP_HENS_CSR_BASE_SCRATCH_REG_RESET 0x00000001ul
#define CAP_HENS_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xfffffffful
#define CAP_HENS_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xfffffffful)
#define CAP_HENS_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Memory: cap_hens_csr::dhs_crypto_ctl                        */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 15 */
typedef struct {
   volatile uint32_t xts_enc_ring_base_w0; /**< Offset 0x0 (R/W) */
   volatile uint32_t xts_enc_ring_base_w1; /**< Offset 0x4 (R/W) */
   volatile uint32_t xts_enc_ring_size; /**< Offset 0x8 (R/W) */
   volatile uint32_t xts_enc_producer_idx; /**< Offset 0xc (R/W) */
   volatile uint32_t xts_enc_opa_tag_addr_w0; /**< Offset 0x10 (R/W) */
   volatile uint32_t xts_enc_opa_tag_addr_w1; /**< Offset 0x14 (R/W) */
   volatile uint32_t xts_enc_soft_rst; /**< Offset 0x18 (R/W) */
   volatile uint32_t xts_enc_ci_addr_w0; /**< Offset 0x1c (R/W) */
   volatile uint32_t xts_enc_ci_addr_w1; /**< Offset 0x20 (R/W) */
   uint8_t _pad0[0x5c];
   volatile uint32_t xts_enc_consumer_idx; /**< Offset 0x80 (R/W) */
   volatile uint32_t xts_enc_status; /**< Offset 0x84 (R/W) */
   volatile uint32_t xts_enc_error_idx; /**< Offset 0x88 (R/W) */
   uint8_t _pad1[0x74];
   volatile uint32_t xts_ring_base_w0; /**< Offset 0x100 (R/W) */
   volatile uint32_t xts_ring_base_w1; /**< Offset 0x104 (R/W) */
   volatile uint32_t xts_ring_size; /**< Offset 0x108 (R/W) */
   volatile uint32_t xts_producer_idx; /**< Offset 0x10c (R/W) */
   volatile uint32_t xts_opa_tag_addr_w0; /**< Offset 0x110 (R/W) */
   volatile uint32_t xts_opa_tag_addr_w1; /**< Offset 0x114 (R/W) */
   volatile uint32_t xts_soft_rst; /**< Offset 0x118 (R/W) */
   volatile uint32_t xts_ci_addr_w0; /**< Offset 0x11c (R/W) */
   volatile uint32_t xts_ci_addr_w1; /**< Offset 0x120 (R/W) */
   uint8_t _pad2[0x5c];
   volatile uint32_t xts_consumer_idx; /**< Offset 0x180 (R/W) */
   volatile uint32_t xts_status; /**< Offset 0x184 (R/W) */
   volatile uint32_t xts_error_idx; /**< Offset 0x188 (R/W) */
   uint8_t _pad3[0x74];
   volatile uint32_t gcm0_ring_base_w0; /**< Offset 0x200 (R/W) */
   volatile uint32_t gcm0_ring_base_w1; /**< Offset 0x204 (R/W) */
   volatile uint32_t gcm0_ring_size; /**< Offset 0x208 (R/W) */
   volatile uint32_t gcm0_producer_idx; /**< Offset 0x20c (R/W) */
   volatile uint32_t gcm0_opa_tag_addr_w0; /**< Offset 0x210 (R/W) */
   volatile uint32_t gcm0_opa_tag_addr_w1; /**< Offset 0x214 (R/W) */
   volatile uint32_t gcm0_soft_rst; /**< Offset 0x218 (R/W) */
   volatile uint32_t gcm0_ci_addr_w0; /**< Offset 0x21c (R/W) */
   volatile uint32_t gcm0_ci_addr_w1; /**< Offset 0x220 (R/W) */
   uint8_t _pad4[0x5c];
   volatile uint32_t gcm0_consumer_idx; /**< Offset 0x280 (R/W) */
   volatile uint32_t gcm0_status; /**< Offset 0x284 (R/W) */
   volatile uint32_t gcm0_error_idx; /**< Offset 0x288 (R/W) */
   uint8_t _pad5[0x74];
   volatile uint32_t gcm1_ring_base_w0; /**< Offset 0x300 (R/W) */
   volatile uint32_t gcm1_ring_base_w1; /**< Offset 0x304 (R/W) */
   volatile uint32_t gcm1_ring_size; /**< Offset 0x308 (R/W) */
   volatile uint32_t gcm1_producer_idx; /**< Offset 0x30c (R/W) */
   volatile uint32_t gcm1_opa_tag_addr_w0; /**< Offset 0x310 (R/W) */
   volatile uint32_t gcm1_opa_tag_addr_w1; /**< Offset 0x314 (R/W) */
   volatile uint32_t gcm1_soft_rst; /**< Offset 0x318 (R/W) */
   volatile uint32_t gcm1_ci_addr_w0; /**< Offset 0x31c (R/W) */
   volatile uint32_t gcm1_ci_addr_w1; /**< Offset 0x320 (R/W) */
   uint8_t _pad6[0x5c];
   volatile uint32_t gcm1_consumer_idx; /**< Offset 0x380 (R/W) */
   volatile uint32_t gcm1_status; /**< Offset 0x384 (R/W) */
   volatile uint32_t gcm1_error_idx; /**< Offset 0x388 (R/W) */
   uint8_t _pad7[0x74];
   volatile uint32_t pk_ring_base_w0; /**< Offset 0x400 (R/W) */
   volatile uint32_t pk_ring_base_w1; /**< Offset 0x404 (R/W) */
   volatile uint32_t pk_ring_size; /**< Offset 0x408 (R/W) */
   volatile uint32_t pk_producer_idx; /**< Offset 0x40c (R/W) */
   volatile uint32_t pk_opa_tag_addr_w0; /**< Offset 0x410 (R/W) */
   volatile uint32_t pk_opa_tag_addr_w1; /**< Offset 0x414 (R/W) */
   volatile uint32_t pk_soft_rst; /**< Offset 0x418 (R/W) */
   volatile uint32_t pk_ci_addr_w0; /**< Offset 0x41c (R/W) */
   volatile uint32_t pk_ci_addr_w1; /**< Offset 0x420 (R/W) */
   uint8_t _pad8[0x5c];
   volatile uint32_t pk_consumer_idx; /**< Offset 0x480 (R/W) */
   volatile uint32_t pk_status; /**< Offset 0x484 (R/W) */
   volatile uint32_t pk_error_idx; /**< Offset 0x488 (R/W) */
   uint8_t _pad9[0x74];
   volatile uint32_t cp_cfg_q_base_adr_w0; /**< Offset 0x500 (R/W) */
   volatile uint32_t cp_cfg_q_base_adr_w1; /**< Offset 0x504 (R/W) */
   volatile uint32_t cp_cfg_hotq_base_adr_w0; /**< Offset 0x508 (R/W) */
   volatile uint32_t cp_cfg_hotq_base_adr_w1; /**< Offset 0x50c (R/W) */
   volatile uint32_t cp_cfg_q_pd_idx; /**< Offset 0x510 (R/W) */
   volatile uint32_t cp_cfg_hotq_pd_idx; /**< Offset 0x514 (R/W) */
   volatile uint32_t cp_sta_q_cp_idx; /**< Offset 0x518 (R/W) */
   volatile uint32_t cp_sta_hotq_cp_idx; /**< Offset 0x51c (R/W) */
   volatile uint32_t cp_sta_q_cp_idx_early; /**< Offset 0x520 (R/W) */
   volatile uint32_t cp_sta_hotq_cp_idx_early; /**< Offset 0x524 (R/W) */
   volatile uint32_t cp_cfg_glb; /**< Offset 0x528 (R/W) */
   volatile uint32_t cp_cfg_dist; /**< Offset 0x52c (R/W) */
   volatile uint32_t cp_cfg_ueng_w0; /**< Offset 0x530 (R/W) */
   volatile uint32_t cp_cfg_ueng_w1; /**< Offset 0x534 (R/W) */
   volatile uint32_t cp_cfg_q_cp_idx; /**< Offset 0x538 (R/W) */
   volatile uint32_t cp_cfg_hotq_cp_idx; /**< Offset 0x53c (R/W) */
   volatile uint32_t cp_cfg_limit; /**< Offset 0x540 (R/W) */
   volatile uint32_t cp_cfg_axi_timeout; /**< Offset 0x544 (R/W) */
   volatile uint32_t cp_cfg_host; /**< Offset 0x548 (R/W) */
   volatile uint32_t cp_cfg_host_opaque_tag_data; /**< Offset 0x54c (R/W) */
   volatile uint32_t cp_cfg_host_opaque_tag_adr_w0; /**< Offset 0x550 (R/W) */
   volatile uint32_t cp_cfg_host_opaque_tag_adr_w1; /**< Offset 0x554 (R/W) */
   volatile uint32_t cp_cfg_axi_settings_w0; /**< Offset 0x558 (R/W) */
   volatile uint32_t cp_cfg_axi_settings_w1; /**< Offset 0x55c (R/W) */
   volatile uint32_t cp_cfg_spare_debug; /**< Offset 0x560 (R/W) */
   volatile uint32_t cp_int; /**< Offset 0x564 (R/W) */
   volatile uint32_t cp_int_mask; /**< Offset 0x568 (R/W) */
   volatile uint32_t cp_int_ecc_error; /**< Offset 0x56c (R/W) */
   volatile uint32_t cp_int_axi_error_w0; /**< Offset 0x570 (R/W) */
   volatile uint32_t cp_int_axi_error_w1; /**< Offset 0x574 (R/W) */
   volatile uint32_t cp_int_ueng_error_w0; /**< Offset 0x578 (R/W) */
   volatile uint32_t cp_int_ueng_error_w1; /**< Offset 0x57c (R/W) */
   volatile uint32_t cp_sta_bist_done_pass; /**< Offset 0x580 (R/W) */
   volatile uint32_t cp_sta_bist_done_fail; /**< Offset 0x584 (R/W) */
   volatile uint32_t cp_sta_debug_w0; /**< Offset 0x588 (R/W) */
   volatile uint32_t cp_sta_debug_w1; /**< Offset 0x58c (R/W) */
   volatile uint32_t cp_sta_debug_w2; /**< Offset 0x590 (R/W) */
   volatile uint32_t cp_sta_debug_w3; /**< Offset 0x594 (R/W) */
   volatile uint32_t cp_sta_debug_w4; /**< Offset 0x598 (R/W) */
   volatile uint32_t cp_sta_debug_w5; /**< Offset 0x59c (R/W) */
   volatile uint32_t cp_sta_debug_w6; /**< Offset 0x5a0 (R/W) */
   volatile uint32_t cp_sta_debug_w7; /**< Offset 0x5a4 (R/W) */
   volatile uint32_t cp_sta_in_bcnt_w0; /**< Offset 0x5a8 (R/W) */
   volatile uint32_t cp_sta_in_bcnt_w1; /**< Offset 0x5ac (R/W) */
   volatile uint32_t cp_sta_out_bcnt_w0; /**< Offset 0x5b0 (R/W) */
   volatile uint32_t cp_sta_out_bcnt_w1; /**< Offset 0x5b4 (R/W) */
   volatile uint32_t cp_sta_ecc_error; /**< Offset 0x5b8 (R/W) */
   uint8_t _pad10[0x44];
   volatile uint32_t dc_cfg_q_base_adr_w0; /**< Offset 0x600 (R/W) */
   volatile uint32_t dc_cfg_q_base_adr_w1; /**< Offset 0x604 (R/W) */
   volatile uint32_t dc_cfg_hotq_base_adr_w0; /**< Offset 0x608 (R/W) */
   volatile uint32_t dc_cfg_hotq_base_adr_w1; /**< Offset 0x60c (R/W) */
   volatile uint32_t dc_cfg_q_pd_idx; /**< Offset 0x610 (R/W) */
   volatile uint32_t dc_cfg_hotq_pd_idx; /**< Offset 0x614 (R/W) */
   volatile uint32_t dc_sta_q_cp_idx; /**< Offset 0x618 (R/W) */
   volatile uint32_t dc_sta_hotq_cp_idx; /**< Offset 0x61c (R/W) */
   volatile uint32_t dc_sta_q_cp_idx_early; /**< Offset 0x620 (R/W) */
   volatile uint32_t dc_sta_hotq_cp_idx_early; /**< Offset 0x624 (R/W) */
   volatile uint32_t dc_cfg_glb; /**< Offset 0x628 (R/W) */
   volatile uint32_t dc_cfg_dist; /**< Offset 0x62c (R/W) */
   volatile uint32_t dc_cfg_ueng_w0; /**< Offset 0x630 (R/W) */
   volatile uint32_t dc_cfg_ueng_w1; /**< Offset 0x634 (R/W) */
   volatile uint32_t dc_cfg_q_cp_idx; /**< Offset 0x638 (R/W) */
   volatile uint32_t dc_cfg_hotq_cp_idx; /**< Offset 0x63c (R/W) */
   volatile uint32_t dc_cfg_limit; /**< Offset 0x640 (R/W) */
   volatile uint32_t dc_cfg_axi_timeout; /**< Offset 0x644 (R/W) */
   volatile uint32_t dc_cfg_host; /**< Offset 0x648 (R/W) */
   volatile uint32_t dc_cfg_host_opaque_tag_data; /**< Offset 0x64c (R/W) */
   volatile uint32_t dc_cfg_host_opaque_tag_adr_w0; /**< Offset 0x650 (R/W) */
   volatile uint32_t dc_cfg_host_opaque_tag_adr_w1; /**< Offset 0x654 (R/W) */
   volatile uint32_t dc_cfg_axi_settings_w0; /**< Offset 0x658 (R/W) */
   volatile uint32_t dc_cfg_axi_settings_w1; /**< Offset 0x65c (R/W) */
   volatile uint32_t dc_cfg_spare_debug; /**< Offset 0x660 (R/W) */
   volatile uint32_t dc_int; /**< Offset 0x664 (R/W) */
   volatile uint32_t dc_int_mask; /**< Offset 0x668 (R/W) */
   volatile uint32_t dc_int_ecc_error; /**< Offset 0x66c (R/W) */
   volatile uint32_t dc_int_axi_error_w0; /**< Offset 0x670 (R/W) */
   volatile uint32_t dc_int_axi_error_w1; /**< Offset 0x674 (R/W) */
   volatile uint32_t dc_int_ueng_error_w0; /**< Offset 0x678 (R/W) */
   volatile uint32_t dc_int_ueng_error_w1; /**< Offset 0x67c (R/W) */
   volatile uint32_t dc_sta_bist_done_pass; /**< Offset 0x680 (R/W) */
   volatile uint32_t dc_sta_bist_done_fail; /**< Offset 0x684 (R/W) */
   volatile uint32_t dc_sta_debug_w0; /**< Offset 0x688 (R/W) */
   volatile uint32_t dc_sta_debug_w1; /**< Offset 0x68c (R/W) */
   volatile uint32_t dc_sta_debug_w2; /**< Offset 0x690 (R/W) */
   volatile uint32_t dc_sta_debug_w3; /**< Offset 0x694 (R/W) */
   volatile uint32_t dc_sta_debug_w4; /**< Offset 0x698 (R/W) */
   volatile uint32_t dc_sta_debug_w5; /**< Offset 0x69c (R/W) */
   volatile uint32_t dc_sta_debug_w6; /**< Offset 0x6a0 (R/W) */
   volatile uint32_t dc_sta_debug_w7; /**< Offset 0x6a4 (R/W) */
   volatile uint32_t dc_sta_in_bcnt_w0; /**< Offset 0x6a8 (R/W) */
   volatile uint32_t dc_sta_in_bcnt_w1; /**< Offset 0x6ac (R/W) */
   volatile uint32_t dc_sta_out_bcnt_w0; /**< Offset 0x6b0 (R/W) */
   volatile uint32_t dc_sta_out_bcnt_w1; /**< Offset 0x6b4 (R/W) */
   volatile uint32_t dc_sta_ecc_error; /**< Offset 0x6b8 (R/W) */
   uint8_t _pad11[0x1944];
   volatile uint32_t md_drbg_cryptoram_random_num0[0x80]; /**< Offset 0x2000 (R/W) */
   volatile uint32_t md_drbg_cryptoram_random_num1[0x80]; /**< Offset 0x2200 (R/W) */
   volatile uint32_t md_drbg_cryptoram_psnl_str_p[0x8]; /**< Offset 0x2400 (R/W) */
   uint8_t _pad12[0x20];
   volatile uint32_t md_drbg_cryptoram_entropy_inst[0xc]; /**< Offset 0x2440 (R/W) */
   uint8_t _pad13[0x10];
   volatile uint32_t md_drbg_cryptoram_entropy_reseed[0x8]; /**< Offset 0x2480 (R/W) */
   uint8_t _pad14[0x60];
   volatile uint32_t md_drbg_isr; /**< Offset 0x2500 (R/W) */
   volatile uint32_t md_drbg_msk; /**< Offset 0x2504 (R/W) */
   volatile uint32_t md_drbg_icr; /**< Offset 0x2508 (R/W) */
   volatile uint32_t md_drbg_ver; /**< Offset 0x250c (R/W) */
   volatile uint32_t md_drbg_gct; /**< Offset 0x2510 (R/W) */
   volatile uint32_t md_drbg_rsvr0; /**< Offset 0x2514 (R/W) */
   volatile uint32_t md_drbg_gs; /**< Offset 0x2518 (R/W) */
   volatile uint32_t md_drbg_rsvr1; /**< Offset 0x251c (R/W) */
   volatile uint32_t md_drbg_rng; /**< Offset 0x2520 (R/W) */
   volatile uint32_t md_drbg_drnge; /**< Offset 0x2524 (R/W) */
   uint8_t _pad15[0xd8];
   volatile uint32_t md_trng_controlreg; /**< Offset 0x2600 (R/W) */
   volatile uint32_t md_trng_fifolevel; /**< Offset 0x2604 (R/W) */
   volatile uint32_t md_trng_fifothresh; /**< Offset 0x2608 (R/W) */
   volatile uint32_t md_trng_fifodepth; /**< Offset 0x260c (R/W) */
   volatile uint32_t md_trng_key0; /**< Offset 0x2610 (R/W) */
   volatile uint32_t md_trng_key1; /**< Offset 0x2614 (R/W) */
   volatile uint32_t md_trng_key2; /**< Offset 0x2618 (R/W) */
   volatile uint32_t md_trng_key3; /**< Offset 0x261c (R/W) */
   volatile uint32_t md_trng_testdata; /**< Offset 0x2620 (R/W) */
   volatile uint32_t md_trng_repthresh; /**< Offset 0x2624 (R/W) */
   volatile uint32_t md_trng_prop1; /**< Offset 0x2628 (R/W) */
   volatile uint32_t md_trng_prop2; /**< Offset 0x262c (R/W) */
   volatile uint32_t md_trng_status; /**< Offset 0x2630 (R/W) */
   volatile uint32_t md_trng_initwaitval; /**< Offset 0x2634 (R/W) */
   volatile uint32_t md_trng_disableosc0; /**< Offset 0x2638 (R/W) */
   volatile uint32_t md_trng_disableosc1; /**< Offset 0x263c (R/W) */
   volatile uint32_t md_trng_swofftmrval; /**< Offset 0x2640 (R/W) */
   volatile uint32_t md_trng_clkdiv; /**< Offset 0x2644 (R/W) */
   volatile uint32_t md_trng_ais31conf0; /**< Offset 0x2648 (R/W) */
   volatile uint32_t md_trng_ais31conf1; /**< Offset 0x264c (R/W) */
   volatile uint32_t md_trng_ais31conf2; /**< Offset 0x2650 (R/W) */
   volatile uint32_t md_trng_ais31status; /**< Offset 0x2654 (R/W) */
   uint8_t _pad16[0x19a8];
} Cap_hens_csr_dhs_crypto_ctl_reg_sv, *PTR_Cap_hens_csr_dhs_crypto_ctl_reg_sv;

/* Typedef for Group: cap_hens_csr::int_groups                             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 429 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_hens_csr_int_groups_reg_sv, *PTR_Cap_hens_csr_int_groups_reg_sv;

/* Typedef for Group: cap_hens_csr::int_ipcore                             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 430 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_hens_csr_int_ipcore_reg_sv, *PTR_Cap_hens_csr_int_ipcore_reg_sv;

/* Typedef for Group: cap_hens_csr::int_pk_ecc                             */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 439 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_hens_csr_int_pk_ecc_reg_sv, *PTR_Cap_hens_csr_int_pk_ecc_reg_sv;

/* Typedef for Group: cap_hens_csr::int_drbg_intram_ecc                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 440 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_hens_csr_int_drbg_intram_ecc_reg_sv,
  *PTR_Cap_hens_csr_int_drbg_intram_ecc_reg_sv;

/* Typedef for Group: cap_hens_csr::int_drbg_cryptoram_ecc                 */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 441 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_hens_csr_int_drbg_cryptoram_ecc_reg_sv,
  *PTR_Cap_hens_csr_int_drbg_cryptoram_ecc_reg_sv;

/* Typedef for Group: cap_hens_csr::int_axi_err                            */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 442 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_hens_csr_int_axi_err_reg_sv, *PTR_Cap_hens_csr_int_axi_err_reg_sv;

/* Typedef for Wide Register: cap_hens_csr::sta_pk_ecc                     */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 473 */
typedef struct {
   volatile uint32_t sta_pk_ecc_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pk_ecc_1_2; /**< Offset 0x4 (R) */
} Cap_hens_csr_sta_pk_ecc_reg_sv, *PTR_Cap_hens_csr_sta_pk_ecc_reg_sv;

/* Typedef for Wide Register: cap_hens_csr::cnt_doorbell_xts_enc           */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 718 */
typedef struct {
   volatile uint32_t cnt_doorbell_xts_enc_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_xts_enc_1_2; /**< Offset 0x4 (R/W) */
} Cap_hens_csr_cnt_doorbell_xts_enc_reg_sv,
  *PTR_Cap_hens_csr_cnt_doorbell_xts_enc_reg_sv;

/* Typedef for Wide Register: cap_hens_csr::cnt_doorbell_xts               */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 727 */
typedef struct {
   volatile uint32_t cnt_doorbell_xts_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_xts_1_2; /**< Offset 0x4 (R/W) */
} Cap_hens_csr_cnt_doorbell_xts_reg_sv,
  *PTR_Cap_hens_csr_cnt_doorbell_xts_reg_sv;

/* Typedef for Wide Register: cap_hens_csr::cnt_doorbell_gcm0              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 736 */
typedef struct {
   volatile uint32_t cnt_doorbell_gcm0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_gcm0_1_2; /**< Offset 0x4 (R/W) */
} Cap_hens_csr_cnt_doorbell_gcm0_reg_sv,
  *PTR_Cap_hens_csr_cnt_doorbell_gcm0_reg_sv;

/* Typedef for Wide Register: cap_hens_csr::cnt_doorbell_gcm1              */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 745 */
typedef struct {
   volatile uint32_t cnt_doorbell_gcm1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_gcm1_1_2; /**< Offset 0x4 (R/W) */
} Cap_hens_csr_cnt_doorbell_gcm1_reg_sv,
  *PTR_Cap_hens_csr_cnt_doorbell_gcm1_reg_sv;

/* Typedef for Wide Register: cap_hens_csr::cnt_doorbell_pk                */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 754 */
typedef struct {
   volatile uint32_t cnt_doorbell_pk_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_pk_1_2; /**< Offset 0x4 (R/W) */
} Cap_hens_csr_cnt_doorbell_pk_reg_sv, *PTR_Cap_hens_csr_cnt_doorbell_pk_reg_sv;

/* Typedef for Addressmap: cap_hens_csr                                    */
/* Source filename: /vol/dump/cyang/capri/branch5_gen/capri/model/cap_he/hens_gcsr_hens_ppp_expanded, line: 1418 */
typedef struct {
   Cap_hens_csr_dhs_crypto_ctl_reg_sv dhs_crypto_ctl; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_he_ctl; /**< Offset 0x4000 (R/W) */
   volatile uint32_t sta_xts_enc; /**< Offset 0x4004 (R) */
   volatile uint32_t sta_xts; /**< Offset 0x4008 (R) */
   volatile uint32_t sta_gcm0; /**< Offset 0x400c (R) */
   volatile uint32_t sta_gcm1; /**< Offset 0x4010 (R) */
   volatile uint32_t sta_pk; /**< Offset 0x4014 (R) */
   volatile uint32_t csr_intr; /**< Offset 0x4018 (R/W) */
   uint8_t _pad0[0x4];
   Cap_hens_csr_int_groups_reg_sv int_groups; /**< Offset 0x4020 (R/W) */
   Cap_hens_csr_int_ipcore_reg_sv int_ipcore; /**< Offset 0x4030 (R/W) */
   Cap_hens_csr_int_pk_ecc_reg_sv int_pk_ecc; /**< Offset 0x4040 (R/W) */
   Cap_hens_csr_int_drbg_intram_ecc_reg_sv int_drbg_intram_ecc; /**< Offset 0x4050 (R/W) */
   Cap_hens_csr_int_drbg_cryptoram_ecc_reg_sv int_drbg_cryptoram_ecc; /**< Offset 0x4060 (R/W) */
   Cap_hens_csr_int_axi_err_reg_sv int_axi_err; /**< Offset 0x4070 (R/W) */
   volatile uint32_t cfg_pk_ecc; /**< Offset 0x4080 (R/W) */
   uint8_t _pad1[0x4];
   volatile Cap_hens_csr_sta_pk_ecc_reg_sv sta_pk_ecc; /**< Offset 0x4088 (R) */
   volatile uint32_t sta_pk_ecc_vec; /**< Offset 0x4090 (R) */
   volatile uint32_t cfg_drbg_intram_ecc; /**< Offset 0x4094 (R/W) */
   volatile uint32_t sta_drbg_intram_ecc; /**< Offset 0x4098 (R) */
   volatile uint32_t cfg_drbg_cryptoram_ecc; /**< Offset 0x409c (R/W) */
   volatile uint32_t sta_drbg_cryptoram_ecc; /**< Offset 0x40a0 (R) */
   volatile uint32_t cfg_bist_gcm0; /**< Offset 0x40a4 (R/W) */
   volatile uint32_t cfg_bist_gcm1; /**< Offset 0x40a8 (R/W) */
   volatile uint32_t cfg_bist_xts; /**< Offset 0x40ac (R/W) */
   volatile uint32_t cfg_bist_xts_enc; /**< Offset 0x40b0 (R/W) */
   volatile uint32_t cfg_bist_pk_data; /**< Offset 0x40b4 (R/W) */
   volatile uint32_t cfg_bist_pk_code; /**< Offset 0x40b8 (R/W) */
   volatile uint32_t cfg_bist_pk_dma; /**< Offset 0x40bc (R/W) */
   volatile uint32_t cfg_bist_drbg_intram; /**< Offset 0x40c0 (R/W) */
   volatile uint32_t cfg_bist_drbg_cryptoram; /**< Offset 0x40c4 (R/W) */
   volatile uint32_t sta_bist_gcm0; /**< Offset 0x40c8 (R) */
   volatile uint32_t sta_bist_gcm1; /**< Offset 0x40cc (R) */
   volatile uint32_t sta_bist_xts; /**< Offset 0x40d0 (R) */
   volatile uint32_t sta_bist_xts_enc; /**< Offset 0x40d4 (R) */
   volatile uint32_t sta_bist_pk_data; /**< Offset 0x40d8 (R) */
   volatile uint32_t sta_bist_pk_code; /**< Offset 0x40dc (R) */
   volatile uint32_t sta_bist_pk_dma; /**< Offset 0x40e0 (R) */
   volatile uint32_t sta_bist_drbg_intram; /**< Offset 0x40e4 (R) */
   volatile uint32_t sta_bist_drbg_cryptoram; /**< Offset 0x40e8 (R) */
   uint8_t _pad2[0x4];
   volatile Cap_hens_csr_cnt_doorbell_xts_enc_reg_sv cnt_doorbell_xts_enc; /**< Offset 0x40f0 (R/W) */
   volatile Cap_hens_csr_cnt_doorbell_xts_reg_sv cnt_doorbell_xts; /**< Offset 0x40f8 (R/W) */
   volatile Cap_hens_csr_cnt_doorbell_gcm0_reg_sv cnt_doorbell_gcm0; /**< Offset 0x4100 (R/W) */
   volatile Cap_hens_csr_cnt_doorbell_gcm1_reg_sv cnt_doorbell_gcm1; /**< Offset 0x4108 (R/W) */
   volatile Cap_hens_csr_cnt_doorbell_pk_reg_sv cnt_doorbell_pk; /**< Offset 0x4110 (R/W) */
   volatile uint32_t sta_pk_ErrorStateIndex; /**< Offset 0x4118 (R) */
   volatile uint32_t sta_pk_ErrorStateVector; /**< Offset 0x411c (R) */
   volatile uint32_t cfg_debug; /**< Offset 0x4120 (R/W) */
   volatile uint32_t cnt_axi_aw_gcm0; /**< Offset 0x4124 (R/W) */
   volatile uint32_t cnt_axi_dw_gcm0; /**< Offset 0x4128 (R/W) */
   volatile uint32_t cnt_axi_wrsp_gcm0; /**< Offset 0x412c (R/W) */
   volatile uint32_t cnt_axi_ar_gcm0; /**< Offset 0x4130 (R/W) */
   volatile uint32_t cnt_axi_dr_gcm0; /**< Offset 0x4134 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_gcm0; /**< Offset 0x4138 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_gcm0; /**< Offset 0x413c (R/W) */
   volatile uint32_t cnt_axi_aw_gcm1; /**< Offset 0x4140 (R/W) */
   volatile uint32_t cnt_axi_dw_gcm1; /**< Offset 0x4144 (R/W) */
   volatile uint32_t cnt_axi_wrsp_gcm1; /**< Offset 0x4148 (R/W) */
   volatile uint32_t cnt_axi_ar_gcm1; /**< Offset 0x414c (R/W) */
   volatile uint32_t cnt_axi_dr_gcm1; /**< Offset 0x4150 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_gcm1; /**< Offset 0x4154 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_gcm1; /**< Offset 0x4158 (R/W) */
   volatile uint32_t cnt_axi_aw_xts; /**< Offset 0x415c (R/W) */
   volatile uint32_t cnt_axi_dw_xts; /**< Offset 0x4160 (R/W) */
   volatile uint32_t cnt_axi_wrsp_xts; /**< Offset 0x4164 (R/W) */
   volatile uint32_t cnt_axi_ar_xts; /**< Offset 0x4168 (R/W) */
   volatile uint32_t cnt_axi_dr_xts; /**< Offset 0x416c (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_xts; /**< Offset 0x4170 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_xts; /**< Offset 0x4174 (R/W) */
   volatile uint32_t cnt_axi_aw_xts_enc; /**< Offset 0x4178 (R/W) */
   volatile uint32_t cnt_axi_dw_xts_enc; /**< Offset 0x417c (R/W) */
   volatile uint32_t cnt_axi_wrsp_xts_enc; /**< Offset 0x4180 (R/W) */
   volatile uint32_t cnt_axi_ar_xts_enc; /**< Offset 0x4184 (R/W) */
   volatile uint32_t cnt_axi_dr_xts_enc; /**< Offset 0x4188 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_xts_enc; /**< Offset 0x418c (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_xts_enc; /**< Offset 0x4190 (R/W) */
   volatile uint32_t cnt_axi_aw_he; /**< Offset 0x4194 (R/W) */
   volatile uint32_t cnt_axi_dw_he; /**< Offset 0x4198 (R/W) */
   volatile uint32_t cnt_axi_wrsp_he; /**< Offset 0x419c (R/W) */
   volatile uint32_t cnt_axi_ar_he; /**< Offset 0x41a0 (R/W) */
   volatile uint32_t cnt_axi_dr_he; /**< Offset 0x41a4 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_he; /**< Offset 0x41a8 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_he; /**< Offset 0x41ac (R/W) */
   volatile uint32_t cnt_axi_aw_cp; /**< Offset 0x41b0 (R/W) */
   volatile uint32_t cnt_axi_dw_cp; /**< Offset 0x41b4 (R/W) */
   volatile uint32_t cnt_axi_wrsp_cp; /**< Offset 0x41b8 (R/W) */
   volatile uint32_t cnt_axi_ar_cp; /**< Offset 0x41bc (R/W) */
   volatile uint32_t cnt_axi_dr_cp; /**< Offset 0x41c0 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_cp; /**< Offset 0x41c4 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_cp; /**< Offset 0x41c8 (R/W) */
   volatile uint32_t cnt_axi_aw_dc; /**< Offset 0x41cc (R/W) */
   volatile uint32_t cnt_axi_dw_dc; /**< Offset 0x41d0 (R/W) */
   volatile uint32_t cnt_axi_wrsp_dc; /**< Offset 0x41d4 (R/W) */
   volatile uint32_t cnt_axi_ar_dc; /**< Offset 0x41d8 (R/W) */
   volatile uint32_t cnt_axi_dr_dc; /**< Offset 0x41dc (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_dc; /**< Offset 0x41e0 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_dc; /**< Offset 0x41e4 (R/W) */
   volatile uint32_t cnt_axi_aw_mp; /**< Offset 0x41e8 (R/W) */
   volatile uint32_t cnt_axi_dw_mp; /**< Offset 0x41ec (R/W) */
   volatile uint32_t cnt_axi_wrsp_mp; /**< Offset 0x41f0 (R/W) */
   volatile uint32_t cnt_axi_ar_mp; /**< Offset 0x41f4 (R/W) */
   volatile uint32_t cnt_axi_dr_mp; /**< Offset 0x41f8 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_mp; /**< Offset 0x41fc (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_mp; /**< Offset 0x4200 (R/W) */
   volatile uint32_t cnt_axi_aw_m; /**< Offset 0x4204 (R/W) */
   volatile uint32_t cnt_axi_dw_m; /**< Offset 0x4208 (R/W) */
   volatile uint32_t cnt_axi_wrsp_m; /**< Offset 0x420c (R/W) */
   volatile uint32_t cnt_axi_ar_m; /**< Offset 0x4210 (R/W) */
   volatile uint32_t cnt_axi_dr_m; /**< Offset 0x4214 (R/W) */
   volatile uint32_t cnt_axi_wrsp_err_m; /**< Offset 0x4218 (R/W) */
   volatile uint32_t cnt_axi_rrsp_err_m; /**< Offset 0x421c (R/W) */
   volatile uint32_t base; /**< Offset 0x4220 (R/W) */
   uint8_t _pad3[0x3ddc];
} Cap_hens_csr_reg_sv, *PTR_Cap_hens_csr_reg_sv;

#endif
