xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_1,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_9,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_16,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_sim_netlist.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_16,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_sim_netlist.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_23,../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mig_7series_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_sim_netlist.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_mig_7series_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/sim/design_1_rst_mig_7series_0_100M_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lec19.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/c4fe/src/lec19.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
my_counter_ip_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
my_counter_ip_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_my_counter_ip_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_my_counter_ip_0_0/sim/design_1_my_counter_ip_0_0.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_cc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_sim_netlist.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lecture_20.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
