git clone --depth 1 --no-tags https://github.com/GitCHES/AES_TIs.git f:/verilog_sva_gh_scraper/data/full_repos/146237232
git clone --depth 1 --no-tags https://github.com/mauriciomc/GIT_FPGA_TESTER.git f:/verilog_sva_gh_scraper/data/full_repos/146218004
git clone --depth 1 --no-tags https://github.com/ielecer/Linear_Block_Coding_Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/149541073
git clone --depth 1 --no-tags https://github.com/saunak1994/LinearRegressionModule.git f:/verilog_sva_gh_scraper/data/full_repos/147864782
git clone --depth 1 --no-tags https://github.com/Deepansh1992/Single_Precision_Floating_point_adder-.git f:/verilog_sva_gh_scraper/data/full_repos/152365329
git clone --depth 1 --no-tags https://github.com/thotypous/wscad2018-demo.git f:/verilog_sva_gh_scraper/data/full_repos/151040746
git clone --depth 1 --no-tags https://github.com/KamelAbdelouahab/stochcomp.git f:/verilog_sva_gh_scraper/data/full_repos/151749497
git clone --depth 1 --no-tags https://github.com/jakeh12/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/146235429
git clone --depth 1 --no-tags https://github.com/roo16kie/Image_Display_Control_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/151686546
git clone --depth 1 --no-tags https://github.com/Harrypotterrrr/Digital-design-course.git f:/verilog_sva_gh_scraper/data/full_repos/148791523
git clone --depth 1 --no-tags https://github.com/McLemoreT/ARM_LEGv8.git f:/verilog_sva_gh_scraper/data/full_repos/148080132
git clone --depth 1 --no-tags https://github.com/KingTwoPro/jtag.git f:/verilog_sva_gh_scraper/data/full_repos/150381763
git clone --depth 1 --no-tags https://github.com/ksandeep905/UVM-TB.git f:/verilog_sva_gh_scraper/data/full_repos/150698434
git clone --depth 1 --no-tags https://github.com/teezhiyao/MHP_2018_CI03_7.git f:/verilog_sva_gh_scraper/data/full_repos/151520083
git clone --depth 1 --no-tags https://github.com/nancy8632130/Hardware-Design-and-Lab-Final-Game.git f:/verilog_sva_gh_scraper/data/full_repos/151680242
git clone --depth 1 --no-tags https://github.com/rainairCC/VendingMachines.git f:/verilog_sva_gh_scraper/data/full_repos/151680716
git clone --depth 1 --no-tags https://github.com/AndreaN33/EECS301-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/149899636
git clone --depth 1 --no-tags https://github.com/MonroeQuantumNetworks/artiq-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/150366192
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_A10.git f:/verilog_sva_gh_scraper/data/full_repos/151438195
git clone --depth 1 --no-tags https://github.com/lamorgan/EC413-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/150884833
git clone --depth 1 --no-tags https://github.com/foureyedengineer/VerilogProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/148322361
git clone --depth 1 --no-tags https://github.com/samuel-feibel/RobotsNRoses.git f:/verilog_sva_gh_scraper/data/full_repos/147840924
git clone --depth 1 --no-tags https://github.com/ssreekanth2000/comp-hw2.git f:/verilog_sva_gh_scraper/data/full_repos/149688216
git clone --depth 1 --no-tags https://github.com/jubayer0175/STUMPS-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/148582394
git clone --depth 1 --no-tags https://github.com/tamim-asif/lgraph-private.git f:/verilog_sva_gh_scraper/data/full_repos/149505171
git clone --depth 1 --no-tags https://github.com/xiyoyoyohades/DigitalCircuitProject.git f:/verilog_sva_gh_scraper/data/full_repos/149553056
git clone --depth 1 --no-tags https://github.com/swallen000/Dlab_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/152091560
git clone --depth 1 --no-tags https://github.com/danjapapajani-zz/DE1-SoC_AudioSynthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/151974242
git clone --depth 1 --no-tags https://github.com/abdullahsultan/Car-off-Light-and-Gate-Snesor-Code-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/152397352
git clone --depth 1 --no-tags https://github.com/alexanderlopes11/INF251-Trabalho2.git f:/verilog_sva_gh_scraper/data/full_repos/150663560
git clone --depth 1 --no-tags https://github.com/zhangkai0121/TNN_ACC_0803.git f:/verilog_sva_gh_scraper/data/full_repos/143385847
git clone --depth 1 --no-tags https://github.com/huanchin/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/143846846
git clone --depth 1 --no-tags https://github.com/zhouliyan/verilog_book_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/143830409
git clone --depth 1 --no-tags https://github.com/zaqc/sd_card.git f:/verilog_sva_gh_scraper/data/full_repos/144051473
git clone --depth 1 --no-tags https://github.com/bwalkowi/proc.git f:/verilog_sva_gh_scraper/data/full_repos/144369752
git clone --depth 1 --no-tags https://github.com/michaelwang0213/Cat-Mouse.git f:/verilog_sva_gh_scraper/data/full_repos/150274449
git clone --depth 1 --no-tags https://github.com/anjimetidora/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/150290796
git clone --depth 1 --no-tags https://github.com/San-Fran/iverilog_mux4x1.git f:/verilog_sva_gh_scraper/data/full_repos/149713469
git clone --depth 1 --no-tags https://github.com/mazhanoff/MIPS_project.git f:/verilog_sva_gh_scraper/data/full_repos/151100244
git clone --depth 1 --no-tags https://github.com/jungwon-choi/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/149309927
git clone --depth 1 --no-tags https://github.com/NicAmelina/UL_EECE371_F18_NAM.git f:/verilog_sva_gh_scraper/data/full_repos/149314996
git clone --depth 1 --no-tags https://github.com/vjaligam/Vj_Repo.git f:/verilog_sva_gh_scraper/data/full_repos/143897373
git clone --depth 1 --no-tags https://github.com/lublot/led-control.git f:/verilog_sva_gh_scraper/data/full_repos/149059724
git clone --depth 1 --no-tags https://github.com/TakaneP/Dlab.git f:/verilog_sva_gh_scraper/data/full_repos/150047976
git clone --depth 1 --no-tags https://github.com/TakaneP/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/150061258
git clone --depth 1 --no-tags https://github.com/Sango1011/number_display.git f:/verilog_sva_gh_scraper/data/full_repos/144926263
git clone --depth 1 --no-tags https://github.com/Sango1011/electronic_craps.git f:/verilog_sva_gh_scraper/data/full_repos/144926658
git clone --depth 1 --no-tags https://github.com/nadzbz/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/148671100
git clone --depth 1 --no-tags https://github.com/sarvesh0303/comp_arch.git f:/verilog_sva_gh_scraper/data/full_repos/150214807
git clone --depth 1 --no-tags https://github.com/Milky2018/myHomeworkScripts.git f:/verilog_sva_gh_scraper/data/full_repos/152014027
git clone --depth 1 --no-tags https://github.com/jramonrod/PlatformArenaShooter.git f:/verilog_sva_gh_scraper/data/full_repos/152190187
git clone --depth 1 --no-tags https://github.com/Le-no/vga_driver.git f:/verilog_sva_gh_scraper/data/full_repos/146454588
git clone --depth 1 --no-tags https://github.com/nikok94/mersenne_Twister_generator.git f:/verilog_sva_gh_scraper/data/full_repos/146264328
git clone --depth 1 --no-tags https://github.com/arafatms/CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/146091634
git clone --depth 1 --no-tags https://github.com/SorianoJuan/ArqDeComputadoras.git f:/verilog_sva_gh_scraper/data/full_repos/146128357
git clone --depth 1 --no-tags https://github.com/ipsita2105/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/147024616
git clone --depth 1 --no-tags https://github.com/imartinezf/Decodificador.git f:/verilog_sva_gh_scraper/data/full_repos/147842350
git clone --depth 1 --no-tags https://github.com/MarvenGarsalli/SPI-within-Qsys_Nios.git f:/verilog_sva_gh_scraper/data/full_repos/151791962
git clone --depth 1 --no-tags https://github.com/SoyM/lattice-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/148453095
git clone --depth 1 --no-tags https://github.com/chaitany10/COA-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/149869818
git clone --depth 1 --no-tags https://github.com/illright/game-of-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/150072393
git clone --depth 1 --no-tags https://github.com/Boraillie/VHDL_MainProject.git f:/verilog_sva_gh_scraper/data/full_repos/150379790
git clone --depth 1 --no-tags https://github.com/JamesAslan/cod_lab.git f:/verilog_sva_gh_scraper/data/full_repos/152088024
git clone --depth 1 --no-tags https://github.com/barkove/FPGA-LightManager.git f:/verilog_sva_gh_scraper/data/full_repos/145718795
git clone --depth 1 --no-tags https://github.com/zhangvi7/Flappy-Bird-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/146939918
git clone --depth 1 --no-tags https://github.com/hamsty/atividades_oc.git f:/verilog_sva_gh_scraper/data/full_repos/150479240
git clone --depth 1 --no-tags https://github.com/maximwowpro/Max-Shvayuk-comp_arch-and-MIPS-labs.git f:/verilog_sva_gh_scraper/data/full_repos/151004856
git clone --depth 1 --no-tags https://github.com/alexanderlopes11/INF251-Trabalho1.git f:/verilog_sva_gh_scraper/data/full_repos/150900935
git clone --depth 1 --no-tags https://github.com/RayWHL/digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/150854151
git clone --depth 1 --no-tags https://github.com/torsteml/TFE4152-Project.git f:/verilog_sva_gh_scraper/data/full_repos/151123011
git clone --depth 1 --no-tags https://github.com/DLJin/EECS470.git f:/verilog_sva_gh_scraper/data/full_repos/151479341
git clone --depth 1 --no-tags https://github.com/tmarquar/SimonSaysBasys3.git f:/verilog_sva_gh_scraper/data/full_repos/151318887
git clone --depth 1 --no-tags https://github.com/jramonrod/Ice_Climbers.git f:/verilog_sva_gh_scraper/data/full_repos/152189720
git clone --depth 1 --no-tags https://github.com/westerleyc/trabalho65255.git f:/verilog_sva_gh_scraper/data/full_repos/150668081
git clone --depth 1 --no-tags https://github.com/JadenSimon/ECE3710.git f:/verilog_sva_gh_scraper/data/full_repos/147108458
git clone --depth 1 --no-tags https://github.com/AlbertGuan/DE10_IR_Ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/143580530
git clone --depth 1 --no-tags https://github.com/huanchin/Digital-System-Design-2.git f:/verilog_sva_gh_scraper/data/full_repos/143847170
git clone --depth 1 --no-tags https://github.com/nicky1214/MHP.git f:/verilog_sva_gh_scraper/data/full_repos/151696146
git clone --depth 1 --no-tags https://github.com/VengeanceCactus/EECE2323.git f:/verilog_sva_gh_scraper/data/full_repos/149335202
git clone --depth 1 --no-tags https://github.com/hellohawaii/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/149991653
git clone --depth 1 --no-tags https://github.com/lublot/Problema-1---SD.git f:/verilog_sva_gh_scraper/data/full_repos/150039218
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/151959236
git clone --depth 1 --no-tags https://github.com/SchuylerQHorky/VerilogProc-5Stage.git f:/verilog_sva_gh_scraper/data/full_repos/151196554
git clone --depth 1 --no-tags https://github.com/Darius888/GSensor.git f:/verilog_sva_gh_scraper/data/full_repos/151292864
git clone --depth 1 --no-tags https://github.com/georgesuarez/CSE-401.git f:/verilog_sva_gh_scraper/data/full_repos/151482509
git clone --depth 1 --no-tags https://github.com/swallen000/Computer_Architecture_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/152191816
git clone --depth 1 --no-tags https://github.com/CompArchFA18/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/151729340
git clone --depth 1 --no-tags https://github.com/Sonya11/reaction-timer.git f:/verilog_sva_gh_scraper/data/full_repos/145462402
git clone --depth 1 --no-tags https://github.com/yxiao1996/myLC-3b.git f:/verilog_sva_gh_scraper/data/full_repos/145358208
git clone --depth 1 --no-tags https://github.com/joedel651/ECEN350.git f:/verilog_sva_gh_scraper/data/full_repos/148055526
git clone --depth 1 --no-tags https://github.com/jkaugust/Verilog-Timed-two-player-sequence-matching-memory-game-.git f:/verilog_sva_gh_scraper/data/full_repos/147446572
git clone --depth 1 --no-tags https://github.com/agojunior/SingleCycleProcessorMIPSQuartus.git f:/verilog_sva_gh_scraper/data/full_repos/146975244
git clone --depth 1 --no-tags https://github.com/raghavrastogi/Verilog_Design_Files.git f:/verilog_sva_gh_scraper/data/full_repos/146463266
git clone --depth 1 --no-tags https://github.com/Jiankun0830/ISTD-50.002-1-bit-full-adder-FPGA-tester-CI03-Grp01.git f:/verilog_sva_gh_scraper/data/full_repos/150818161
git clone --depth 1 --no-tags https://github.com/Rekkursion/DigitalLogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/150849205
git clone --depth 1 --no-tags https://github.com/CompArchFA18/in-class.git f:/verilog_sva_gh_scraper/data/full_repos/149454111
git clone --depth 1 --no-tags https://github.com/GARIIKK/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/150542639
git clone --depth 1 --no-tags https://github.com/skywoodsz/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/150748249
git clone --depth 1 --no-tags https://github.com/yangzou199307/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/150425009
git clone --depth 1 --no-tags https://github.com/game11189/Aurora.git f:/verilog_sva_gh_scraper/data/full_repos/144267355
