```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplified expression from the K-map: 
    // out = b'd' + a'cd' + c'd

    assign out = (~b & ~d) | (~a & c & ~d) | (~c & ~d);

endmodule
```