Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 10 11:20:36 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/MaxMinFSM_0/U0/C_S_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/ramControl_0/U0/tmp_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.022        0.000                      0                   52        0.252        0.000                      0                   52        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.022        0.000                      0                   52        0.252        0.000                      0                   52        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.316ns (35.444%)  route 2.397ns (64.556%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.668     9.039    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X82Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.316ns (35.444%)  route 2.397ns (64.556%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.668     9.039    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X82Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.316ns (35.444%)  route 2.397ns (64.556%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.668     9.039    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X82Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.316ns (35.444%)  route 2.397ns (64.556%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.668     9.039    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X82Y83         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X82Y83         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/MaxMinFSM_0/U0/ResAddMin_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResMin_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.316ns (35.772%)  route 2.363ns (64.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.634     9.005    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.169    15.096    design_1_i/MaxMinFSM_0/U0/ResMin_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResMin_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.316ns (35.772%)  route 2.363ns (64.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.634     9.005    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.169    15.096    design_1_i/MaxMinFSM_0/U0/ResMin_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResMin_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.316ns (35.772%)  route 2.363ns (64.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.634     9.005    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.169    15.096    design_1_i/MaxMinFSM_0/U0/ResMin_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResMin_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.316ns (35.772%)  route 2.363ns (64.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.634     9.005    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.169    15.096    design_1_i/MaxMinFSM_0/U0/ResMin_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResMin_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.316ns (35.772%)  route 2.363ns (64.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.634     9.005    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.169    15.096    design_1_i/MaxMinFSM_0/U0/ResMin_reg[4]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MaxMinFSM_0/U0/ResMin_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.316ns (35.772%)  route 2.363ns (64.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.723     5.326    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  design_1_i/MaxMinFSM_0/U0/ResMax_reg[3]/Q
                         net (fo=3, routed)           0.808     6.652    design_1_i/MaxMinFSM_0/U0/ResMax[3]
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9/O
                         net (fo=1, routed)           0.000     6.776    design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_9_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.326 f  design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2/CO[3]
                         net (fo=2, routed)           0.920     8.246    design_1_i/MaxMinFSM_0/U0/ResMax_reg[7]_i_2_n_0
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.370 r  design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1/O
                         net (fo=12, routed)          0.634     9.005    design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.603    15.026    design_1_i/MaxMinFSM_0/U0/clk
    SLICE_X84Y83         FDSE                                         r  design_1_i/MaxMinFSM_0/U0/ResMin_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.169    15.096    design_1_i/MaxMinFSM_0/U0/ResMin_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[3]
    SLICE_X83Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  design_1_i/EightDisplayControl_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    design_1_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_4
    SLICE_X83Y83         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.871     2.036    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.105     1.625    design_1_i/EightDisplayControl_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.771    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[7]
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X83Y84         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[11]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.598     1.517    design_1_i/clock_divider_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  design_1_i/clock_divider_0/U0/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[6]
    SLICE_X80Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_5
    SLICE_X80Y86         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    design_1_i/clock_divider_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[6]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.134     1.651    design_1_i/clock_divider_0/U0/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.768    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[4]
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_7
    SLICE_X83Y84         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[4]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[12]/Q
                         net (fo=1, routed)           0.105     1.768    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[12]
    SLICE_X83Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  design_1_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    design_1_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_7
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y86         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.768    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[8]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_7
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.109     1.772    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[10]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[15]/Q
                         net (fo=13, routed)          0.120     1.783    design_1_i/EightDisplayControl_0/U0/sel0[1]
    SLICE_X83Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  design_1_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    design_1_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_4
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y86         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/EightDisplayControl_0/U0/div_reg[14]/Q
                         net (fo=13, routed)          0.122     1.784    design_1_i/EightDisplayControl_0/U0/sel0[0]
    SLICE_X83Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  design_1_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    design_1_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y86         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/EightDisplayControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y87    design_1_i/EightDisplayControl_0/U0/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y86    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C



