Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 26 22:11:31 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
| Design       : topModule
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 1          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP PID_inst/Product1_mul_temp__0 input PID_inst/Product1_mul_temp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


