<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<td valign="TOP" width="400"><font size="4"><b>OBJECTIVES</b></font>
				<p><font size="3">Upon completion of this chapter you will be able to:</font></p>
				<p></p>
				<ul>
					<li>identify race conditions in Verilog models
					<li>identify preferred styles in Verilog models
					<li>write Verilog models of <a href="javascript:parent.goGlossHash('#clock')"><font color="#B22222">clocks</font></a>, state machines, and <a href="javascript:parent.goGlossHash('#pipeline')"><font color="#B22222">pipelines</font></a>
					<li>convert a synchronous Verilog model to a 0-delay Verilog model
				</ul>
			</td>
			<td valign="TOP" width="200"><img src="images/v0701g1.gif" height="210" width="198"></td>
		</table>
		</FONT>
	</body>

</html>