$date
	Wed Jul 31 10:53:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! ca $end
$var wire 32 " sum [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var reg 1 % cin $end
$scope module SBA_0 $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 1 ! ca $end
$var wire 1 ( cin $end
$var wire 32 ) sum [31:0] $end
$var wire 1 * w0 $end
$scope module sBA_0 $end
$var wire 16 + a [15:0] $end
$var wire 16 , b [15:0] $end
$var wire 1 * ca $end
$var wire 1 ( cin $end
$var wire 16 - sum [15:0] $end
$var wire 1 . w0 $end
$scope module EBA_0 $end
$var wire 8 / a [7:0] $end
$var wire 8 0 b [7:0] $end
$var wire 1 . ca $end
$var wire 1 ( cin $end
$var wire 8 1 sum [7:0] $end
$var wire 1 2 w0 $end
$scope module FBA_0 $end
$var wire 4 3 a [3:0] $end
$var wire 4 4 b [3:0] $end
$var wire 1 2 ca $end
$var wire 1 ( cin $end
$var wire 4 5 sum [3:0] $end
$var wire 1 6 w0 $end
$var wire 1 7 w1 $end
$var wire 1 8 w2 $end
$scope module FA_0 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 6 ca $end
$var wire 1 ( cin $end
$var wire 1 ; sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 7 ca $end
$var wire 1 6 cin $end
$var wire 1 > sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 8 ca $end
$var wire 1 7 cin $end
$var wire 1 A sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 2 ca $end
$var wire 1 8 cin $end
$var wire 1 D sum $end
$upscope $end
$upscope $end
$scope module FBA_1 $end
$var wire 4 E a [3:0] $end
$var wire 4 F b [3:0] $end
$var wire 1 . ca $end
$var wire 1 2 cin $end
$var wire 4 G sum [3:0] $end
$var wire 1 H w0 $end
$var wire 1 I w1 $end
$var wire 1 J w2 $end
$scope module FA_0 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 H ca $end
$var wire 1 2 cin $end
$var wire 1 M sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 N a $end
$var wire 1 O b $end
$var wire 1 I ca $end
$var wire 1 H cin $end
$var wire 1 P sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 J ca $end
$var wire 1 I cin $end
$var wire 1 S sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 T a $end
$var wire 1 U b $end
$var wire 1 . ca $end
$var wire 1 J cin $end
$var wire 1 V sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module EBA_1 $end
$var wire 8 W a [7:0] $end
$var wire 8 X b [7:0] $end
$var wire 1 * ca $end
$var wire 1 . cin $end
$var wire 8 Y sum [7:0] $end
$var wire 1 Z w0 $end
$scope module FBA_0 $end
$var wire 4 [ a [3:0] $end
$var wire 4 \ b [3:0] $end
$var wire 1 Z ca $end
$var wire 1 . cin $end
$var wire 4 ] sum [3:0] $end
$var wire 1 ^ w0 $end
$var wire 1 _ w1 $end
$var wire 1 ` w2 $end
$scope module FA_0 $end
$var wire 1 a a $end
$var wire 1 b b $end
$var wire 1 ^ ca $end
$var wire 1 . cin $end
$var wire 1 c sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 d a $end
$var wire 1 e b $end
$var wire 1 _ ca $end
$var wire 1 ^ cin $end
$var wire 1 f sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 ` ca $end
$var wire 1 _ cin $end
$var wire 1 i sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 j a $end
$var wire 1 k b $end
$var wire 1 Z ca $end
$var wire 1 ` cin $end
$var wire 1 l sum $end
$upscope $end
$upscope $end
$scope module FBA_1 $end
$var wire 4 m a [3:0] $end
$var wire 4 n b [3:0] $end
$var wire 1 * ca $end
$var wire 1 Z cin $end
$var wire 4 o sum [3:0] $end
$var wire 1 p w0 $end
$var wire 1 q w1 $end
$var wire 1 r w2 $end
$scope module FA_0 $end
$var wire 1 s a $end
$var wire 1 t b $end
$var wire 1 p ca $end
$var wire 1 Z cin $end
$var wire 1 u sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 v a $end
$var wire 1 w b $end
$var wire 1 q ca $end
$var wire 1 p cin $end
$var wire 1 x sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 r ca $end
$var wire 1 q cin $end
$var wire 1 { sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 | a $end
$var wire 1 } b $end
$var wire 1 * ca $end
$var wire 1 r cin $end
$var wire 1 ~ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sBA_1 $end
$var wire 16 !" a [15:0] $end
$var wire 16 "" b [15:0] $end
$var wire 1 ! ca $end
$var wire 1 * cin $end
$var wire 16 #" sum [15:0] $end
$var wire 1 $" w0 $end
$scope module EBA_0 $end
$var wire 8 %" a [7:0] $end
$var wire 8 &" b [7:0] $end
$var wire 1 $" ca $end
$var wire 1 * cin $end
$var wire 8 '" sum [7:0] $end
$var wire 1 (" w0 $end
$scope module FBA_0 $end
$var wire 4 )" a [3:0] $end
$var wire 4 *" b [3:0] $end
$var wire 1 (" ca $end
$var wire 1 * cin $end
$var wire 4 +" sum [3:0] $end
$var wire 1 ," w0 $end
$var wire 1 -" w1 $end
$var wire 1 ." w2 $end
$scope module FA_0 $end
$var wire 1 /" a $end
$var wire 1 0" b $end
$var wire 1 ," ca $end
$var wire 1 * cin $end
$var wire 1 1" sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 -" ca $end
$var wire 1 ," cin $end
$var wire 1 4" sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 5" a $end
$var wire 1 6" b $end
$var wire 1 ." ca $end
$var wire 1 -" cin $end
$var wire 1 7" sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 8" a $end
$var wire 1 9" b $end
$var wire 1 (" ca $end
$var wire 1 ." cin $end
$var wire 1 :" sum $end
$upscope $end
$upscope $end
$scope module FBA_1 $end
$var wire 4 ;" a [3:0] $end
$var wire 4 <" b [3:0] $end
$var wire 1 $" ca $end
$var wire 1 (" cin $end
$var wire 4 =" sum [3:0] $end
$var wire 1 >" w0 $end
$var wire 1 ?" w1 $end
$var wire 1 @" w2 $end
$scope module FA_0 $end
$var wire 1 A" a $end
$var wire 1 B" b $end
$var wire 1 >" ca $end
$var wire 1 (" cin $end
$var wire 1 C" sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 D" a $end
$var wire 1 E" b $end
$var wire 1 ?" ca $end
$var wire 1 >" cin $end
$var wire 1 F" sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 G" a $end
$var wire 1 H" b $end
$var wire 1 @" ca $end
$var wire 1 ?" cin $end
$var wire 1 I" sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 J" a $end
$var wire 1 K" b $end
$var wire 1 $" ca $end
$var wire 1 @" cin $end
$var wire 1 L" sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module EBA_1 $end
$var wire 8 M" a [7:0] $end
$var wire 8 N" b [7:0] $end
$var wire 1 ! ca $end
$var wire 1 $" cin $end
$var wire 8 O" sum [7:0] $end
$var wire 1 P" w0 $end
$scope module FBA_0 $end
$var wire 4 Q" a [3:0] $end
$var wire 4 R" b [3:0] $end
$var wire 1 P" ca $end
$var wire 1 $" cin $end
$var wire 4 S" sum [3:0] $end
$var wire 1 T" w0 $end
$var wire 1 U" w1 $end
$var wire 1 V" w2 $end
$scope module FA_0 $end
$var wire 1 W" a $end
$var wire 1 X" b $end
$var wire 1 T" ca $end
$var wire 1 $" cin $end
$var wire 1 Y" sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 Z" a $end
$var wire 1 [" b $end
$var wire 1 U" ca $end
$var wire 1 T" cin $end
$var wire 1 \" sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 ]" a $end
$var wire 1 ^" b $end
$var wire 1 V" ca $end
$var wire 1 U" cin $end
$var wire 1 _" sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 `" a $end
$var wire 1 a" b $end
$var wire 1 P" ca $end
$var wire 1 V" cin $end
$var wire 1 b" sum $end
$upscope $end
$upscope $end
$scope module FBA_1 $end
$var wire 4 c" a [3:0] $end
$var wire 4 d" b [3:0] $end
$var wire 1 ! ca $end
$var wire 1 P" cin $end
$var wire 4 e" sum [3:0] $end
$var wire 1 f" w0 $end
$var wire 1 g" w1 $end
$var wire 1 h" w2 $end
$scope module FA_0 $end
$var wire 1 i" a $end
$var wire 1 j" b $end
$var wire 1 f" ca $end
$var wire 1 P" cin $end
$var wire 1 k" sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 l" a $end
$var wire 1 m" b $end
$var wire 1 g" ca $end
$var wire 1 f" cin $end
$var wire 1 n" sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 o" a $end
$var wire 1 p" b $end
$var wire 1 h" ca $end
$var wire 1 g" cin $end
$var wire 1 q" sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 r" a $end
$var wire 1 s" b $end
$var wire 1 ! ca $end
$var wire 1 h" cin $end
$var wire 1 t" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
b0 e"
b0 d"
b0 c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
b0 S"
b0 R"
b0 Q"
0P"
b0 O"
b0 N"
b0 M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
b0 ="
b0 <"
b0 ;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
b0 +"
b0 *"
b0 )"
0("
b0 '"
b0 &"
b0 %"
0$"
b0 #"
b0 ""
b0 !"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
b0 o
b0 n
b0 m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
b0 ]
b0 \
b0 [
0Z
b0 Y
b0 X
b0 W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
b0 G
b0 F
b0 E
0D
0C
0B
0A
0@
0?
0>
0=
0<
1;
0:
09
08
07
06
b1 5
b0 4
b0 3
02
b1 1
b0 0
b0 /
0.
b1 -
b0 ,
b0 +
0*
b1 )
1(
b0 '
b0 &
1%
b0 $
b0 #
b1 "
0!
$end
#100
1M
b1 G
1f
b10 Y
b10 ]
1L
1d
b1 F
b10 [
b10000 0
b10 W
0;
b1000010000 "
b1000010000 )
b1000010000 -
b10000 1
b0 5
b10000 ,
b1000000000 +
0%
0(
b10000 $
b10000 '
b1000000000 #
b1000000000 &
#200
0M
b0 G
1c
0f
b1 Y
b1 ]
0L
1a
0d
b0 F
b1 [
b0 0
b1 W
1;
b100000001 "
b100000001 )
b100000001 -
b1 1
b1 5
b0 ,
b100000000 +
1%
1(
b0 $
b0 '
b100000000 #
b100000000 &
