// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sin_lut_ap_fixed_10_6_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        input_V,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [9:0] input_V;
output  [5:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] sincos1_1_address0;
reg    sincos1_1_ce0;
wire   [3:0] sincos1_1_q0;
wire   [8:0] sincos1_0_address0;
reg    sincos1_0_ce0;
wire   [4:0] sincos1_0_q0;
reg   [3:0] p_Val2_16_reg_734;
reg   [3:0] p_Val2_16_reg_734_pp0_iter1_reg;
reg   [0:0] luTdex1_V_reg_743;
reg   [0:0] luTdex1_V_reg_743_pp0_iter1_reg;
reg   [2:0] octant_V_reg_748;
reg   [2:0] octant_V_reg_748_pp0_iter1_reg;
reg   [2:0] octant_V_reg_748_pp0_iter2_reg;
reg   [0:0] tmp_6_reg_759;
reg   [0:0] tmp_6_reg_759_pp0_iter1_reg;
reg   [3:0] p_Result_s_fu_210_p4;
reg   [3:0] p_Result_s_reg_764;
wire   [10:0] trunc_ln893_fu_234_p1;
reg   [10:0] trunc_ln893_reg_769;
wire   [31:0] sub_ln894_fu_238_p2;
reg   [31:0] sub_ln894_reg_774;
wire   [31:0] or_ln_fu_346_p3;
reg   [31:0] or_ln_reg_780;
wire   [0:0] icmp_ln908_fu_354_p2;
reg   [0:0] icmp_ln908_reg_785;
wire   [63:0] bitcast_ln729_fu_499_p1;
wire   [0:0] or_ln924_fu_529_p2;
reg   [0:0] or_ln924_reg_808;
wire   [0:0] icmp_ln885_fu_535_p2;
reg   [0:0] icmp_ln885_reg_814;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln544_fu_380_p1;
wire  signed [24:0] r_V_fu_723_p2;
wire   [31:0] p_Result_13_fu_219_p3;
reg   [31:0] l_fu_226_p3;
wire   [31:0] lsb_index_fu_248_p2;
wire   [30:0] tmp_8_fu_254_p4;
wire   [2:0] trunc_ln897_fu_270_p1;
wire   [2:0] sub_ln897_fu_274_p2;
wire   [3:0] zext_ln897_fu_280_p1;
wire   [3:0] lshr_ln897_fu_284_p2;
wire   [3:0] p_Result_4_fu_290_p2;
wire   [0:0] icmp_ln897_fu_264_p2;
wire   [0:0] icmp_ln897_1_fu_295_p2;
wire   [0:0] tmp_9_fu_307_p3;
wire   [3:0] trunc_ln894_fu_244_p1;
wire   [3:0] add_ln899_fu_321_p2;
wire   [0:0] p_Result_3_fu_327_p3;
wire   [0:0] xor_ln899_fu_315_p2;
wire   [0:0] and_ln899_fu_334_p2;
wire   [0:0] a_fu_301_p2;
wire   [0:0] or_ln899_fu_340_p2;
wire   [8:0] p_Result_12_fu_360_p3;
wire   [8:0] sub_ln214_fu_367_p2;
wire   [8:0] luTdex_V_1_fu_373_p3;
wire   [31:0] zext_ln907_1_fu_389_p1;
wire   [31:0] add_ln908_fu_392_p2;
wire   [31:0] lshr_ln908_fu_397_p2;
wire   [31:0] sub_ln908_fu_407_p2;
wire   [63:0] m_fu_386_p1;
wire   [63:0] zext_ln908_1_fu_412_p1;
wire   [63:0] zext_ln908_fu_403_p1;
wire   [63:0] shl_ln908_fu_416_p2;
wire   [63:0] zext_ln911_fu_429_p1;
wire   [63:0] m_1_fu_422_p3;
wire   [63:0] m_2_fu_432_p2;
wire   [62:0] m_s_fu_438_p4;
wire   [10:0] sub_ln915_fu_460_p2;
wire   [0:0] tmp_10_fu_452_p3;
wire   [10:0] add_ln915_fu_465_p2;
wire   [10:0] select_ln915_fu_471_p3;
wire   [63:0] m_11_fu_448_p1;
wire   [11:0] tmp_1_fu_479_p3;
wire   [63:0] p_Result_14_fu_487_p5;
wire   [51:0] trunc_ln3_fu_507_p4;
wire   [0:0] icmp_ln924_1_fu_523_p2;
wire   [0:0] icmp_ln924_fu_517_p2;
wire   [2:0] add_ln142_fu_540_p2;
wire   [1:0] tmp_7_fu_545_p4;
wire   [0:0] icmp_ln143_fu_565_p2;
wire   [0:0] icmp_ln143_1_fu_570_p2;
wire   [0:0] or_ln143_fu_575_p2;
wire   [4:0] zext_ln1265_fu_561_p1;
wire   [4:0] select_ln143_fu_581_p3;
wire   [4:0] sub_ln703_fu_589_p2;
wire   [0:0] icmp_ln141_fu_599_p2;
wire   [0:0] icmp_ln141_1_fu_604_p2;
wire   [0:0] icmp_ln141_3_fu_620_p2;
wire   [0:0] icmp_ln142_fu_555_p2;
wire   [0:0] and_ln142_fu_625_p2;
wire   [0:0] icmp_ln141_2_fu_615_p2;
wire   [0:0] grp_fu_154_p2;
wire   [0:0] grp_fu_159_p2;
wire   [0:0] or_ln151_1_fu_637_p2;
wire   [0:0] and_ln151_1_fu_643_p2;
wire   [0:0] grp_fu_164_p2;
wire   [0:0] grp_fu_169_p2;
wire   [0:0] or_ln152_fu_653_p2;
wire   [0:0] and_ln152_1_fu_659_p2;
wire   [0:0] and_ln151_fu_648_p2;
wire   [0:0] and_ln152_fu_664_p2;
wire   [0:0] and_ln142_1_fu_631_p2;
wire   [4:0] select_ln151_1_fu_683_p3;
wire   [0:0] or_ln141_fu_609_p2;
wire   [0:0] or_ln151_fu_677_p2;
wire   [5:0] select_ln151_fu_669_p3;
wire   [5:0] zext_ln151_fu_691_p1;
wire   [0:0] or_ln151_2_fu_695_p2;
wire   [0:0] or_ln151_3_fu_709_p2;
wire   [5:0] select_ln151_2_fu_701_p3;
wire  signed [5:0] sext_ln703_fu_595_p1;
wire   [14:0] r_V_fu_723_p0;
reg    grp_fu_154_ce;
reg    ap_block_pp0_stage0_00001;
reg    grp_fu_159_ce;
reg    grp_fu_164_ce;
reg    grp_fu_169_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

sin_lut_ap_fixed_10_6_5_3_0_s_sincos1_1 #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
sincos1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sincos1_1_address0),
    .ce0(sincos1_1_ce0),
    .q0(sincos1_1_q0)
);

sin_lut_ap_fixed_10_6_5_3_0_s_sincos1_0 #(
    .DataWidth( 5 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
sincos1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sincos1_0_address0),
    .ce0(sincos1_0_ce0),
    .q0(sincos1_0_q0)
);

myproject_dcmp_64ns_64ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
myproject_dcmp_64ns_64ns_1_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln729_fu_499_p1),
    .din1(64'd4593671619917905920),
    .ce(grp_fu_154_ce),
    .opcode(5'd1),
    .dout(grp_fu_154_p2)
);

myproject_dcmp_64ns_64ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
myproject_dcmp_64ns_64ns_1_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln729_fu_499_p1),
    .din1(64'd4600427019358961664),
    .ce(grp_fu_159_ce),
    .opcode(5'd1),
    .dout(grp_fu_159_p2)
);

myproject_dcmp_64ns_64ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
myproject_dcmp_64ns_64ns_1_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln729_fu_499_p1),
    .din1(64'd4603804719079489536),
    .ce(grp_fu_164_ce),
    .opcode(5'd1),
    .dout(grp_fu_164_p2)
);

myproject_dcmp_64ns_64ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
myproject_dcmp_64ns_64ns_1_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln729_fu_499_p1),
    .din1(64'd4606056518893174784),
    .ce(grp_fu_169_ce),
    .opcode(5'd1),
    .dout(grp_fu_169_p2)
);

myproject_mul_mul_15ns_10s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_15ns_10s_25_1_1_U5(
    .din0(r_V_fu_723_p0),
    .din1(input_V),
    .dout(r_V_fu_723_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln885_reg_814 <= icmp_ln885_fu_535_p2;
        octant_V_reg_748_pp0_iter2_reg <= octant_V_reg_748_pp0_iter1_reg;
        or_ln924_reg_808 <= or_ln924_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln908_reg_785 <= icmp_ln908_fu_354_p2;
        luTdex1_V_reg_743 <= r_V_fu_723_p2[32'd16];
        luTdex1_V_reg_743_pp0_iter1_reg <= luTdex1_V_reg_743;
        octant_V_reg_748 <= {{r_V_fu_723_p2[19:17]}};
        octant_V_reg_748_pp0_iter1_reg <= octant_V_reg_748;
        or_ln_reg_780[0] <= or_ln_fu_346_p3[0];
        p_Result_s_reg_764 <= p_Result_s_fu_210_p4;
        p_Val2_16_reg_734 <= {{r_V_fu_723_p2[19:16]}};
        p_Val2_16_reg_734_pp0_iter1_reg <= p_Val2_16_reg_734;
        sub_ln894_reg_774 <= sub_ln894_fu_238_p2;
        tmp_6_reg_759 <= r_V_fu_723_p2[32'd17];
        tmp_6_reg_759_pp0_iter1_reg <= tmp_6_reg_759;
        trunc_ln893_reg_769 <= trunc_ln893_fu_234_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_154_ce = 1'b1;
    end else begin
        grp_fu_154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_159_ce = 1'b1;
    end else begin
        grp_fu_159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_164_ce = 1'b1;
    end else begin
        grp_fu_164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_169_ce = 1'b1;
    end else begin
        grp_fu_169_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sincos1_0_ce0 = 1'b1;
    end else begin
        sincos1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sincos1_1_ce0 = 1'b1;
    end else begin
        sincos1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_301_p2 = (icmp_ln897_fu_264_p2 & icmp_ln897_1_fu_295_p2);

assign add_ln142_fu_540_p2 = ($signed(3'd7) + $signed(octant_V_reg_748_pp0_iter2_reg));

assign add_ln899_fu_321_p2 = ($signed(4'd11) + $signed(trunc_ln894_fu_244_p1));

assign add_ln908_fu_392_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_reg_774));

assign add_ln915_fu_465_p2 = (11'd1 + sub_ln915_fu_460_p2);

assign and_ln142_1_fu_631_p2 = (icmp_ln141_2_fu_615_p2 & and_ln142_fu_625_p2);

assign and_ln142_fu_625_p2 = (icmp_ln142_fu_555_p2 & icmp_ln141_3_fu_620_p2);

assign and_ln151_1_fu_643_p2 = (or_ln924_reg_808 & or_ln151_1_fu_637_p2);

assign and_ln151_fu_648_p2 = (icmp_ln885_reg_814 & and_ln151_1_fu_643_p2);

assign and_ln152_1_fu_659_p2 = (or_ln924_reg_808 & or_ln152_fu_653_p2);

assign and_ln152_fu_664_p2 = (icmp_ln885_reg_814 & and_ln152_1_fu_659_p2);

assign and_ln899_fu_334_p2 = (xor_ln899_fu_315_p2 & p_Result_3_fu_327_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((or_ln151_3_fu_709_p2[0:0] === 1'b1) ? select_ln151_2_fu_701_p3 : sext_ln703_fu_595_p1);

assign bitcast_ln729_fu_499_p1 = p_Result_14_fu_487_p5;

assign icmp_ln141_1_fu_604_p2 = ((octant_V_reg_748_pp0_iter2_reg == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_2_fu_615_p2 = ((octant_V_reg_748_pp0_iter2_reg != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln141_3_fu_620_p2 = ((octant_V_reg_748_pp0_iter2_reg != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_599_p2 = ((octant_V_reg_748_pp0_iter2_reg == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_555_p2 = ((tmp_7_fu_545_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_1_fu_570_p2 = ((octant_V_reg_748_pp0_iter2_reg == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_565_p2 = ((octant_V_reg_748_pp0_iter2_reg == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_535_p2 = ((p_Val2_16_reg_734_pp0_iter1_reg != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_1_fu_295_p2 = ((p_Result_4_fu_290_p2 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_264_p2 = (($signed(tmp_8_fu_254_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_354_p2 = (($signed(lsb_index_fu_248_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_1_fu_523_p2 = ((trunc_ln3_fu_507_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_517_p2 = ((select_ln915_fu_471_p3 != 11'd2047) ? 1'b1 : 1'b0);


always @ (p_Result_13_fu_219_p3) begin
    if (p_Result_13_fu_219_p3[0] == 1'b1) begin
        l_fu_226_p3 = 32'd0;
    end else if (p_Result_13_fu_219_p3[1] == 1'b1) begin
        l_fu_226_p3 = 32'd1;
    end else if (p_Result_13_fu_219_p3[2] == 1'b1) begin
        l_fu_226_p3 = 32'd2;
    end else if (p_Result_13_fu_219_p3[3] == 1'b1) begin
        l_fu_226_p3 = 32'd3;
    end else if (p_Result_13_fu_219_p3[4] == 1'b1) begin
        l_fu_226_p3 = 32'd4;
    end else if (p_Result_13_fu_219_p3[5] == 1'b1) begin
        l_fu_226_p3 = 32'd5;
    end else if (p_Result_13_fu_219_p3[6] == 1'b1) begin
        l_fu_226_p3 = 32'd6;
    end else if (p_Result_13_fu_219_p3[7] == 1'b1) begin
        l_fu_226_p3 = 32'd7;
    end else if (p_Result_13_fu_219_p3[8] == 1'b1) begin
        l_fu_226_p3 = 32'd8;
    end else if (p_Result_13_fu_219_p3[9] == 1'b1) begin
        l_fu_226_p3 = 32'd9;
    end else if (p_Result_13_fu_219_p3[10] == 1'b1) begin
        l_fu_226_p3 = 32'd10;
    end else if (p_Result_13_fu_219_p3[11] == 1'b1) begin
        l_fu_226_p3 = 32'd11;
    end else if (p_Result_13_fu_219_p3[12] == 1'b1) begin
        l_fu_226_p3 = 32'd12;
    end else if (p_Result_13_fu_219_p3[13] == 1'b1) begin
        l_fu_226_p3 = 32'd13;
    end else if (p_Result_13_fu_219_p3[14] == 1'b1) begin
        l_fu_226_p3 = 32'd14;
    end else if (p_Result_13_fu_219_p3[15] == 1'b1) begin
        l_fu_226_p3 = 32'd15;
    end else if (p_Result_13_fu_219_p3[16] == 1'b1) begin
        l_fu_226_p3 = 32'd16;
    end else if (p_Result_13_fu_219_p3[17] == 1'b1) begin
        l_fu_226_p3 = 32'd17;
    end else if (p_Result_13_fu_219_p3[18] == 1'b1) begin
        l_fu_226_p3 = 32'd18;
    end else if (p_Result_13_fu_219_p3[19] == 1'b1) begin
        l_fu_226_p3 = 32'd19;
    end else if (p_Result_13_fu_219_p3[20] == 1'b1) begin
        l_fu_226_p3 = 32'd20;
    end else if (p_Result_13_fu_219_p3[21] == 1'b1) begin
        l_fu_226_p3 = 32'd21;
    end else if (p_Result_13_fu_219_p3[22] == 1'b1) begin
        l_fu_226_p3 = 32'd22;
    end else if (p_Result_13_fu_219_p3[23] == 1'b1) begin
        l_fu_226_p3 = 32'd23;
    end else if (p_Result_13_fu_219_p3[24] == 1'b1) begin
        l_fu_226_p3 = 32'd24;
    end else if (p_Result_13_fu_219_p3[25] == 1'b1) begin
        l_fu_226_p3 = 32'd25;
    end else if (p_Result_13_fu_219_p3[26] == 1'b1) begin
        l_fu_226_p3 = 32'd26;
    end else if (p_Result_13_fu_219_p3[27] == 1'b1) begin
        l_fu_226_p3 = 32'd27;
    end else if (p_Result_13_fu_219_p3[28] == 1'b1) begin
        l_fu_226_p3 = 32'd28;
    end else if (p_Result_13_fu_219_p3[29] == 1'b1) begin
        l_fu_226_p3 = 32'd29;
    end else if (p_Result_13_fu_219_p3[30] == 1'b1) begin
        l_fu_226_p3 = 32'd30;
    end else if (p_Result_13_fu_219_p3[31] == 1'b1) begin
        l_fu_226_p3 = 32'd31;
    end else begin
        l_fu_226_p3 = 32'd32;
    end
end

assign lsb_index_fu_248_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_238_p2));

assign lshr_ln897_fu_284_p2 = 4'd15 >> zext_ln897_fu_280_p1;

assign lshr_ln908_fu_397_p2 = zext_ln907_1_fu_389_p1 >> add_ln908_fu_392_p2;

assign luTdex_V_1_fu_373_p3 = ((tmp_6_reg_759_pp0_iter1_reg[0:0] === 1'b1) ? sub_ln214_fu_367_p2 : p_Result_12_fu_360_p3);

assign m_11_fu_448_p1 = m_s_fu_438_p4;

assign m_1_fu_422_p3 = ((icmp_ln908_reg_785[0:0] === 1'b1) ? zext_ln908_fu_403_p1 : shl_ln908_fu_416_p2);

assign m_2_fu_432_p2 = (zext_ln911_fu_429_p1 + m_1_fu_422_p3);

assign m_fu_386_p1 = p_Val2_16_reg_734_pp0_iter1_reg;

assign m_s_fu_438_p4 = {{m_2_fu_432_p2[63:1]}};

assign or_ln141_fu_609_p2 = (icmp_ln141_fu_599_p2 | icmp_ln141_1_fu_604_p2);

assign or_ln143_fu_575_p2 = (icmp_ln143_fu_565_p2 | icmp_ln143_1_fu_570_p2);

assign or_ln151_1_fu_637_p2 = (grp_fu_159_p2 | grp_fu_154_p2);

assign or_ln151_2_fu_695_p2 = (or_ln141_fu_609_p2 | and_ln142_1_fu_631_p2);

assign or_ln151_3_fu_709_p2 = (or_ln151_fu_677_p2 | or_ln151_2_fu_695_p2);

assign or_ln151_fu_677_p2 = (and_ln152_fu_664_p2 | and_ln151_fu_648_p2);

assign or_ln152_fu_653_p2 = (grp_fu_169_p2 | grp_fu_164_p2);

assign or_ln899_fu_340_p2 = (and_ln899_fu_334_p2 | a_fu_301_p2);

assign or_ln924_fu_529_p2 = (icmp_ln924_fu_517_p2 | icmp_ln924_1_fu_523_p2);

assign or_ln_fu_346_p3 = {{31'd0}, {or_ln899_fu_340_p2}};

assign p_Result_12_fu_360_p3 = {{luTdex1_V_reg_743_pp0_iter1_reg}, {8'd0}};

assign p_Result_13_fu_219_p3 = {{28'd268435455}, {p_Result_s_reg_764}};

assign p_Result_14_fu_487_p5 = {{tmp_1_fu_479_p3}, {m_11_fu_448_p1[51:0]}};

assign p_Result_3_fu_327_p3 = p_Val2_16_reg_734[add_ln899_fu_321_p2];

assign p_Result_4_fu_290_p2 = (p_Val2_16_reg_734 & lshr_ln897_fu_284_p2);

integer ap_tvar_int_0;

always @ (r_V_fu_723_p2) begin
    for (ap_tvar_int_0 = 4 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 19 - 16) begin
            p_Result_s_fu_210_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_210_p4[ap_tvar_int_0] = r_V_fu_723_p2[19 - ap_tvar_int_0];
        end
    end
end

assign r_V_fu_723_p0 = 25'd10430;

assign select_ln143_fu_581_p3 = ((or_ln143_fu_575_p2[0:0] === 1'b1) ? zext_ln1265_fu_561_p1 : sincos1_0_q0);

assign select_ln151_1_fu_683_p3 = ((and_ln142_1_fu_631_p2[0:0] === 1'b1) ? sincos1_0_q0 : zext_ln1265_fu_561_p1);

assign select_ln151_2_fu_701_p3 = ((or_ln151_fu_677_p2[0:0] === 1'b1) ? select_ln151_fu_669_p3 : zext_ln151_fu_691_p1);

assign select_ln151_fu_669_p3 = ((and_ln151_fu_648_p2[0:0] === 1'b1) ? 6'd11 : 6'd52);

assign select_ln915_fu_471_p3 = ((tmp_10_fu_452_p3[0:0] === 1'b1) ? add_ln915_fu_465_p2 : sub_ln915_fu_460_p2);

assign sext_ln703_fu_595_p1 = $signed(sub_ln703_fu_589_p2);

assign shl_ln908_fu_416_p2 = m_fu_386_p1 << zext_ln908_1_fu_412_p1;

assign sincos1_0_address0 = zext_ln544_fu_380_p1;

assign sincos1_1_address0 = zext_ln544_fu_380_p1;

assign sub_ln214_fu_367_p2 = (9'd0 - p_Result_12_fu_360_p3);

assign sub_ln703_fu_589_p2 = (5'd0 - select_ln143_fu_581_p3);

assign sub_ln894_fu_238_p2 = (32'd4 - l_fu_226_p3);

assign sub_ln897_fu_274_p2 = (3'd2 - trunc_ln897_fu_270_p1);

assign sub_ln908_fu_407_p2 = (32'd54 - sub_ln894_reg_774);

assign sub_ln915_fu_460_p2 = (11'd1022 - trunc_ln893_reg_769);

assign tmp_10_fu_452_p3 = m_2_fu_432_p2[32'd54];

assign tmp_1_fu_479_p3 = {{1'd0}, {select_ln915_fu_471_p3}};

assign tmp_7_fu_545_p4 = {{add_ln142_fu_540_p2[2:1]}};

assign tmp_8_fu_254_p4 = {{lsb_index_fu_248_p2[31:1]}};

assign tmp_9_fu_307_p3 = lsb_index_fu_248_p2[32'd31];

assign trunc_ln3_fu_507_p4 = {{m_2_fu_432_p2[52:1]}};

assign trunc_ln893_fu_234_p1 = l_fu_226_p3[10:0];

assign trunc_ln894_fu_244_p1 = sub_ln894_fu_238_p2[3:0];

assign trunc_ln897_fu_270_p1 = sub_ln894_fu_238_p2[2:0];

assign xor_ln899_fu_315_p2 = (tmp_9_fu_307_p3 ^ 1'd1);

assign zext_ln1265_fu_561_p1 = sincos1_1_q0;

assign zext_ln151_fu_691_p1 = select_ln151_1_fu_683_p3;

assign zext_ln544_fu_380_p1 = luTdex_V_1_fu_373_p3;

assign zext_ln897_fu_280_p1 = sub_ln897_fu_274_p2;

assign zext_ln907_1_fu_389_p1 = p_Val2_16_reg_734_pp0_iter1_reg;

assign zext_ln908_1_fu_412_p1 = sub_ln908_fu_407_p2;

assign zext_ln908_fu_403_p1 = lshr_ln908_fu_397_p2;

assign zext_ln911_fu_429_p1 = or_ln_reg_780;

always @ (posedge ap_clk) begin
    or_ln_reg_780[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //sin_lut_ap_fixed_10_6_5_3_0_s
