<hardwareTopEntity name="adder8Bits">
	<!--port assignments to the FPGA device, maybe its interesting that we put the device family and name here too.-->
	<assign port="A" to="Pin_28"/>
	<assign port="B" to="Pin_29"/>
	<assign port="C" to="Pin_30"/>
	
	
	
	<input name="A" type="std_logic_vector(7 downto 0)"/>
	<input name="B" type="std_logic_vector(7 downto 0)"/>
	<output name="C" type="std_logic_vector(7 downto 0)"/>
	<componentBase>
		<component name="Adder">
			<!--maybe need to declare generic values because of the vhdl definitions-->
			<!--<generic name="name" defaultValue="10">-->
			<input name="in1" type="std_logic_vector(7 downto 0)"/> <!-- output declaration -->
			<input name="in2" type="std_logic_vector(7 downto 0)"/> <!-- input declaration -->
			<output name="out1" type="std_logic_vector(7 downto 0)"/>
		</component>
	</componentBase>
	
	<instance name="adder1" type="Adder"/> <!-- component instantiation -->
	<!--
		generic map declaration
		<generic name="name" value="25/otherGenericName">
	</instance>
	-->
	<instance name="comp1" type="AND2_aux"/>
	<!-- index or range should be necessary to do the bind-->
	<bindComponent componentA="adder1" componentAPort="in1" signal="A"/> <!--port maps -->
	<bindComponent componentA="adder1" componentAPort="in2" signal="B"/> <!--port maps -->
	<bindComponent componentA="adder1" componentAPort="out1" signal="C"/> <!--port maps -->
	
	<!--TODO fix bug found with this type of composition -->
	<!--<bindComponent componentA="adder1" componentAPort="out1" componentB="comp1" componentBPort="in1"/> port maps -->
	<!--<bindComponent componentA="adder1" componentAPort="out1" componentB="comp1" componentBPort="in2"/> port maps -->
	
	<!-- <bindComponent componentA="comp1" componentAPort="in1" componentB="alu" componentBPort="opB"/> port maps -->
	
</hardwareTopEntity>


