# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project i2c_fifo_i2c
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.write_tb -voptargs=+acc
# vsim work.write_tb -voptargs="+acc" 
# Start time: 22:54:31 on Mar 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: D:/wavelet_training/code/I2C_APB/RTL/top.v(100): Module 'ClockGenerator' is not defined.
# Optimization failed
# Error loading design
# End time: 22:54:32 on Mar 13,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 22:55:01 on Mar 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.ClockGenerator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'prescale'. The port definition is at: D:/wavelet_training/code/I2C_APB/RTL/clock_generator.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/clock_gen File: D:/wavelet_training/code/I2C_APB/RTL/top.v Line: 100
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlft6sz0a5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6sz0a5
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
add wave -position insertpoint sim:/write_tb/dut/apb/*
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v(215)
#    Time: 30490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v line 215
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 23:04:54 on Mar 13,2024, Elapsed time: 0:09:53
# Errors: 0, Warnings: 4
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v failed with 1 errors.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 23:23:13 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_controller(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlft2v7g5h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2v7g5h
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v(215)
#    Time: 30490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v line 215
quit -sim
# End time: 23:24:54 on Mar 13,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 23:26:20 on Mar 13,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint **
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlft6e1ktn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6e1ktn
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v(215)
#    Time: 30490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v line 215
quit -sim
# End time: 23:36:51 on Mar 13,2024, Elapsed time: 0:10:31
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 23:36:57 on Mar 13,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.ClockGenerator(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: DESKTOP-A5DHFV4  ProcessID: 2200
#           Attempting to use alternate WLF file "./wlftdz92qf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdz92qf
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/fifo_tx/*
run -all
# ** Note: $finish    : D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v(215)
#    Time: 30490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at D:/wavelet_training/code/I2C_APB/Testbench/writer_tb.v line 215
quit -sim
# End time: 23:56:14 on Mar 13,2024, Elapsed time: 0:19:17
# Errors: 0, Warnings: 2
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of writer_tb.v was successful.
# Compile of clock_generator.v was successful.
# 9 compiles, 0 failed with no errors.
