#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd47ef63710 .scope module, "pipeline" "pipeline" 2 1;
 .timescale 0 0;
v0x7fd47ef7b630_0 .var "EX_MEM_NPC", 31 0;
v0x7fd47ef7b720_0 .var "EX_MEM_PCSrc", 0 0;
v0x7fd47ef7b7f0_0 .net "IF_ID_instr", 31 0, v0x7fd47ef79b50_0;  1 drivers
v0x7fd47ef7b880_0 .net "IF_ID_npc", 31 0, v0x7fd47ef79cc0_0;  1 drivers
v0x7fd47ef7b990_0 .var "MEM_WB_rd", 4 0;
v0x7fd47ef7ba60_0 .var "MEM_WB_regwrite", 0 0;
v0x7fd47ef7bb30_0 .var "WB_mux5_writedata", 31 0;
v0x7fd47ef7bc00_0 .net "alu_result", 31 0, v0x7fd47ef76b50_0;  1 drivers
v0x7fd47ef7bcd0_0 .net "aluop", 1 0, v0x7fd47ef71150_0;  1 drivers
v0x7fd47ef7be60_0 .net "alusrc", 0 0, v0x7fd47ef711f0_0;  1 drivers
v0x7fd47ef7bf70_0 .net "branch", 0 0, v0x7fd47ef76d90_0;  1 drivers
v0x7fd47ef7c000_0 .net "five_bit_muxout", 4 0, v0x7fd47ef76fd0_0;  1 drivers
v0x7fd47ef7c090_0 .net "instrout_1511", 4 0, v0x7fd47ef71630_0;  1 drivers
v0x7fd47ef7c1a0_0 .net "instrout_2016", 4 0, v0x7fd47ef716e0_0;  1 drivers
v0x7fd47ef7c2b0_0 .net "m_ctlout", 2 0, v0x7fd47ef71810_0;  1 drivers
v0x7fd47ef7c3c0_0 .net "memread", 0 0, v0x7fd47ef770e0_0;  1 drivers
v0x7fd47ef7c450_0 .net "memwrite", 0 0, v0x7fd47ef77170_0;  1 drivers
v0x7fd47ef7c5e0_0 .net "npcout", 31 0, v0x7fd47ef71970_0;  1 drivers
v0x7fd47ef7c670_0 .net "rdata1out", 31 0, v0x7fd47ef71a20_0;  1 drivers
v0x7fd47ef7c780_0 .net "rdata2out", 31 0, v0x7fd47ef71ad0_0;  1 drivers
v0x7fd47ef7c810_0 .net "rdata2out_ex", 31 0, v0x7fd47ef772b0_0;  1 drivers
v0x7fd47ef7c8a0_0 .net "regdst", 0 0, v0x7fd47ef71ce0_0;  1 drivers
v0x7fd47ef7c9b0_0 .net "s_extendout", 31 0, v0x7fd47ef71e70_0;  1 drivers
v0x7fd47ef7ca40_0 .net "wb_ctlout", 1 0, v0x7fd47ef71fa0_0;  1 drivers
v0x7fd47ef7cb50_0 .net "wb_ctlout_ex", 1 0, v0x7fd47ef77400_0;  1 drivers
v0x7fd47ef7cbe0_0 .net "zero", 0 0, v0x7fd47ef774b0_0;  1 drivers
S_0x7fd47ef28e50 .scope module, "idecode2" "IDECODE" 2 31, 3 7 0, S_0x7fd47ef63710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_ID_instrout";
    .port_info 1 /INPUT 32 "IF_ID_npcout";
    .port_info 2 /INPUT 5 "MEM_WB_rd";
    .port_info 3 /INPUT 1 "MEM_WB_regwrite";
    .port_info 4 /INPUT 32 "WB_mux5_writedata";
    .port_info 5 /OUTPUT 2 "wb_ctlout";
    .port_info 6 /OUTPUT 3 "m_ctlout";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "alusrc";
    .port_info 9 /OUTPUT 2 "aluop";
    .port_info 10 /OUTPUT 32 "npcout";
    .port_info 11 /OUTPUT 32 "rdata1out";
    .port_info 12 /OUTPUT 32 "rdata2out";
    .port_info 13 /OUTPUT 32 "s_extendout";
    .port_info 14 /OUTPUT 5 "instrout_2016";
    .port_info 15 /OUTPUT 5 "instrout_1511";
v0x7fd47ef73330_0 .net "IF_ID_instrout", 31 0, v0x7fd47ef79b50_0;  alias, 1 drivers
v0x7fd47ef733e0_0 .net "IF_ID_npcout", 31 0, v0x7fd47ef79cc0_0;  alias, 1 drivers
v0x7fd47ef734a0_0 .net "MEM_WB_rd", 4 0, v0x7fd47ef7b990_0;  1 drivers
v0x7fd47ef73570_0 .net "MEM_WB_regwrite", 0 0, v0x7fd47ef7ba60_0;  1 drivers
v0x7fd47ef73620_0 .net "WB_mux5_writedata", 31 0, v0x7fd47ef7bb30_0;  1 drivers
v0x7fd47ef736f0_0 .net "aluop", 1 0, v0x7fd47ef71150_0;  alias, 1 drivers
v0x7fd47ef737a0_0 .net "alusrc", 0 0, v0x7fd47ef711f0_0;  alias, 1 drivers
v0x7fd47ef73850_0 .net "ctlex_out", 3 0, v0x7fd47ef07e70_0;  1 drivers
v0x7fd47ef73920_0 .net "ctlm_out", 2 0, v0x7fd47ef70a00_0;  1 drivers
v0x7fd47ef73a30_0 .net "ctlwb_out", 1 0, v0x7fd47ef70ab0_0;  1 drivers
v0x7fd47ef73b00_0 .net "instrout_1511", 4 0, v0x7fd47ef71630_0;  alias, 1 drivers
v0x7fd47ef73b90_0 .net "instrout_2016", 4 0, v0x7fd47ef716e0_0;  alias, 1 drivers
v0x7fd47ef73c20_0 .net "m_ctlout", 2 0, v0x7fd47ef71810_0;  alias, 1 drivers
v0x7fd47ef73cb0_0 .net "npcout", 31 0, v0x7fd47ef71970_0;  alias, 1 drivers
v0x7fd47ef73d60_0 .net "rdata1out", 31 0, v0x7fd47ef71a20_0;  alias, 1 drivers
v0x7fd47ef73e10_0 .net "rdata2out", 31 0, v0x7fd47ef71ad0_0;  alias, 1 drivers
v0x7fd47ef73ec0_0 .net "readdat1", 31 0, v0x7fd47ef72580_0;  1 drivers
v0x7fd47ef74090_0 .net "readdat2", 31 0, v0x7fd47ef72610_0;  1 drivers
v0x7fd47ef74120_0 .net "regdst", 0 0, v0x7fd47ef71ce0_0;  alias, 1 drivers
v0x7fd47ef741b0_0 .net "s_extendout", 31 0, v0x7fd47ef71e70_0;  alias, 1 drivers
v0x7fd47ef74240_0 .net "signext_out", 31 0, v0x7fd47ef731d0_0;  1 drivers
v0x7fd47ef74310_0 .net "wb_ctlout", 1 0, v0x7fd47ef71fa0_0;  alias, 1 drivers
L_0x7fd47ef7cf10 .part v0x7fd47ef79b50_0, 26, 6;
L_0x7fd47ef7d030 .part v0x7fd47ef79b50_0, 21, 5;
L_0x7fd47ef7d0d0 .part v0x7fd47ef79b50_0, 16, 5;
L_0x7fd47ef7d170 .part v0x7fd47ef79b50_0, 0, 16;
L_0x7fd47ef7d210 .part v0x7fd47ef79b50_0, 16, 5;
L_0x7fd47ef7d3b0 .part v0x7fd47ef79b50_0, 11, 5;
S_0x7fd47ef198e0 .scope module, "control2" "control" 3 28, 4 3 0, S_0x7fd47ef28e50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 4 "EX";
    .port_info 2 /OUTPUT 3 "M";
    .port_info 3 /OUTPUT 2 "WB";
P_0x7fd47ef59210 .param/l "BEQ" 0 4 13, C4<000100>;
P_0x7fd47ef59250 .param/l "LW" 0 4 11, C4<100011>;
P_0x7fd47ef59290 .param/l "NOP" 0 4 14, C4<100000>;
P_0x7fd47ef592d0 .param/l "RTYPE" 0 4 10, C4<000000>;
P_0x7fd47ef59310 .param/l "SW" 0 4 12, C4<101011>;
v0x7fd47ef07e70_0 .var "EX", 3 0;
v0x7fd47ef70a00_0 .var "M", 2 0;
v0x7fd47ef70ab0_0 .var "WB", 1 0;
v0x7fd47ef70b70_0 .net "opcode", 5 0, L_0x7fd47ef7cf10;  1 drivers
E_0x7fd47ef3fc10 .event edge, v0x7fd47ef70b70_0;
S_0x7fd47ef70c80 .scope module, "id_ex2" "id_ex" 3 44, 5 2 0, S_0x7fd47ef28e50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctlwb_out";
    .port_info 1 /INPUT 3 "ctlm_out";
    .port_info 2 /INPUT 4 "ctlex_out";
    .port_info 3 /INPUT 32 "npc";
    .port_info 4 /INPUT 32 "readdat1";
    .port_info 5 /INPUT 32 "readdat2";
    .port_info 6 /INPUT 32 "signext_out";
    .port_info 7 /INPUT 5 "instr_2016";
    .port_info 8 /INPUT 5 "instr_1511";
    .port_info 9 /OUTPUT 2 "wb_ctlout";
    .port_info 10 /OUTPUT 3 "m_ctlout";
    .port_info 11 /OUTPUT 1 "regdst";
    .port_info 12 /OUTPUT 1 "alusrc";
    .port_info 13 /OUTPUT 2 "aluop";
    .port_info 14 /OUTPUT 32 "npcout";
    .port_info 15 /OUTPUT 32 "rdata1out";
    .port_info 16 /OUTPUT 32 "rdata2out";
    .port_info 17 /OUTPUT 32 "s_extendout";
    .port_info 18 /OUTPUT 5 "instrout_2016";
    .port_info 19 /OUTPUT 5 "instrout_1511";
v0x7fd47ef71150_0 .var "aluop", 1 0;
v0x7fd47ef711f0_0 .var "alusrc", 0 0;
v0x7fd47ef71290_0 .net "ctlex_out", 3 0, v0x7fd47ef07e70_0;  alias, 1 drivers
v0x7fd47ef71360_0 .net "ctlm_out", 2 0, v0x7fd47ef70a00_0;  alias, 1 drivers
v0x7fd47ef71410_0 .net "ctlwb_out", 1 0, v0x7fd47ef70ab0_0;  alias, 1 drivers
v0x7fd47ef714e0_0 .net "instr_1511", 4 0, L_0x7fd47ef7d3b0;  1 drivers
v0x7fd47ef71580_0 .net "instr_2016", 4 0, L_0x7fd47ef7d210;  1 drivers
v0x7fd47ef71630_0 .var "instrout_1511", 4 0;
v0x7fd47ef716e0_0 .var "instrout_2016", 4 0;
v0x7fd47ef71810_0 .var "m_ctlout", 2 0;
v0x7fd47ef718c0_0 .net "npc", 31 0, v0x7fd47ef79cc0_0;  alias, 1 drivers
v0x7fd47ef71970_0 .var "npcout", 31 0;
v0x7fd47ef71a20_0 .var "rdata1out", 31 0;
v0x7fd47ef71ad0_0 .var "rdata2out", 31 0;
v0x7fd47ef71b80_0 .net "readdat1", 31 0, v0x7fd47ef72580_0;  alias, 1 drivers
v0x7fd47ef71c30_0 .net "readdat2", 31 0, v0x7fd47ef72610_0;  alias, 1 drivers
v0x7fd47ef71ce0_0 .var "regdst", 0 0;
v0x7fd47ef71e70_0 .var "s_extendout", 31 0;
v0x7fd47ef71f00_0 .net "signext_out", 31 0, v0x7fd47ef731d0_0;  alias, 1 drivers
v0x7fd47ef71fa0_0 .var "wb_ctlout", 1 0;
E_0x7fd47ef710d0/0 .event edge, v0x7fd47ef70ab0_0, v0x7fd47ef70a00_0, v0x7fd47ef07e70_0, v0x7fd47ef718c0_0;
E_0x7fd47ef710d0/1 .event edge, v0x7fd47ef71b80_0, v0x7fd47ef71c30_0, v0x7fd47ef71f00_0, v0x7fd47ef71580_0;
E_0x7fd47ef710d0/2 .event edge, v0x7fd47ef714e0_0;
E_0x7fd47ef710d0 .event/or E_0x7fd47ef710d0/0, E_0x7fd47ef710d0/1, E_0x7fd47ef710d0/2;
S_0x7fd47ef72230 .scope module, "register2" "register" 3 33, 6 2 0, S_0x7fd47ef28e50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /INPUT 1 "regwrite";
    .port_info 5 /OUTPUT 32 "A";
    .port_info 6 /OUTPUT 32 "B";
v0x7fd47ef72580_0 .var "A", 31 0;
v0x7fd47ef72610_0 .var "B", 31 0;
v0x7fd47ef726c0 .array "REG", 31 0, 31 0;
v0x7fd47ef72a60_0 .var/i "i", 31 0;
v0x7fd47ef72b10_0 .net "rd", 4 0, v0x7fd47ef7b990_0;  alias, 1 drivers
v0x7fd47ef72c00_0 .net "regwrite", 0 0, v0x7fd47ef7ba60_0;  alias, 1 drivers
v0x7fd47ef72ca0_0 .net "rs", 4 0, L_0x7fd47ef7d030;  1 drivers
v0x7fd47ef72d50_0 .net "rt", 4 0, L_0x7fd47ef7d0d0;  1 drivers
v0x7fd47ef72e00_0 .net "writedata", 31 0, v0x7fd47ef7bb30_0;  alias, 1 drivers
v0x7fd47ef726c0_0 .array/port v0x7fd47ef726c0, 0;
v0x7fd47ef726c0_1 .array/port v0x7fd47ef726c0, 1;
v0x7fd47ef726c0_2 .array/port v0x7fd47ef726c0, 2;
E_0x7fd47ef70e90/0 .event edge, v0x7fd47ef72ca0_0, v0x7fd47ef726c0_0, v0x7fd47ef726c0_1, v0x7fd47ef726c0_2;
v0x7fd47ef726c0_3 .array/port v0x7fd47ef726c0, 3;
v0x7fd47ef726c0_4 .array/port v0x7fd47ef726c0, 4;
v0x7fd47ef726c0_5 .array/port v0x7fd47ef726c0, 5;
v0x7fd47ef726c0_6 .array/port v0x7fd47ef726c0, 6;
E_0x7fd47ef70e90/1 .event edge, v0x7fd47ef726c0_3, v0x7fd47ef726c0_4, v0x7fd47ef726c0_5, v0x7fd47ef726c0_6;
v0x7fd47ef726c0_7 .array/port v0x7fd47ef726c0, 7;
v0x7fd47ef726c0_8 .array/port v0x7fd47ef726c0, 8;
v0x7fd47ef726c0_9 .array/port v0x7fd47ef726c0, 9;
v0x7fd47ef726c0_10 .array/port v0x7fd47ef726c0, 10;
E_0x7fd47ef70e90/2 .event edge, v0x7fd47ef726c0_7, v0x7fd47ef726c0_8, v0x7fd47ef726c0_9, v0x7fd47ef726c0_10;
v0x7fd47ef726c0_11 .array/port v0x7fd47ef726c0, 11;
v0x7fd47ef726c0_12 .array/port v0x7fd47ef726c0, 12;
v0x7fd47ef726c0_13 .array/port v0x7fd47ef726c0, 13;
v0x7fd47ef726c0_14 .array/port v0x7fd47ef726c0, 14;
E_0x7fd47ef70e90/3 .event edge, v0x7fd47ef726c0_11, v0x7fd47ef726c0_12, v0x7fd47ef726c0_13, v0x7fd47ef726c0_14;
v0x7fd47ef726c0_15 .array/port v0x7fd47ef726c0, 15;
v0x7fd47ef726c0_16 .array/port v0x7fd47ef726c0, 16;
v0x7fd47ef726c0_17 .array/port v0x7fd47ef726c0, 17;
v0x7fd47ef726c0_18 .array/port v0x7fd47ef726c0, 18;
E_0x7fd47ef70e90/4 .event edge, v0x7fd47ef726c0_15, v0x7fd47ef726c0_16, v0x7fd47ef726c0_17, v0x7fd47ef726c0_18;
v0x7fd47ef726c0_19 .array/port v0x7fd47ef726c0, 19;
v0x7fd47ef726c0_20 .array/port v0x7fd47ef726c0, 20;
v0x7fd47ef726c0_21 .array/port v0x7fd47ef726c0, 21;
v0x7fd47ef726c0_22 .array/port v0x7fd47ef726c0, 22;
E_0x7fd47ef70e90/5 .event edge, v0x7fd47ef726c0_19, v0x7fd47ef726c0_20, v0x7fd47ef726c0_21, v0x7fd47ef726c0_22;
v0x7fd47ef726c0_23 .array/port v0x7fd47ef726c0, 23;
v0x7fd47ef726c0_24 .array/port v0x7fd47ef726c0, 24;
v0x7fd47ef726c0_25 .array/port v0x7fd47ef726c0, 25;
v0x7fd47ef726c0_26 .array/port v0x7fd47ef726c0, 26;
E_0x7fd47ef70e90/6 .event edge, v0x7fd47ef726c0_23, v0x7fd47ef726c0_24, v0x7fd47ef726c0_25, v0x7fd47ef726c0_26;
v0x7fd47ef726c0_27 .array/port v0x7fd47ef726c0, 27;
v0x7fd47ef726c0_28 .array/port v0x7fd47ef726c0, 28;
v0x7fd47ef726c0_29 .array/port v0x7fd47ef726c0, 29;
v0x7fd47ef726c0_30 .array/port v0x7fd47ef726c0, 30;
E_0x7fd47ef70e90/7 .event edge, v0x7fd47ef726c0_27, v0x7fd47ef726c0_28, v0x7fd47ef726c0_29, v0x7fd47ef726c0_30;
v0x7fd47ef726c0_31 .array/port v0x7fd47ef726c0, 31;
E_0x7fd47ef70e90/8 .event edge, v0x7fd47ef726c0_31, v0x7fd47ef72d50_0, v0x7fd47ef72b10_0, v0x7fd47ef72c00_0;
E_0x7fd47ef70e90/9 .event edge, v0x7fd47ef72e00_0;
E_0x7fd47ef70e90 .event/or E_0x7fd47ef70e90/0, E_0x7fd47ef70e90/1, E_0x7fd47ef70e90/2, E_0x7fd47ef70e90/3, E_0x7fd47ef70e90/4, E_0x7fd47ef70e90/5, E_0x7fd47ef70e90/6, E_0x7fd47ef70e90/7, E_0x7fd47ef70e90/8, E_0x7fd47ef70e90/9;
S_0x7fd47ef72f80 .scope module, "s_extend2" "s_extend" 3 41, 7 3 0, S_0x7fd47ef28e50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "nextend";
    .port_info 1 /OUTPUT 32 "extend";
v0x7fd47ef731d0_0 .var "extend", 31 0;
v0x7fd47ef732a0_0 .net "nextend", 15 0, L_0x7fd47ef7d170;  1 drivers
E_0x7fd47ef73180 .event edge, v0x7fd47ef732a0_0;
S_0x7fd47ef744f0 .scope module, "iexecute3" "iexecute" 2 61, 8 2 0, S_0x7fd47ef63710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "wb_ctl";
    .port_info 1 /INPUT 3 "m_ctl";
    .port_info 2 /INPUT 1 "regdst";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 2 "aluop";
    .port_info 5 /INPUT 32 "npcout";
    .port_info 6 /INPUT 32 "rdata1";
    .port_info 7 /INPUT 32 "rdata2";
    .port_info 8 /INPUT 32 "s_extendout";
    .port_info 9 /INPUT 5 "instrout_2016";
    .port_info 10 /INPUT 5 "instrout_1511";
    .port_info 11 /OUTPUT 2 "wb_ctlout";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "memread";
    .port_info 14 /OUTPUT 1 "memwrite";
    .port_info 15 /OUTPUT 32 "EX_MEM_NPC";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "alu_result";
    .port_info 18 /OUTPUT 32 "rdata2out";
    .port_info 19 /OUTPUT 32 "add_result";
    .port_info 20 /OUTPUT 5 "five_bit_muxout";
o0x7fd47ee43928 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd47ef78130_0 .net "EX_MEM_NPC", 31 0, o0x7fd47ee43928;  0 drivers
v0x7fd47ef781e0_0 .net "add_result", 31 0, v0x7fd47ef769f0_0;  1 drivers
v0x7fd47ef78290_0 .net "adder_out", 31 0, L_0x7fd47ef7d450;  1 drivers
v0x7fd47ef78360_0 .net "alu_result", 31 0, v0x7fd47ef76b50_0;  alias, 1 drivers
v0x7fd47ef78410_0 .net "aluop", 1 0, v0x7fd47ef71150_0;  alias, 1 drivers
v0x7fd47ef784e0_0 .net "aluout", 31 0, v0x7fd47ef75920_0;  1 drivers
v0x7fd47ef785b0_0 .net "alusrc", 0 0, v0x7fd47ef711f0_0;  alias, 1 drivers
v0x7fd47ef78640_0 .net "aluzero", 0 0, L_0x7fd47ef7d6b0;  1 drivers
v0x7fd47ef78710_0 .net "b", 31 0, L_0x7fd47ef7d8d0;  1 drivers
v0x7fd47ef78820_0 .net "branch", 0 0, v0x7fd47ef76d90_0;  alias, 1 drivers
v0x7fd47ef788b0_0 .net "control", 2 0, v0x7fd47ef764b0_0;  1 drivers
v0x7fd47ef78980_0 .net "five_bit_muxout", 4 0, v0x7fd47ef76fd0_0;  alias, 1 drivers
v0x7fd47ef78a10_0 .net "instrout_1511", 4 0, v0x7fd47ef71630_0;  alias, 1 drivers
v0x7fd47ef78aa0_0 .net "instrout_2016", 4 0, v0x7fd47ef716e0_0;  alias, 1 drivers
v0x7fd47ef78b30_0 .net "m_ctl", 2 0, v0x7fd47ef71810_0;  alias, 1 drivers
v0x7fd47ef78bc0_0 .net "memread", 0 0, v0x7fd47ef770e0_0;  alias, 1 drivers
v0x7fd47ef78c50_0 .net "memwrite", 0 0, v0x7fd47ef77170_0;  alias, 1 drivers
v0x7fd47ef78e00_0 .net "muxout", 4 0, L_0x7fd47ef7d830;  1 drivers
v0x7fd47ef78e90_0 .net "npcout", 31 0, v0x7fd47ef71970_0;  alias, 1 drivers
v0x7fd47ef78f20_0 .net "rdata1", 31 0, v0x7fd47ef71a20_0;  alias, 1 drivers
v0x7fd47ef78fb0_0 .net "rdata2", 31 0, v0x7fd47ef71ad0_0;  alias, 1 drivers
v0x7fd47ef790c0_0 .net "rdata2out", 31 0, v0x7fd47ef772b0_0;  alias, 1 drivers
v0x7fd47ef79150_0 .net "regdst", 0 0, v0x7fd47ef71ce0_0;  alias, 1 drivers
v0x7fd47ef791e0_0 .net "s_extendout", 31 0, v0x7fd47ef71e70_0;  alias, 1 drivers
v0x7fd47ef792f0_0 .net "wb_ctl", 1 0, v0x7fd47ef71fa0_0;  alias, 1 drivers
v0x7fd47ef79380_0 .net "wb_ctlout", 1 0, v0x7fd47ef77400_0;  alias, 1 drivers
v0x7fd47ef79410_0 .net "zero", 0 0, v0x7fd47ef774b0_0;  alias, 1 drivers
L_0x7fd47ef7d790 .part v0x7fd47ef71e70_0, 0, 6;
S_0x7fd47ef74970 .scope module, "adder3" "adder" 8 25, 9 2 0, S_0x7fd47ef744f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "add_in1";
    .port_info 1 /INPUT 32 "add_in2";
    .port_info 2 /OUTPUT 32 "add_out";
v0x7fd47ef74b30_0 .net "add_in1", 31 0, v0x7fd47ef71970_0;  alias, 1 drivers
v0x7fd47ef74c10_0 .net "add_in2", 31 0, v0x7fd47ef71e70_0;  alias, 1 drivers
v0x7fd47ef74cf0_0 .net "add_out", 31 0, L_0x7fd47ef7d450;  alias, 1 drivers
L_0x7fd47ef7d450 .arith/sum 32, v0x7fd47ef71970_0, v0x7fd47ef71e70_0;
S_0x7fd47ef74dc0 .scope module, "alu3" "alu" 8 29, 10 2 0, S_0x7fd47ef744f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x7fd47ef74f90 .param/l "ALUadd" 0 10 10, C4<010>;
P_0x7fd47ef74fd0 .param/l "ALUand" 0 10 12, C4<000>;
P_0x7fd47ef75010 .param/l "ALUor" 0 10 13, C4<001>;
P_0x7fd47ef75050 .param/l "ALUslt" 0 10 14, C4<111>;
P_0x7fd47ef75090 .param/l "ALUsub" 0 10 11, C4<110>;
v0x7fd47ef75340_0 .net *"_ivl_10", 1 0, L_0x7fd47ef7d590;  1 drivers
L_0x7fd47ee73098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd47ef75400_0 .net/2u *"_ivl_2", 31 0, L_0x7fd47ee73098;  1 drivers
v0x7fd47ef754b0_0 .net *"_ivl_4", 0 0, L_0x7fd47ef7d4f0;  1 drivers
L_0x7fd47ee730e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd47ef75560_0 .net/2s *"_ivl_6", 1 0, L_0x7fd47ee730e0;  1 drivers
L_0x7fd47ee73128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd47ef75610_0 .net/2s *"_ivl_8", 1 0, L_0x7fd47ee73128;  1 drivers
v0x7fd47ef75700_0 .net "a", 31 0, v0x7fd47ef71a20_0;  alias, 1 drivers
v0x7fd47ef757e0_0 .net "b", 31 0, L_0x7fd47ef7d8d0;  alias, 1 drivers
v0x7fd47ef75870_0 .net "control", 2 0, v0x7fd47ef764b0_0;  alias, 1 drivers
v0x7fd47ef75920_0 .var "result", 31 0;
L_0x7fd47ee73050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd47ef75a30_0 .net "sign_mismatch", 0 0, L_0x7fd47ee73050;  1 drivers
v0x7fd47ef75ad0_0 .net "zero", 0 0, L_0x7fd47ef7d6b0;  alias, 1 drivers
E_0x7fd47ef752f0 .event edge, v0x7fd47ef75870_0, v0x7fd47ef71a20_0, v0x7fd47ef757e0_0, v0x7fd47ef75a30_0;
L_0x7fd47ef7d4f0 .cmp/eq 32, v0x7fd47ef75920_0, L_0x7fd47ee73098;
L_0x7fd47ef7d590 .functor MUXZ 2, L_0x7fd47ee73128, L_0x7fd47ee730e0, L_0x7fd47ef7d4f0, C4<>;
L_0x7fd47ef7d6b0 .part L_0x7fd47ef7d590, 0, 1;
S_0x7fd47ef75bf0 .scope module, "alu_control3" "alu_control" 8 35, 11 3 0, S_0x7fd47ef744f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "select";
P_0x7fd47f80f000 .param/l "ALUadd" 0 11 23, C4<010>;
P_0x7fd47f80f040 .param/l "ALUand" 0 11 25, C4<000>;
P_0x7fd47f80f080 .param/l "ALUor" 0 11 26, C4<001>;
P_0x7fd47f80f0c0 .param/l "ALUslt" 0 11 27, C4<111>;
P_0x7fd47f80f100 .param/l "ALUsub" 0 11 24, C4<110>;
P_0x7fd47f80f140 .param/l "ALUx" 0 11 30, C4<011>;
P_0x7fd47f80f180 .param/l "Itype" 0 11 19, C4<01>;
P_0x7fd47f80f1c0 .param/l "Radd" 0 11 12, C4<100000>;
P_0x7fd47f80f200 .param/l "Rand" 0 11 14, C4<100100>;
P_0x7fd47f80f240 .param/l "Ror" 0 11 15, C4<100101>;
P_0x7fd47f80f280 .param/l "Rslt" 0 11 16, C4<101010>;
P_0x7fd47f80f2c0 .param/l "Rsub" 0 11 13, C4<100010>;
P_0x7fd47f80f300 .param/l "Rtype" 0 11 10, C4<10>;
P_0x7fd47f80f340 .param/l "lwsw" 0 11 18, C4<00>;
P_0x7fd47f80f380 .param/l "unknown" 0 11 29, C4<11>;
P_0x7fd47f80f3c0 .param/l "xis" 0 11 20, C4<zzzzzz>;
v0x7fd47ef76320_0 .net "aluop", 1 0, v0x7fd47ef71150_0;  alias, 1 drivers
v0x7fd47ef76410_0 .net "funct", 5 0, L_0x7fd47ef7d790;  1 drivers
v0x7fd47ef764b0_0 .var "select", 2 0;
E_0x7fd47ef762c0 .event edge, v0x7fd47ef71150_0, v0x7fd47ef76410_0, v0x7fd47ef75870_0;
S_0x7fd47ef765b0 .scope module, "ex_mem3" "ex_mem" 8 39, 12 2 0, S_0x7fd47ef744f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctlwb_out";
    .port_info 1 /INPUT 3 "ctlm_out";
    .port_info 2 /INPUT 32 "adder_out";
    .port_info 3 /INPUT 1 "aluzero";
    .port_info 4 /INPUT 32 "aluout";
    .port_info 5 /INPUT 32 "readdat2";
    .port_info 6 /INPUT 5 "muxout";
    .port_info 7 /OUTPUT 2 "wb_ctlout";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "memread";
    .port_info 10 /OUTPUT 1 "memwrite";
    .port_info 11 /OUTPUT 32 "add_result";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 32 "alu_result";
    .port_info 14 /OUTPUT 32 "rdata2out";
    .port_info 15 /OUTPUT 5 "five_bit_muxout";
v0x7fd47ef769f0_0 .var "add_result", 31 0;
v0x7fd47ef76ab0_0 .net "adder_out", 31 0, o0x7fd47ee43928;  alias, 0 drivers
v0x7fd47ef76b50_0 .var "alu_result", 31 0;
v0x7fd47ef76c00_0 .net "aluout", 31 0, v0x7fd47ef75920_0;  alias, 1 drivers
v0x7fd47ef76cc0_0 .net "aluzero", 0 0, L_0x7fd47ef7d6b0;  alias, 1 drivers
v0x7fd47ef76d90_0 .var "branch", 0 0;
v0x7fd47ef76e20_0 .net "ctlm_out", 2 0, v0x7fd47ef71810_0;  alias, 1 drivers
v0x7fd47ef76ef0_0 .net "ctlwb_out", 1 0, v0x7fd47ef71fa0_0;  alias, 1 drivers
v0x7fd47ef76fd0_0 .var "five_bit_muxout", 4 0;
v0x7fd47ef770e0_0 .var "memread", 0 0;
v0x7fd47ef77170_0 .var "memwrite", 0 0;
v0x7fd47ef77200_0 .net "muxout", 4 0, L_0x7fd47ef7d830;  alias, 1 drivers
v0x7fd47ef772b0_0 .var "rdata2out", 31 0;
v0x7fd47ef77360_0 .net "readdat2", 31 0, v0x7fd47ef71ad0_0;  alias, 1 drivers
v0x7fd47ef77400_0 .var "wb_ctlout", 1 0;
v0x7fd47ef774b0_0 .var "zero", 0 0;
E_0x7fd47ef76970/0 .event edge, v0x7fd47ef71fa0_0, v0x7fd47ef71810_0, v0x7fd47ef76ab0_0, v0x7fd47ef75ad0_0;
E_0x7fd47ef76970/1 .event edge, v0x7fd47ef75920_0, v0x7fd47ef71ad0_0, v0x7fd47ef77200_0;
E_0x7fd47ef76970 .event/or E_0x7fd47ef76970/0, E_0x7fd47ef76970/1;
S_0x7fd47ef776d0 .scope module, "five_bit_mux3" "five_bit_mux" 8 56, 13 1 0, S_0x7fd47ef744f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "y";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /INPUT 1 "sel";
v0x7fd47ef778d0_0 .net "a", 4 0, v0x7fd47ef716e0_0;  alias, 1 drivers
v0x7fd47ef779a0_0 .net "b", 4 0, v0x7fd47ef71630_0;  alias, 1 drivers
v0x7fd47ef77a70_0 .net "sel", 0 0, v0x7fd47ef71ce0_0;  alias, 1 drivers
v0x7fd47ef77b40_0 .net "y", 4 0, L_0x7fd47ef7d830;  alias, 1 drivers
L_0x7fd47ef7d830 .functor MUXZ 5, v0x7fd47ef71630_0, v0x7fd47ef716e0_0, v0x7fd47ef71ce0_0, C4<>;
S_0x7fd47ef77bf0 .scope module, "mux3" "mux" 8 61, 14 1 0, S_0x7fd47ef744f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "sel";
v0x7fd47ef77e10_0 .net "a", 31 0, v0x7fd47ef71e70_0;  alias, 1 drivers
v0x7fd47ef77ec0_0 .net "b", 31 0, v0x7fd47ef71ad0_0;  alias, 1 drivers
v0x7fd47ef77f60_0 .net "sel", 0 0, v0x7fd47ef711f0_0;  alias, 1 drivers
v0x7fd47ef78050_0 .net "y", 31 0, L_0x7fd47ef7d8d0;  alias, 1 drivers
L_0x7fd47ef7d8d0 .functor MUXZ 32, v0x7fd47ef71ad0_0, v0x7fd47ef71e70_0, v0x7fd47ef711f0_0, C4<>;
S_0x7fd47ef79650 .scope module, "ifetch1" "ifetch" 2 11, 15 1 0, S_0x7fd47ef63710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "IF_ID_instr";
    .port_info 1 /OUTPUT 32 "IF_ID_npc";
    .port_info 2 /INPUT 1 "EX_MEM_PCSrc";
    .port_info 3 /INPUT 32 "EX_MEM_NPC";
v0x7fd47ef7b030_0 .net "EX_MEM_NPC", 31 0, v0x7fd47ef7b630_0;  1 drivers
v0x7fd47ef7b0f0_0 .net "EX_MEM_PCSrc", 0 0, v0x7fd47ef7b720_0;  1 drivers
v0x7fd47ef7b1a0_0 .net "IF_ID_instr", 31 0, v0x7fd47ef79b50_0;  alias, 1 drivers
v0x7fd47ef7b290_0 .net "IF_ID_npc", 31 0, v0x7fd47ef79cc0_0;  alias, 1 drivers
v0x7fd47ef7b320_0 .net "PC", 31 0, v0x7fd47ef7aea0_0;  1 drivers
v0x7fd47ef7b3f0_0 .net "dataout", 31 0, v0x7fd47ef7a5e0_0;  1 drivers
v0x7fd47ef7b4c0_0 .net "npc", 31 0, L_0x7fd47ef7cd90;  1 drivers
v0x7fd47ef7b550_0 .net "npc_mux", 31 0, L_0x7fd47ef7cc70;  1 drivers
S_0x7fd47ef79830 .scope module, "if_id1" "if_id" 15 25, 16 1 0, S_0x7fd47ef79650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrout";
    .port_info 1 /OUTPUT 32 "npcout";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "npc";
v0x7fd47ef79a90_0 .net "instr", 31 0, v0x7fd47ef7a5e0_0;  alias, 1 drivers
v0x7fd47ef79b50_0 .var "instrout", 31 0;
v0x7fd47ef79c10_0 .net "npc", 31 0, L_0x7fd47ef7cd90;  alias, 1 drivers
v0x7fd47ef79cc0_0 .var "npcout", 31 0;
E_0x7fd47ef79a50 .event edge, v0x7fd47ef79a90_0, v0x7fd47ef79c10_0;
S_0x7fd47ef79de0 .scope module, "incrementer1" "incrementer" 15 30, 17 1 0, S_0x7fd47ef79650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcin";
    .port_info 1 /OUTPUT 32 "pcout";
L_0x7fd47ee73008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd47ef79fe0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd47ee73008;  1 drivers
v0x7fd47ef7a080_0 .net "pcin", 31 0, v0x7fd47ef7aea0_0;  alias, 1 drivers
v0x7fd47ef7a130_0 .net "pcout", 31 0, L_0x7fd47ef7cd90;  alias, 1 drivers
L_0x7fd47ef7cd90 .arith/sum 32, v0x7fd47ef7aea0_0, L_0x7fd47ee73008;
S_0x7fd47ef7a220 .scope module, "memory1" "memory" 15 22, 18 1 0, S_0x7fd47ef79650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data";
    .port_info 1 /INPUT 32 "addr";
v0x7fd47ef7a470 .array "MEM", 127 0, 31 0;
v0x7fd47ef7a520_0 .net "addr", 31 0, v0x7fd47ef7aea0_0;  alias, 1 drivers
v0x7fd47ef7a5e0_0 .var "data", 31 0;
E_0x7fd47ef7a430 .event edge, v0x7fd47ef7a080_0;
S_0x7fd47ef7a6c0 .scope module, "mux1" "mux" 15 14, 14 1 0, S_0x7fd47ef79650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "sel";
v0x7fd47ef7a900_0 .net "a", 31 0, v0x7fd47ef7b630_0;  alias, 1 drivers
v0x7fd47ef7a9b0_0 .net "b", 31 0, L_0x7fd47ef7cd90;  alias, 1 drivers
v0x7fd47ef7aa90_0 .net "sel", 0 0, v0x7fd47ef7b720_0;  alias, 1 drivers
v0x7fd47ef7ab20_0 .net "y", 31 0, L_0x7fd47ef7cc70;  alias, 1 drivers
L_0x7fd47ef7cc70 .functor MUXZ 32, L_0x7fd47ef7cd90, v0x7fd47ef7b630_0, v0x7fd47ef7b720_0, C4<>;
S_0x7fd47ef7ac30 .scope module, "pc_mod1" "pc_mod" 15 19, 19 1 0, S_0x7fd47ef79650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "npc";
v0x7fd47ef7aea0_0 .var "PC", 31 0;
v0x7fd47ef7af90_0 .net "npc", 31 0, L_0x7fd47ef7cc70;  alias, 1 drivers
E_0x7fd47ef7ae60 .event edge, v0x7fd47ef7ab20_0;
    .scope S_0x7fd47ef7ac30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef7aea0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7fd47ef7ac30;
T_1 ;
    %wait E_0x7fd47ef7ae60;
    %delay 1, 0;
    %load/vec4 v0x7fd47ef7af90_0;
    %assign/vec4 v0x7fd47ef7aea0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd47ef7a220;
T_2 ;
    %pushi/vec4 2293930, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 275071777, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 1048610, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 2350003286, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 2400334934, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 2909094689, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 318841669, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 2892317473, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 302064453, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef7a470, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x7fd47ef7a220;
T_3 ;
    %wait E_0x7fd47ef7a430;
    %ix/getv 4, v0x7fd47ef7a520_0;
    %load/vec4a v0x7fd47ef7a470, 4;
    %assign/vec4 v0x7fd47ef7a5e0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd47ef79830;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef79b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef79cc0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fd47ef79830;
T_5 ;
    %wait E_0x7fd47ef79a50;
    %delay 1, 0;
    %load/vec4 v0x7fd47ef79a90_0;
    %assign/vec4 v0x7fd47ef79b50_0, 0;
    %load/vec4 v0x7fd47ef79c10_0;
    %assign/vec4 v0x7fd47ef79cc0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd47ef198e0;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd47ef07e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd47ef70a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd47ef70ab0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fd47ef198e0;
T_7 ;
    %wait E_0x7fd47ef3fc10;
    %load/vec4 v0x7fd47ef70b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %vpi_call 4 65 "$display", "Opcode not recognized." {0 0 0};
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fd47ef07e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd47ef70a00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd47ef70ab0_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fd47ef07e70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd47ef70a00_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd47ef70ab0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 8, 4;
    %assign/vec4 v0x7fd47ef07e70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd47ef70a00_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7fd47ef70ab0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 2, 8, 4;
    %assign/vec4 v0x7fd47ef07e70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd47ef70a00_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7fd47ef70ab0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd47ef07e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd47ef70a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd47ef70ab0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd47ef72230;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef72580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef72610_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd47ef72a60_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fd47ef72a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fd47ef72a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef726c0, 0, 4;
    %load/vec4 v0x7fd47ef72a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd47ef72a60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 6 28 "$display", "From Register Memory:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd47ef72a60_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fd47ef72a60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_8.3, 5;
    %vpi_call 6 30 "$display", "\011REG[%0d] = %0d", v0x7fd47ef72a60_0, &A<v0x7fd47ef726c0, v0x7fd47ef72a60_0 > {0 0 0};
    %load/vec4 v0x7fd47ef72a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd47ef72a60_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 6 33 "$display", "\011..." {0 0 0};
    %vpi_call 6 34 "$display", "\011REG[%0d] = %0d", 32'sb00000000000000000000000000011111, &A<v0x7fd47ef726c0, 31> {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fd47ef72230;
T_9 ;
    %wait E_0x7fd47ef70e90;
    %load/vec4 v0x7fd47ef72ca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fd47ef726c0, 4;
    %assign/vec4 v0x7fd47ef72580_0, 0;
    %load/vec4 v0x7fd47ef72d50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fd47ef726c0, 4;
    %assign/vec4 v0x7fd47ef72610_0, 0;
    %load/vec4 v0x7fd47ef72b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd47ef72c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fd47ef72e00_0;
    %load/vec4 v0x7fd47ef72b10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd47ef726c0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fd47ef72f80;
T_10 ;
    %wait E_0x7fd47ef73180;
    %load/vec4 v0x7fd47ef732a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fd47ef732a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd47ef731d0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd47ef70c80;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd47ef71fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd47ef71810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef71ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd47ef71150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef711f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef71970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef71a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef71ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef71e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fd47ef716e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fd47ef71630_0, 0;
    %end;
    .thread T_11;
    .scope S_0x7fd47ef70c80;
T_12 ;
    %wait E_0x7fd47ef710d0;
    %delay 1, 0;
    %load/vec4 v0x7fd47ef71410_0;
    %assign/vec4 v0x7fd47ef71fa0_0, 0;
    %load/vec4 v0x7fd47ef71360_0;
    %assign/vec4 v0x7fd47ef71810_0, 0;
    %load/vec4 v0x7fd47ef71290_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fd47ef71ce0_0, 0;
    %load/vec4 v0x7fd47ef71290_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fd47ef71150_0, 0;
    %load/vec4 v0x7fd47ef71290_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fd47ef711f0_0, 0;
    %load/vec4 v0x7fd47ef718c0_0;
    %assign/vec4 v0x7fd47ef71970_0, 0;
    %load/vec4 v0x7fd47ef71b80_0;
    %assign/vec4 v0x7fd47ef71a20_0, 0;
    %load/vec4 v0x7fd47ef71c30_0;
    %assign/vec4 v0x7fd47ef71ad0_0, 0;
    %load/vec4 v0x7fd47ef71f00_0;
    %assign/vec4 v0x7fd47ef71e70_0, 0;
    %load/vec4 v0x7fd47ef71580_0;
    %assign/vec4 v0x7fd47ef716e0_0, 0;
    %load/vec4 v0x7fd47ef714e0_0;
    %assign/vec4 v0x7fd47ef71630_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fd47ef74dc0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef75920_0, 0;
    %end;
    .thread T_13;
    .scope S_0x7fd47ef74dc0;
T_14 ;
    %wait E_0x7fd47ef752f0;
    %load/vec4 v0x7fd47ef75870_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd47ef75920_0, 0, 32;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x7fd47ef75700_0;
    %load/vec4 v0x7fd47ef757e0_0;
    %add;
    %store/vec4 v0x7fd47ef75920_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x7fd47ef75700_0;
    %load/vec4 v0x7fd47ef757e0_0;
    %sub;
    %store/vec4 v0x7fd47ef75920_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x7fd47ef75700_0;
    %load/vec4 v0x7fd47ef757e0_0;
    %and;
    %store/vec4 v0x7fd47ef75920_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x7fd47ef75700_0;
    %load/vec4 v0x7fd47ef757e0_0;
    %or;
    %store/vec4 v0x7fd47ef75920_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x7fd47ef75700_0;
    %load/vec4 v0x7fd47ef757e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.7, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fd47ef75a30_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_14.8, 8;
T_14.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd47ef75a30_0;
    %pad/u 32;
    %add;
    %jmp/0 T_14.8, 8;
 ; End of false expr.
    %blend;
T_14.8;
    %store/vec4 v0x7fd47ef75920_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd47ef75bf0;
T_15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %end;
    .thread T_15;
    .scope S_0x7fd47ef75bf0;
T_16 ;
    %wait E_0x7fd47ef762c0;
    %load/vec4 v0x7fd47ef76320_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fd47ef76410_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fd47ef76320_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.9, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x7fd47ef76320_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.11, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x7fd47ef76320_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %load/vec4 v0x7fd47ef764b0_0;
    %assign/vec4 v0x7fd47ef764b0_0, 0;
T_16.14 ;
T_16.12 ;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fd47ef765b0;
T_17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd47ef77400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef76d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef770e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef77170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef769f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef774b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef76b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef772b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fd47ef76fd0_0, 0;
    %end;
    .thread T_17;
    .scope S_0x7fd47ef765b0;
T_18 ;
    %wait E_0x7fd47ef76970;
    %delay 1, 0;
    %load/vec4 v0x7fd47ef76ef0_0;
    %assign/vec4 v0x7fd47ef77400_0, 0;
    %load/vec4 v0x7fd47ef76e20_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fd47ef76d90_0, 0;
    %load/vec4 v0x7fd47ef76ab0_0;
    %assign/vec4 v0x7fd47ef769f0_0, 0;
    %load/vec4 v0x7fd47ef76cc0_0;
    %assign/vec4 v0x7fd47ef774b0_0, 0;
    %load/vec4 v0x7fd47ef76c00_0;
    %assign/vec4 v0x7fd47ef76b50_0, 0;
    %load/vec4 v0x7fd47ef77360_0;
    %assign/vec4 v0x7fd47ef772b0_0, 0;
    %load/vec4 v0x7fd47ef77200_0;
    %assign/vec4 v0x7fd47ef76fd0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fd47ef744f0;
T_19 ;
    %vpi_call 8 68 "$display", "Time\011  WB\011  M\011  NPCout\011 EX_MEM_NPC\011  ALURes\011  Rdata2\011  AddRes\011 5bitmux" {0 0 0};
    %vpi_call 8 69 "$monitor", "%0d\011   %0d\011  %0d\011    %0d\011          %0d\011           %0d\011              %0d\011         %0d\011         %0d", $time, v0x7fd47ef792f0_0, v0x7fd47ef78b30_0, v0x7fd47ef78e90_0, v0x7fd47ef78130_0, v0x7fd47ef78360_0, v0x7fd47ef790c0_0, v0x7fd47ef781e0_0, v0x7fd47ef78980_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 8 71 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fd47ef63710;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd47ef7b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd47ef7b630_0, 0;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0x7fd47ef7b990_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fd47ef7ba60_0, 0;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x7fd47ef7bb30_0, 0;
    %end;
    .thread T_20;
    .scope S_0x7fd47ef63710;
T_21 ;
    %vpi_call 2 94 "$dumpfile", "pipeline.vcd" {0 0 0};
    %vpi_call 2 95 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x7fd47ef79650, S_0x7fd47ef28e50, S_0x7fd47ef744f0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "idecode.v";
    "control.v";
    "id_ex.v";
    "reg.v";
    "s_extend.v";
    "execute.v";
    "adder.v";
    "alu.v";
    "alu_control.v";
    "ex_mem.v";
    "five_bit_mux.v";
    "mux.v";
    "ifetch.v";
    "if_id.v";
    "incr.v";
    "mem.v";
    "pc_mod.v";
