#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun  1 14:33:13 2018
# Process ID: 23748
# Current directory: /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1
# Command line: vivado -log shell.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell.tcl
# Log file: /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/shell.vds
# Journal file: /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/vivado.jou
#-----------------------------------------------------------
source shell.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/galapagos/hlsIP_adm-8k5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/galapagos/shells/shell_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/galapagos/userIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'bd_01e2_xpcs_0' generated file not found '/home/tarafdar/workDir/galapagos/.Xil/Vivado-19665-batcomputer/coregen/bd_01e2_xpcs_0_1/elaborate/configure_gt.tcl'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1360.656 ; gain = 154.934 ; free physical = 25097 ; free virtual = 61135
Command: synth_design -top shell -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24029 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:299]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:300]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1840.734 ; gain = 0.000 ; free physical = 24920 ; free virtual = 60962
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:4342]
INFO: [Synth 8-6157] synthesizing module 'PCIe_imp_107RYSW' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:12]
INFO: [Synth 8-638] synthesizing module 'shell_util_ds_buf_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/synth/shell_util_ds_buf_0.vhd:65]
	Parameter C_BUF_TYPE bound to: ibufdsgte3 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/synth/shell_util_ds_buf_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:128]
	Parameter C_BUF_TYPE bound to: ibufdsgte3 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'IBUFDS_GTE3_I' to cell 'IBUFDS_GTE3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:195]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:100]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:105]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:109]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:114]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'shell_util_ds_buf_0' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/synth/shell_util_ds_buf_0.vhd:65]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_core_top' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:60]
	Parameter COMPONENT_NAME bound to: xdma_0 - type: string 
	Parameter VERSION bound to: 6 - type: integer 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter VCU1262 bound to: FALSE - type: string 
	Parameter xlnx_ref_board bound to: None - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string 
	Parameter PL_UPSTREAM_FACING bound to: true - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: false - type: string 
	Parameter PCIE_BLK_LOCN bound to: 0 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 0 - type: integer 
	Parameter DRP_CLK_SEL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PIPE_DEBUG_EN bound to: FALSE - type: string 
	Parameter SILICON_REV bound to: Pre-Production - type: string 
	Parameter PIPE_SIM bound to: false - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter PCIE3_DRP bound to: false - type: string 
	Parameter DEDICATE_PERST bound to: true - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: false - type: string 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF1_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 37137 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 37393 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 37649 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter AXILITE_MASTER_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXILITE_MASTER_CONTROL bound to: 4 - type: integer 
	Parameter XDMA_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter XDMA_CONTROL bound to: 4 - type: integer 
	Parameter AXIST_BYPASS_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXIST_BYPASS_CONTROL bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter C_COMP_TIMEOUT bound to: 1 - type: integer 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter SHARED_LOGIC_CLK bound to: false - type: string 
	Parameter SHARED_LOGIC_CLK_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC_7XG2 bound to: false - type: string 
	Parameter EN_TRANSCEIVER_STATUS_PORTS bound to: false - type: string 
	Parameter IS_BOARD_PROJECT bound to: 0 - type: integer 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter SELECT_QUAD bound to: GTH_Quad_225 - type: string 
	Parameter ULTRASCALE bound to: TRUE - type: string 
	Parameter ULTRASCALE_PLUS bound to: FALSE - type: string 
	Parameter V7_GEN3 bound to: FALSE - type: string 
	Parameter MSI_ENABLED bound to: true - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter XDMA_PCIE_64BIT_EN bound to: xdma_pcie_64bit_en - type: string 
	Parameter XDMA_AXI_INTF_MM bound to: 1 - type: integer 
	Parameter XDMA_AXILITE_MASTER bound to: TRUE - type: string 
	Parameter XDMA_AXIST_BYPASS bound to: FALSE - type: string 
	Parameter XDMA_RNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_WNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_AXILITE_SLAVE bound to: FALSE - type: string 
	Parameter XDMA_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter XDMA_RNUM_RIDS bound to: 32 - type: integer 
	Parameter XDMA_WNUM_RIDS bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter XDMA_NUM_PCIE_TAG bound to: 64 - type: integer 
	Parameter EN_WCHNL_0 bound to: TRUE - type: string 
	Parameter EN_WCHNL_1 bound to: TRUE - type: string 
	Parameter EN_WCHNL_2 bound to: TRUE - type: string 
	Parameter EN_WCHNL_3 bound to: TRUE - type: string 
	Parameter EN_WCHNL_4 bound to: FALSE - type: string 
	Parameter EN_WCHNL_5 bound to: FALSE - type: string 
	Parameter EN_WCHNL_6 bound to: FALSE - type: string 
	Parameter EN_WCHNL_7 bound to: FALSE - type: string 
	Parameter EN_RCHNL_0 bound to: TRUE - type: string 
	Parameter EN_RCHNL_1 bound to: TRUE - type: string 
	Parameter EN_RCHNL_2 bound to: TRUE - type: string 
	Parameter EN_RCHNL_3 bound to: TRUE - type: string 
	Parameter EN_RCHNL_4 bound to: FALSE - type: string 
	Parameter EN_RCHNL_5 bound to: FALSE - type: string 
	Parameter EN_RCHNL_6 bound to: FALSE - type: string 
	Parameter EN_RCHNL_7 bound to: FALSE - type: string 
	Parameter XDMA_DSC_BYPASS bound to: FALSE - type: string 
	Parameter C_METERING_ON bound to: 1 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter DSC_BYPASS_RD bound to: 0 - type: integer 
	Parameter DSC_BYPASS_WR bound to: 0 - type: integer 
	Parameter XDMA_STS_PORTS bound to: FALSE - type: string 
	Parameter MSIX_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH0_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH1_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH2_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH3_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH0_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH1_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH2_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH3_ENABLED bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter RQ_SEQ_NUM_IGNORE bound to: 0 - type: integer 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXT_IF bound to: FALSE - type: string 
	Parameter C_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_PARITY_GEN bound to: 0 - type: integer 
	Parameter C_PARITY_PROP bound to: 0 - type: integer 
	Parameter EN_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: false - type: string 
	Parameter MM_SLAVE_EN bound to: 0 - type: integer 
	Parameter DMA_EN bound to: 1 - type: integer 
	Parameter FUNC_MODE bound to: 1 - type: integer 
	Parameter INTERRUPT_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_MSI_RX_PIN_EN bound to: 0 - type: integer 
	Parameter PF1_ENABLED bound to: 0 - type: integer 
	Parameter PF2_ENABLED bound to: 0 - type: integer 
	Parameter PF3_ENABLED bound to: 0 - type: integer 
	Parameter C_AXIBAR_NUM bound to: 1 - type: integer 
	Parameter C_AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AXI_SLAVE_IF bound to: TRUE - type: string 
	Parameter EN_AXI_MASTER_IF bound to: TRUE - type: string 
	Parameter C_INCLUDE_BAROFFSET_REG bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 32'b00000000000000000001000000000000 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_S_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_S_AXI_NUM_WRITE bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_WRITE bound to: 16 - type: integer 
	Parameter MSIX_IMPL_EXT bound to: FALSE - type: string 
	Parameter AXI_ACLK_LOOPBACK bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF1_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter BARLITE1 bound to: 1 - type: integer 
	Parameter BARLITE2 bound to: 7 - type: integer 
	Parameter C_MSIX_INT_TABLE_EN bound to: 0 - type: integer 
	Parameter VCU118_BOARD bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_0 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_1 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_2 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_3 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_4 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_5 bound to: 1 - type: integer 
	Parameter C_MSI_ENABLED bound to: TRUE - type: string 
	Parameter C_NUM_DSC_PCIE_RID bound to: 32 - type: integer 
	Parameter C_NUM_PCIE_DSC_CPL_DID bound to: 256 - type: integer 
	Parameter C_NUM_AXI_DSC_CPL_DID bound to: 64 - type: integer 
	Parameter MULTQ_CHNL bound to: 8'b00000000 
	Parameter IMPL_TARGET bound to: SOFT - type: string 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 32 - type: integer 
	Parameter USE_ATTR bound to: 0 - type: integer 
	Parameter XDMA_DSC_ENG bound to: 1 - type: integer 
	Parameter C_H2C_TUSER_WIDTH bound to: 48 - type: integer 
	Parameter C_C2H_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIBAR_REGIONEN bound to: 0 - type: integer 
	Parameter C_AXIBAR_NOXLATE bound to: 0 - type: integer 
	Parameter C_AXIBAR2PCIEATTR_0 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_1 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_2 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_3 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_4 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_5 bound to: 3'b000 
	Parameter C_IGNORE_SIZE_AXI_SLAVE bound to: 1 - type: integer 
	Parameter C_TIMEOUT0_SEL bound to: 14 - type: integer 
	Parameter C_TIMEOUT1_SEL bound to: 15 - type: integer 
	Parameter C_TIMEOUT_MULT bound to: 3 - type: integer 
	Parameter C_OLD_BRIDGE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_LAST_CORE_CAP_ADDR bound to: 256 - type: integer 
	Parameter C_VSEC_CAP_ADDR bound to: 296 - type: integer 
	Parameter C_VSEC_CAP_LAST bound to: FALSE - type: string 
	Parameter C_VSEC_ID bound to: 16'b0000000000000000 
	Parameter C_NUM_USER_INTR bound to: 9 - type: integer 
	Parameter C_NUM_USER_NEW_INTR bound to: 6 - type: integer 
	Parameter C_USER_PTR bound to: 16'b0000000011011000 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIL_AWUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXIL_ARUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter C_ECC_ENABLE bound to: 0 - type: integer 
	Parameter C_DSC_MAGIC_EN bound to: 1 - type: integer 
	Parameter C_NUMQ_PER_CHNL bound to: 256 - type: integer 
	Parameter C_RD_BUFFER_ADDR_SIZE bound to: 9 - type: integer 
	Parameter C_RD_BUFFER_SIZE_BITS bound to: 5 - type: integer 
	Parameter C_PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR_AS bound to: 1 - type: integer 
	Parameter C_NUM_MSIX_VECTORS bound to: 32 - type: integer 
	Parameter DMA_SP bound to: 0 - type: integer 
	Parameter DMA_MM bound to: 1 - type: integer 
	Parameter DMA_ST bound to: 0 - type: integer 
	Parameter DMA_RESET_SOURCE_SEL bound to: 0 - type: integer 
	Parameter C_ADDR_BITS bound to: 64 - type: integer 
	Parameter STS_WIDTH bound to: 8 - type: integer 
	Parameter BACKPRESSURE bound to: 0 - type: integer 
	Parameter USR_MPL_SIZE bound to: 4096 - type: integer 
	Parameter USR_MRS_SIZE bound to: 4096 - type: integer 
	Parameter PMON_EN bound to: 1 - type: integer 
	Parameter MULT_PF_DES bound to: FALSE - type: string 
	Parameter SPLIT_DMA bound to: FALSE - type: string 
	Parameter PIPE_LINE_STAGE bound to: 2 - type: integer 
	Parameter AXIS_PIPE_LINE_STAGE bound to: 0 - type: integer 
	Parameter VU9P_TUL_EX bound to: FALSE - type: string 
	Parameter PCIE_BLK_TYPE bound to: 0 - type: integer 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_DVSEC bound to: FALSE - type: string 
	Parameter ENABLE_ATS_SWITCH bound to: FALSE - type: string 
	Parameter CDC_WB_EN bound to: 1 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter C_ATS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_ATS_CQ_TUSER_WIDTH bound to: 85 - type: integer 
	Parameter C_ATS_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter C_ATS_RQ_TUSER_WIDTH bound to: 60 - type: integer 
	Parameter C_ATS_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter C_ATS_SWITCH_UNIQUE_BDF bound to: 1 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter C_NUM_OF_SC bound to: 1 - type: integer 
	Parameter USR_IRQ_EXDES bound to: FALSE - type: string 
	Parameter AXI_VIP_IN_EXDES bound to: FALSE - type: string 
	Parameter XDMA_NON_INCREMENTAL_EXDES bound to: FALSE - type: string 
	Parameter XDMA_ST_INFINITE_DESC_EXDES bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter EN_PCIE_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter MULTQ_EN bound to: 0 - type: integer 
	Parameter C_PCIE_PFS_SUPPORTED bound to: 0 - type: integer 
	Parameter C_SRIOV_EN bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF0 bound to: 1 - type: integer 
	Parameter BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF0 bound to: 2 - type: integer 
	Parameter BARLITE_INT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF3 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF0 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF1 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF2 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF3 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF0 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF1 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF2 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF0 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_INT_PF0 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF1 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF2 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF3 bound to: 1 - type: integer 
	Parameter C_C2H_NUM_CHNL bound to: 4 - type: integer 
	Parameter C_H2C_NUM_CHNL bound to: 4 - type: integer 
	Parameter H2C_XDMA_CHNL bound to: 15 - type: integer 
	Parameter C2H_XDMA_CHNL bound to: 15 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter C_ENABLE_RESOURCE_REDUCTION bound to: FALSE - type: string 
	Parameter C_ATS_ENABLE bound to: FALSE - type: string 
	Parameter C_PRI_ENABLE bound to: FALSE - type: string 
	Parameter C_FF_ON_INT_IF bound to: FALSE - type: string 
	Parameter SOFT_RESET_EN bound to: FALSE - type: string 
	Parameter C_ATS_OFFSET bound to: 30'b000000000000000000000100100000 
	Parameter C_PR_OFFSET bound to: 30'b000000000000000000000100100100 
	Parameter C_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_PR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter C_OST_PR_CAP bound to: 0 - type: integer 
	Parameter RUNBIT_FIX bound to: FALSE - type: string 
	Parameter AXI4MM_ULTRA bound to: 1 - type: integer 
	Parameter DAT_WIDTH bound to: 256 - type: integer 
	Parameter C_H2C_NUM_RIDS bound to: 32 - type: integer 
	Parameter C_C2H_NUM_RIDS bound to: 16 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter C_GEN2_DEVICES bound to: 1'b0 
	Parameter C_LEGACY_INT_EN bound to: FALSE - type: string 
	Parameter RUN_BIT_FIX bound to: 0 - type: integer 
	Parameter MULT_PF_DESIGN bound to: 0 - type: integer 
	Parameter NUM_PFS bound to: 1 - type: integer 
	Parameter SRIOV_EN bound to: 0 - type: integer 
	Parameter C_PCIEBAR_LEN_0 bound to: 20 - type: integer 
	Parameter C_PCIEBAR_LEN_1 bound to: 16 - type: integer 
	Parameter C_PCIEBAR_LEN_2 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_3 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_4 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_5 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_6 bound to: 64 - type: integer 
	Parameter BARLITE0 bound to: 0 - type: integer 
	Parameter C_INCLUDE_RC bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_3_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3220]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3221]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3222]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3223]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3224]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3225]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3226]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3227]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3228]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3229]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3230]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3231]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3232]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3233]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3234]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3235]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3237]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3238]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3239]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3240]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3242]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3243]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3244]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3245]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3246]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3247]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3249]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3250]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3251]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3252]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3253]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3254]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3255]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3256]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3257]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3258]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3259]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3260]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3261]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3262]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3263]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3264]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3265]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3266]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3267]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3268]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3269]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3270]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3271]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3272]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3273]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3274]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3275]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3276]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3277]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3278]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3279]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3280]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3281]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3282]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3283]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3284]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3285]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3287]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3288]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3289]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3290]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3291]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3292]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3293]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3295]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3297]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3298]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3299]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3300]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3301]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3302]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3303]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3304]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3305]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3306]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3309]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3310]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3311]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3312]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3313]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3314]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3315]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3316]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3318]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3319]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3320]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3321]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3323]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3324]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3326]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync' (3#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized0' (8#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead' (9#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO' (10#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-5858] RAM axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized1' (12#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized0' (12#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized0' (12#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-5858] RAM wb_req_pay_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (13#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (13#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized1' (13#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized2' (14#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized3' (14#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_wr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_rd_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized1' (28#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized2' (28#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized3' (28#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized2' (28#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead2' (29#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-5858] RAM rreq_head_info_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-115] binding instance 'i_0' in module 'xdma_v4_1_0_dma_pcie_rq' to reference 'keep__422' which has no pins
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized3' (35#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized4' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized4' (35#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (40#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
WARNING: [Synth 8-5858] RAM c2h_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_rrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_wrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_xdma_pktin_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_multq_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM m_axis_h2c_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_mask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_base_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_axi_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_pcie_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_dma_bram_wrap' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_0_blk_mem_64_reg_be' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/xdma_v4_1_0_blk_mem_64_reg_be.vhd:73]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_0_blk_mem_64_reg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.248936 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/xdma_v4_1_0_blk_mem_64_reg_be.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_0_blk_mem_64_reg_be' (53#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/xdma_v4_1_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_dma_bram_wrap' (54#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_dma_bram_wrap__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_0_blk_mem_64_noreg_be' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/xdma_v4_1_0_blk_mem_64_noreg_be.vhd:73]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_0_blk_mem_64_noreg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.248936 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/xdma_v4_1_0_blk_mem_64_noreg_be.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_0_blk_mem_64_noreg_be' (55#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/xdma_v4_1_0_blk_mem_64_noreg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_dma_bram_wrap__parameterized0' (55#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/synth/shell_xdma_0_0_pcie3_ip.v:77]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:61]
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter en_msi_per_vec_masking bound to: FALSE - type: string 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter gen_x0y0_xdc bound to: 1 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 0 - type: integer 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 2.0 - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE3_DRP bound to: FALSE - type: string 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter DEDICATE_PERST bound to: TRUE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter SELECT_QUAD bound to: GTH_Quad_225 - type: string 
	Parameter silicon_revision bound to: Production - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Chip-to-Chip - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter ENABLE_GT_V1_5 bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTH - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: FALSE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NO_DECODE_LOGIC bound to: FALSE - type: string 
	Parameter INTERFACE_SPEED bound to: 500MHZ - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_wrapper' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v:132]
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_ASYNC_EN bound to: FALSE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_txeq' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:72]
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001110 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001100 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell' (57#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync' (58#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0' (58#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1' (58#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:291]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_txeq' (59#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rxeq' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:70]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2' (59#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:229]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:209]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:210]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rxeq' (60#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gtwizard_top' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v:69]
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_LANE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_top' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v:174]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 2 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2000.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 4 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 2 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 400.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 400.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v:142]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 2 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2000.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000011000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000000111110100000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000101000 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_common' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
	Parameter GTHE3_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG2 bound to: 16'b0011000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter GTHE3_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_POR_CFG bound to: 16'b0000000000000100 
	Parameter GTHE3_COMMON_QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_CP bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LPF bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CP bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTHE3_COMMON_QPLL1_LPF bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000001 
	Parameter GTHE3_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000001 
	Parameter GTHE3_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_SARC_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_COMMON_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_VAL bound to: 5'b11111 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0PD_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL0RESET_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGBYPASSB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_PMARSVD1_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_RCALENB_TIE_EN bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_COMMON' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:6945]
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0011000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000100 
	Parameter QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000000 
	Parameter QPLL0_CP bound to: 10'b1111111111 
	Parameter QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL0_LPF bound to: 10'b0000010101 
	Parameter QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000000 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0000010101 
	Parameter QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000001 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000001 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_EN bound to: 1'b1 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM0DATA1_1 bound to: 9'b000000000 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM1DATA1_1 bound to: 9'b000000000 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_COMMON' (61#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:6945]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_common' (62#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper' (63#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_channel' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter GTHE3_CHANNEL_ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE3_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTHE3_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_MAX_LAT bound to: 13 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_CFG0 bound to: 16'b0110000011111000 
	Parameter GTHE3_CHANNEL_CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter GTHE3_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter GTHE3_CHANNEL_CPLL_CFG3 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE3_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DFE_D_X_REL_POS bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE3_CHANNEL_ES_PMA_CFG bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter GTHE3_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_GM_BIAS_SELECT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE3_CHANNEL_OOBDIVCTL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTHE3_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE3_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100001000 
	Parameter GTHE3_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter GTHE3_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0000000001000000 
	Parameter GTHE3_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTHE3_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0000000001000000 
	Parameter GTHE3_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCS_RSVD1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter GTHE3_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2 bound to: 16'b0000011101010110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE3_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTHE3_CHANNEL_RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter GTHE3_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE3_CHANNEL_RXELECIDLE_CFG bound to: Sigcfg_1 - type: string 
	Parameter GTHE3_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE3_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE3_CHANNEL_RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter GTHE3_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXPI_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG1 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG2 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG3 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG5 bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_CFG6 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter GTHE3_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CM_SEL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_CM_TRIM bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter GTHE3_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE3_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RX_EN_HI_LR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE3_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE3_CHANNEL_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter GTHE3_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE3_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TEMPERATUR_PAR bound to: 4'b0010 
	Parameter GTHE3_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter GTHE3_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE3_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter GTHE3_CHANNEL_TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_P bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE3_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter GTHE3_CHANNEL_TXPH_CFG bound to: 16'b0000100110000000 
	Parameter GTHE3_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPI_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG1 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG2 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG4 bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_CFG5 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE3_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE3_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE3_CHANNEL_TX_DCD_CFG bound to: 6'b000010 
	Parameter GTHE3_CHANNEL_TX_DCD_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTHE3_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTHE3_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTHE3_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TX_MODE_SEL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter GTHE3_CHANNEL_TX_PROGDIV_CFG bound to: 4.000000 - type: float 
	Parameter GTHE3_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_REF bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTHE3_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_WB_MODE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_PMARSVDIN_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_VAL bound to: 4'b1101 
	Parameter GTHE3_CHANNEL_RXOSINTEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDEEMPH_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_VAL bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_TXDIFFPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE3_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PMARSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_TIE_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:5893]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 13 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0110000011111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b10 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100001000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000001000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000001000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011101010110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b01 
	Parameter RXPI_CFG1 bound to: 2'b01 
	Parameter RXPI_CFG2 bound to: 2'b01 
	Parameter RXPI_CFG3 bound to: 2'b01 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b0 
	Parameter RXPI_CFG6 bound to: 3'b011 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1111 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b01 
	Parameter TXPI_CFG1 bound to: 2'b01 
	Parameter TXPI_CFG2 bound to: 2'b01 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b011 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter TX_PROGDIV_CFG bound to: 4.000000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL' (64#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:5893]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_channel' (65#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper' (66#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3' (67#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v:142]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_top' (68#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt' (69#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gtwizard_top' (70#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_clk' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (71#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_clk' (72#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rst' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:67]
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0' (72#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3' (72#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4' (72#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5' (72#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:318]
WARNING: [Synth 8-6014] Unused sequential element cpllpd_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:306]
WARNING: [Synth 8-6014] Unused sequential element cpllpd_r_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:512]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rst' (73#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_wrapper' (74#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_top' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_top.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NO_DECODE_LOGIC bound to: FALSE - type: string 
	Parameter INTERFACE_SPEED bound to: 500MHZ - type: string 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: TRUE - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_init_ctrl' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:149]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_init_ctrl' (75#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_tph_tbl' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (76#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_tph_tbl' (77#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_pipeline' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_lane' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:61]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_lane' (78#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_misc' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:61]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_misc' (79#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_pipeline' (80#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NO_DECODE_LOGIC bound to: FALSE - type: string 
	Parameter INTERFACE_SPEED bound to: 500MHZ - type: string 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: TRUE - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE_16K bound to: TRUE - type: string 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep_8k' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (80#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep_8k' (81#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep' (82#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2' (83#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49007]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req_8k' (84#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req' (85#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2__parameterized0' (85#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49007]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_16k' (86#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_cpl' (87#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram' (88#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v:60]
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE_16K bound to: TRUE - type: string 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
INFO: [Synth 8-6155] done synthesizing module 'PCIE_3_1' (89#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:37866]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper' (90#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1146]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1147]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1148]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1149]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1150]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1151]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1152]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1153]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1154]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1155]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1156]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1157]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1158]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1159]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1160]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1161]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1162]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1163]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1164]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1165]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1166]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1167]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1168]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1169]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1170]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1195]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1196]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1198]
WARNING: [Synth 8-3848] Net drpclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1199]
WARNING: [Synth 8-3848] Net drpaddr_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1200]
WARNING: [Synth 8-3848] Net drpdi_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net drpen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1202]
WARNING: [Synth 8-3848] Net drpwe_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1203]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1204]
WARNING: [Synth 8-3848] Net gthrxn_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1205]
WARNING: [Synth 8-3848] Net gthrxp_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1206]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1207]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1208]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1209]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1210]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1211]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1212]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1213]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_reset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1214]
WARNING: [Synth 8-3848] Net loopback_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1215]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1216]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1217]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1218]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1219]
WARNING: [Synth 8-3848] Net pcsrsvdin_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1220]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1221]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1222]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1223]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1224]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1225]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1226]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1227]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1228]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1229]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1230]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1231]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1232]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1233]
WARNING: [Synth 8-3848] Net rxratemode_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1234]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1235]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1236]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1237]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1238]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1239]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1240]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1241]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1242]
WARNING: [Synth 8-3848] Net txdata_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1243]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1244]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1245]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1246]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1247]
WARNING: [Synth 8-3848] Net txdlyen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1248]
WARNING: [Synth 8-3848] Net txdlyhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1249]
WARNING: [Synth 8-3848] Net txdlyovrden_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1250]
WARNING: [Synth 8-3848] Net txdlysreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1251]
WARNING: [Synth 8-3848] Net txdlyupdown_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1252]
WARNING: [Synth 8-3848] Net txelecidle_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1253]
WARNING: [Synth 8-3848] Net txinhibit_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1254]
WARNING: [Synth 8-3848] Net txmaincursor_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1255]
WARNING: [Synth 8-3848] Net txmargin_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1256]
WARNING: [Synth 8-3848] Net txoutclksel_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1257]
WARNING: [Synth 8-3848] Net txpd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1258]
WARNING: [Synth 8-3848] Net txphalign_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1259]
WARNING: [Synth 8-3848] Net txphalignen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1260]
WARNING: [Synth 8-3848] Net txphdlypd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1261]
WARNING: [Synth 8-3848] Net txphdlyreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1262]
WARNING: [Synth 8-3848] Net txphdlytstclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1263]
WARNING: [Synth 8-3848] Net txphinit_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1264]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'pcie3_ip_i' of module 'shell_xdma_0_0_pcie3_ip' requires 133 connections, but only 124 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4685]
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3863]
WARNING: [Synth 8-350] instance 'inst' of module 'shell_xdma_0_0_core_top' requires 1235 connections, but only 1230 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0.v:569]
WARNING: [Synth 8-350] instance 'xdma_0' of module 'shell_xdma_0_0' requires 71 connections, but only 64 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:274]
INFO: [Synth 8-638] synthesizing module 'shell_axi_bram_ctrl_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_bram_ctrl_0_0/synth/shell_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_bram_ctrl_0_0/synth/shell_axi_bram_ctrl_0_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:7102]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_arready_reg_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:8396]
WARNING: [Synth 8-6014] Unused sequential element axi_rvalid_set_r_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:8397]
WARNING: [Synth 8-6014] Unused sequential element axi_rlast_set_r_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:8398]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (100#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:7102]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (101#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (102#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'shell_axi_bram_ctrl_0_0' (103#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_bram_ctrl_0_0/synth/shell_axi_bram_ctrl_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'shell_axi_gpio_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/synth/shell_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/synth/shell_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (104#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (104#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (104#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (104#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (105#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (106#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (107#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (108#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (109#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (110#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/fbf9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'shell_axi_gpio_0_0' (111#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/synth/shell_axi_gpio_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_gpio_0' of module 'shell_axi_gpio_0_0' requires 22 connections, but only 20 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:4974]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AWID_RIGHT bound to: 15 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 15 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 15 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_ARID_RIGHT bound to: 15 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 15 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 15 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 15 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 36 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AWID_RIGHT bound to: 12 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 12 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 12 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_ARID_RIGHT bound to: 12 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 12 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 12 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 12 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'auto_cc' of module 'shell_auto_cc_1' requires 42 connections, but only 40 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:1258]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 35 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 35 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 35 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 35 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 35 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 35 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 35 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000000000000000100111111111111111110000000000000000000000000000000011000000000000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000000000000000100111111111111111110000000000000000000000000000000011000000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:276]
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-638] synthesizing module 'shell_blk_mem_gen_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_blk_mem_gen_0_0/synth/shell_blk_mem_gen_0_0.vhd:72]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: shell_blk_mem_gen_0_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     0.5472 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_blk_mem_gen_0_0/synth/shell_blk_mem_gen_0_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'shell_blk_mem_gen_0_0' (138#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_blk_mem_gen_0_0/synth/shell_blk_mem_gen_0_0.vhd:72]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'shell_blk_mem_gen_0_0' requires 8 connections, but only 7 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:5101]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shell_mdm_1_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:12362' bound to instance 'U0' of component 'MDM' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:1697]
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (146#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15737]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (147#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:5413' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15821]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:7553]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_FDRE' (148#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:9985]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (149#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3476]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (150#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3617]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E' (151#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3634]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized0' (151#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3703]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized1' (151#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3720]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized2' (151#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4143]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_FDRSE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_FDRSE' (152#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4267]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_SRL_FIFO' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_MUXCY_XORCY' (153#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_XORCY' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_XORCY' (154#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_MB_SRL16E__parameterized3' (154#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_13_SRL_FIFO' (155#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4289]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (156#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (157#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (157#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (157#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (157#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (158#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'shell_mdm_1_0' (159#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:94]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'shell_mdm_1_0' requires 30 connections, but only 29 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:1819]
INFO: [Synth 8-638] synthesizing module 'shell_microblaze_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/synth/shell_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: shell_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6141/hdl/microblaze_v10_0_vh_rfs.vhd:157123' bound to instance 'U0' of component 'MicroBlaze' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/synth/shell_microblaze_0_0.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'shell_microblaze_0_0' (211#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/synth/shell_microblaze_0_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'shell_microblaze_0_0' requires 52 connections, but only 51 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:1851]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000010010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000010010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000001100000000000000000011111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000010011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000010010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000001100000000000000000011111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000010011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-638] synthesizing module 'shell_dlmb_bram_if_cntlr_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_bram_if_cntlr_0/synth/shell_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_bram_if_cntlr_0/synth/shell_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' (217#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (218#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (219#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'shell_dlmb_bram_if_cntlr_0' (220#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_bram_if_cntlr_0/synth/shell_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'shell_dlmb_v10_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_v10_0/synth/shell_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_v10_0/synth/shell_dlmb_v10_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (222#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'shell_dlmb_v10_0' (223#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_v10_0/synth/shell_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'shell_dlmb_v10_0' requires 25 connections, but only 24 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:2749]
INFO: [Synth 8-638] synthesizing module 'shell_ilmb_bram_if_cntlr_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' (223#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (223#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (223#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'shell_ilmb_bram_if_cntlr_0' (224#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'shell_ilmb_v10_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_v10_0/synth/shell_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_v10_0/synth/shell_ilmb_v10_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shell_ilmb_v10_0' (225#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_v10_0/synth/shell_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'shell_ilmb_v10_0' requires 25 connections, but only 24 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:2795]
INFO: [Synth 8-638] synthesizing module 'shell_lmb_bram_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/synth/shell_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: shell_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.31328 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/synth/shell_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'shell_lmb_bram_0' (226#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/synth/shell_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'shell_lmb_bram_0' requires 16 connections, but only 14 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:2820]
INFO: [Synth 8-638] synthesizing module 'shell_rst_clk_wiz_0_100M_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/synth/shell_rst_clk_wiz_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/synth/shell_rst_clk_wiz_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (228#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (229#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (230#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (231#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (232#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'shell_rst_clk_wiz_0_100M_0' (233#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/synth/shell_rst_clk_wiz_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'shell_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:1989]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 939 - type: integer 
	Parameter tFAW bound to: 23 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 373 - type: integer 
	Parameter tREFI bound to: 8306 - type: integer 
	Parameter ZQINTVL bound to: 1064962727 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 3338 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter FPGA bound to: xcku115-flva1517-2-e- - type: string 
	Parameter DEVICE bound to: xcku115- - type: string 
	Parameter FAMILY bound to: ULTRASCALE - type: string 
	Parameter DEBUG_SIGNAL bound to: Disable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: false - type: string 
	Parameter SAVE_RESTORE bound to: false - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: CUSTOM_DBI_MT40A1G8PM-083E - type: string 
	Parameter COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter MEMORY_DENSITY bound to: 8Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 8 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0011101000000 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 53249 - type: integer 
	Parameter t500us bound to: 133121 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 3338 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 3.338000 - type: float 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.338000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-115] binding instance 'i_0' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__1008' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__1009' which has no pins
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 939 - type: integer 
	Parameter tFAW bound to: 23 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 373 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 8306 - type: integer 
	Parameter ZQINTVL bound to: 1064962727 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter DEVICE bound to: xcku115- - type: string 
	Parameter MEMORY_DENSITY bound to: 8Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 8 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0011101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD_MMCM bound to: 3750 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter PLL_WIDTH bound to: 1 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 53249 - type: integer 
	Parameter t500us bound to: 133121 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH_INT bound to: 52 - type: integer 
	Parameter LRDIMM_DELAY bound to: 6 - type: integer 
	Parameter tWTR_S_HOST bound to: 3 - type: integer 
	Parameter tWTR_L_HOST bound to: 8 - type: integer 
	Parameter tRTW_HOST bound to: 13 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 2129 - type: integer 
	Parameter mts_final bound to: 2129 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00101100 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter tCK bound to: 939 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter BYTES bound to: 11 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter IOBTYPE bound to: 429'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000000000000000000000000000001001001001001001001000000001001001001001001001001000001001001001101101001001001001001001 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 165'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 11'b00000000000 
	Parameter RX_DATA_TYPE bound to: 165'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001000000000011111111001111111111011111111111111 
	Parameter TX_OUTPUT_PHASE_90 bound to: 143'b00000110000000000011000000000001100000000000110000000000011000000000001100000000000110000000000011000000000000000111111100111111110111111111111 
	Parameter RXTX_BITSLICE_EN bound to: 143'b01111011111010111101111101011110111110101111011111010111101111101011110111110101111011111010111101111101000000000111111100111111110111101111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 22'b0101010101010101000000 
	Parameter EN_OTHER_NCLK bound to: 22'b0101010101010101000000 
	Parameter RX_CLK_PHASE_P bound to: 22'b1111111111111111000000 
	Parameter RX_CLK_PHASE_N bound to: 22'b1111111111111111000000 
	Parameter TX_GATING bound to: 22'b1111111111111111000000 
	Parameter RX_GATING bound to: 22'b1111111111111111000000 
	Parameter EN_DYN_ODLY_MODE bound to: 22'b1111111111111111000000 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 22'b1111111111111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 11'b00011110000 
	Parameter PING_PONG_CH1_DBYTES bound to: 8'b11110000 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 495'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 22'b1111111111111111111111 
	Parameter SERIAL_MODE bound to: 22'b0000000000000000000000 
	Parameter INV_RXCLK bound to: 22'b0000000000000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 22'b0000000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 22'b0000000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 143'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 22'b0000000000000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 22 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 11 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 495'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 165'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RX_DATA_TYPE bound to: 165'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001000000000011111111001111111111011111111111111 
	Parameter TX_OUTPUT_PHASE_90 bound to: 143'b00000110000000000011000000000001100000000000110000000000011000000000001100000000000110000000000011000000000000000111111100111111110111111111111 
	Parameter RXTX_BITSLICE_EN bound to: 143'b01111011111010111101111101011110111110101111011111010111101111101011110111110101111011111010111101111101000000000111111100111111110111101111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 22'b1111111111111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 143'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 22'b0101010101010101000000 
	Parameter EN_OTHER_NCLK bound to: 22'b0101010101010101000000 
	Parameter SERIAL_MODE bound to: 22'b0000000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 22'b1111111111111111000000 
	Parameter RX_CLK_PHASE_N bound to: 22'b1111111111111111000000 
	Parameter INV_RXCLK bound to: 22'b0000000000000000000000 
	Parameter TX_GATING bound to: 22'b1111111111111111000000 
	Parameter RX_GATING bound to: 22'b1111111111111111000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 22'b0000000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 22'b0000000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 143'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 22'b1111111111111111000000 
	Parameter SELF_CALIBRATE bound to: 22'b1111111111111111111111 
	Parameter IDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 22'b1111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 22'b0000000000000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010111010101010111 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter INIT bound to: 2'b10 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1110011111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111001111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1110011111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010100000111010101010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0000000001111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b000000000011111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000000001111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00000000000000000001010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111001 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010001 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 3756 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 3.756000 - type: float 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 3.756000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BYTES bound to: 11 - type: integer 
	Parameter IOBTYPE bound to: 429'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000000000000000000000000000001001001001001001001000000001001001001001001001001000001001001001101101001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000001001001001101101001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter IOBTYPE bound to: 39'b001001001000000001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000000000000000000000000000001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011000011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter MEM_CONFIG bound to: COMPONENT - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 23 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 373 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 8306 - type: integer 
	Parameter ZQINTVL bound to: 1064962727 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TXN_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter PER_RD_FIELD bound to: 48 - type: integer 
	Parameter AP_FIELD bound to: 47 - type: integer 
	Parameter CMD_MSB bound to: 46 - type: integer 
	Parameter CMD_LSB bound to: 44 - type: integer 
	Parameter LR_UNUSED_MSB bound to: 47 - type: integer 
	Parameter LR_MSB bound to: 46 - type: integer 
	Parameter LR_LSB bound to: 44 - type: integer 
	Parameter ROW_MSB bound to: 43 - type: integer 
	Parameter ROW_LSB bound to: 24 - type: integer 
	Parameter COL_MSB bound to: 23 - type: integer 
	Parameter COL_LSB bound to: 8 - type: integer 
	Parameter WSPACE_MSB bound to: 7 - type: integer 
	Parameter RANK_MSB bound to: 5 - type: integer 
	Parameter RANK_LSB bound to: 4 - type: integer 
	Parameter GROUP_MSB bound to: 3 - type: integer 
	Parameter GROUP_LSB bound to: 2 - type: integer 
	Parameter BANK_MSB bound to: 1 - type: integer 
	Parameter BANK_LSB bound to: 0 - type: integer 
	Parameter TXN_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter TXN_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter TXN_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter CAS_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter CAS_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter CAS_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter LR_WIDTH_ALIASED bound to: 0 - type: integer 
	Parameter PAGE_STATUS_BITS bound to: 2 - type: integer 
	Parameter grIDLE bound to: 3'b000 
	Parameter grACCEPT bound to: 3'b001 
	Parameter grPREWAIT bound to: 3'b010 
	Parameter grACTWAIT bound to: 3'b011 
	Parameter grACT bound to: 3'b100 
	Parameter grAUTOPRE bound to: 3'b101 
	Parameter grCASFSM bound to: 3'b110 
	Parameter CAS_IDLE bound to: 3'b000 
	Parameter CAS_WAIT bound to: 3'b001 
	Parameter RMW_RDWAIT bound to: 3'b010 
	Parameter RMW_DATAWAIT bound to: 3'b011 
	Parameter RMW_WRWAIT bound to: 3'b100 
	Parameter NATRD bound to: 3'b001 
	Parameter NATWR bound to: 3'b000 
	Parameter NATRMW bound to: 3'b011 
	Parameter tRCDF_TEMP bound to: 2 - type: integer 
	Parameter tRCDF bound to: 2 - type: integer 
	Parameter tRCDFLVALUE_TEMP bound to: 2 - type: integer 
	Parameter tRCDFLVALUE bound to: 2 - type: integer 
	Parameter tRPF_TEMP bound to: 2 - type: integer 
	Parameter tRPF bound to: 2 - type: integer 
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_dec_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_ref_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_act_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_exp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element cmd_cmd_cas_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:886]
WARNING: [Synth 8-6014] Unused sequential element issue_cas_dly_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:579]
	Parameter tFAW bound to: 23 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TWO_GROUP_DDR4 bound to: FALSE - type: string 
	Parameter tFAW bound to: 23 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 6 - type: integer 
	Parameter tRRD_S bound to: 4 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter TWO_GROUP_DDR4 bound to: FALSE - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S bound to: 0 - type: integer 
	Parameter S_pipe bound to: 0 - type: integer 
	Parameter L bound to: 1 - type: integer 
	Parameter L_pipe bound to: 0 - type: integer 
	Parameter RRD_dlr bound to: 0 - type: integer 
	Parameter RRD_dlr_pipe bound to: 0 - type: integer 
	Parameter tFAWF_slr_temp bound to: 3 - type: integer 
	Parameter tFAWF_slr bound to: 3 - type: integer 
	Parameter tFAWF_dlr_temp bound to: 1 - type: integer 
	Parameter tFAWF_dlr bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element faw_slr_done_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:135]
WARNING: [Synth 8-6014] Unused sequential element outstanding_act_dlr_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:163]
WARNING: [Synth 8-6014] Unused sequential element act_shift_dlr_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:155]
WARNING: [Synth 8-6014] Unused sequential element prevLRA_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:200]
WARNING: [Synth 8-6014] Unused sequential element rrdDLR_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:201]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter RDSLOT bound to: 256 - type: integer 
	Parameter WRSLOT bound to: 128 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter STRICT_FULL_THRESH bound to: 20 - type: integer 
	Parameter STRICT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter STRICT_FIFO_PTR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element strict_rptr_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:147]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:175]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr2_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:176]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[31] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[30] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[29] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[28] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[27] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[26] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[25] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[24] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[23] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[22] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[21] was removed.  [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM bound to: DDR4 - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter XTP_MODE bound to: RANK_GROUP_BANK - type: string 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM timerWTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRAS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pre_safe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter LONG_RANK_SWITCH bound to: 1'b0 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter tCCD_L bound to: 6 - type: integer 
	Parameter RRI bound to: 1 - type: integer 
	Parameter RR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter tREFI bound to: 8306 - type: integer 
	Parameter tRFC bound to: 373 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter ZQINTVL bound to: 1064962727 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tREFIFR bound to: 2076 - type: integer 
	Parameter tREFIF bound to: 2075 - type: integer 
	Parameter USER_MODE bound to: 1'b0 
	Parameter ZQINTVLREF bound to: 65535 - type: integer 
	Parameter ALL_RANKS bound to: 1'b1 
	Parameter tSTAG bound to: 186 - type: integer 
	Parameter stRST bound to: 4'b0000 
	Parameter stTWDL bound to: 4'b0001 
	Parameter stREQ bound to: 4'b0010 
	Parameter stWAIT bound to: 4'b0011 
	Parameter stPRE bound to: 4'b0100 
	Parameter stREF bound to: 4'b0101 
	Parameter stRFC bound to: 4'b0110 
	Parameter stRFCE bound to: 4'b0111 
	Parameter stZQ bound to: 4'b1000 
	Parameter stSRE bound to: 4'b1001 
	Parameter stSR bound to: 4'b1010 
	Parameter stSRX bound to: 4'b1011 
	Parameter stERR bound to: 4'b1111 
	Parameter UM_IDLE bound to: 4'b0000 
	Parameter UM_ACK_WAIT bound to: 4'b0001 
	Parameter UM_WR_WAIT bound to: 4'b0010 
	Parameter UM_PRE bound to: 4'b0011 
	Parameter UM_PRE_CHECK bound to: 4'b0100 
	Parameter UM_PRE_WAIT bound to: 4'b0101 
	Parameter UM_REF bound to: 4'b0110 
	Parameter UM_REF_CHECK bound to: 4'b0111 
	Parameter UM_STAG_WAIT bound to: 4'b1000 
	Parameter UM_TRFC_WAIT bound to: 4'b1001 
	Parameter UM_ZQ bound to: 4'b1010 
	Parameter UM_ZQ_CHECK bound to: 4'b1011 
	Parameter UM_ZQ_WAIT bound to: 4'b1100 
	Parameter UM_ZQ_ALL bound to: 4'b1101 
	Parameter UM_TZQCS_WAIT bound to: 4'b1110 
	Parameter tRFCWAIT_TEMP bound to: 94 - type: integer 
	Parameter tRFCWAIT bound to: 86 - type: integer 
	Parameter tRPWAIT_TEMP bound to: 4 - type: integer 
	Parameter tRPWAIT bound to: 2 - type: integer 
	Parameter TCKOFF bound to: 15 - type: integer 
	Parameter TCKEV bound to: 15 - type: integer 
	Parameter SRE_SM_IDLE bound to: 3'b000 
	Parameter SRE_SM_REQ bound to: 3'b001 
	Parameter SRE_SM_VT_STOP bound to: 3'b010 
	Parameter SRE_SM_MC_CHK bound to: 3'b011 
	Parameter SRE_SM_REF_REQ bound to: 3'b100 
	Parameter SRE_SM_ISS bound to: 3'b101 
	Parameter SRE_SM_WAIT bound to: 3'b110 
	Parameter SRE_SM_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter WAIT_INTERVAL bound to: 4'b0010 
	Parameter READ_INJ bound to: 4'b0011 
	Parameter WAIT_READ_INJ bound to: 4'b0100 
	Parameter GAP_INJ bound to: 4'b0101 
	Parameter WAIT_GAP_INJ bound to: 4'b0110 
	Parameter UPDATE_STATUS bound to: 4'b0111 
	Parameter CHECK_ENABLE bound to: 4'b1000 
	Parameter INJ_IDLE bound to: 4'b0000 
	Parameter INJ_WAIT_REF bound to: 4'b0001 
	Parameter INJ_BLOCK_REF bound to: 4'b0010 
	Parameter INJ_BLOCK_NI bound to: 4'b0011 
	Parameter INJ_ISSUE_TXN bound to: 4'b0100 
	Parameter INJ_WAIT_TXN_RETURN bound to: 4'b0101 
	Parameter INJ_BLOCK_READ_CAS bound to: 4'b0110 
	Parameter INJ_WAIT_CAS_BLOCK bound to: 4'b0111 
	Parameter INJ_DONE bound to: 4'b1000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 30 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter CH0_DBYTES bound to: 8 - type: integer 
	Parameter CH1_DBYTES bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter MR0 bound to: 13'b0011101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter tCK bound to: 939 - type: integer 
	Parameter t200us bound to: 53249 - type: integer 
	Parameter t500us bound to: 133121 - type: integer 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 373 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b01000 
	Parameter TCL3 bound to: 5'b01000 
	Parameter TCL4 bound to: 6'b010010 
	Parameter TCL bound to: 6'b010010 
	Parameter RL_DDR bound to: 18 - type: integer 
	Parameter RL bound to: 18 - type: integer 
	Parameter TCWL3 bound to: 5'b00110 
	Parameter TCWL4 bound to: 5'b01010 
	Parameter TCWL bound to: 10 - type: integer 
	Parameter WL_DDR bound to: 10 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 8 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter tCK bound to: 939 - type: integer 
	Parameter t200us bound to: 53249 - type: integer 
	Parameter t500us bound to: 133121 - type: integer 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 373 - type: integer 
	Parameter MR0 bound to: 13'b0011101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter RL bound to: 18 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0010000000000 
	Parameter MR5_1 bound to: 13'b0010000000000 
	Parameter MR5_2 bound to: 13'b0010000000000 
	Parameter MR5_3 bound to: 13'b0010000000000 
	Parameter XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 4 - type: integer 
	Parameter DM_USED bound to: 1'b1 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 46 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b010 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100010 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000101100 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0100 
	Parameter REG_RC10 bound to: 8'b10100010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b010 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100010 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100000 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 94 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 1597 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1954]
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 16'b0000000000000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000010010110100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 16 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz1 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1380]
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-4471] merging register 'cplx_PAR_reg[7:0]' into 'cplx_CKE_reg[7:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-4471] merging register 'cplx_BG_cmd_reg[1:0]' into 'cplx_BA_cmd_reg[1:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:411]
INFO: [Synth 8-4471] merging register 'cplx_BG_reg[1:0]' into 'cplx_BA_reg[1:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:813]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 2 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 8 - type: integer 
	Parameter MEM8 bound to: 8 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 7 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 0 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0011101000000 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000010000 
	Parameter MEM19 bound to: 13'b0001000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0010000000000 
	Parameter MEM22 bound to: 13'b0100000010100 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b001 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 1 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 1 - type: integer 
	Parameter MEM33 bound to: 1 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 4 - type: integer 
	Parameter MEM41 bound to: 4 - type: integer 
	Parameter MEM42 bound to: 4 - type: integer 
	Parameter MEM43 bound to: 46 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 94 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 0 - type: integer 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter C_NEXT_SLAVE bound to: 16'b0000000000000000 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 1 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter DQBITS bound to: 64 - type: integer 
	Parameter NIBBLE bound to: 16 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 2 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 939 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 4 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 46 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0011101000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter MR0_0 bound to: 9'b101000000 
	Parameter MR0_1 bound to: 9'b000000011 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000010000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000001 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000010 
	Parameter MR6_0 bound to: 9'b000010100 
	Parameter MR6_1 bound to: 9'b000000100 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 9'b000000001 
	Parameter mem0_init_6 bound to: 9'b000001000 
	Parameter mem0_init_7 bound to: 9'b000010000 
	Parameter mem0_init_8 bound to: 9'b000001000 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000111 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b101010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000001000 
	Parameter mem0_init_24 bound to: 9'b000001000 
	Parameter mem0_init_25 bound to: 9'b000110010 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b001001000 
	Parameter mem0_init_28 bound to: 9'b001001001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000000100 
	Parameter mem0_init_33 bound to: 9'b000000100 
	Parameter mem0_init_34 bound to: 9'b000000100 
	Parameter mem0_init_35 bound to: 9'b000101110 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000100001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110000 
	Parameter mem0_init_51 bound to: 9'b001000000 
	Parameter mem0_init_52 bound to: 9'b001010000 
	Parameter mem0_init_53 bound to: 9'b100101100 
	Parameter mem0_init_54 bound to: 9'b101000000 
	Parameter mem0_init_55 bound to: 9'b000000011 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000010000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000001 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000010 
	Parameter mem0_init_66 bound to: 9'b000010100 
	Parameter mem0_init_67 bound to: 9'b000000100 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b110101011 
	Parameter mem0_init_70 bound to: 9'b000000001 
	Parameter mem0_init_71 bound to: 9'b000000001 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000000100 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000001000 
	Parameter mem0_init_76 bound to: 9'b000000011 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101011000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011101000000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101011000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011101000000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101011000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011101000000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101011000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011101000000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000001000000001000001001001101010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter DBYTES_PI bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter RL bound to: 18 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 18 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter rdcs_msb bound to: 26 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter RL bound to: 18 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter WL bound to: 10 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 10 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 0 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 1 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 2 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv:217]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'bd_954c_dlmb_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_3/synth/bd_954c_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_3/synth/bd_954c_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized2' (298#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_dlmb_0' (299#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_3/synth/bd_954c_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb' of module 'bd_954c_dlmb_0' requires 25 connections, but only 24 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/bd_954c.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_954c_dlmb_cntlr_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_4/synth/bd_954c_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_4/synth/bd_954c_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' (299#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (299#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (299#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_dlmb_cntlr_0' (300#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_4/synth/bd_954c_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_954c_ilmb_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_2/synth/bd_954c_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_2/synth/bd_954c_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized4' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized4' (300#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_ilmb_0' (301#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_2/synth/bd_954c_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb' of module 'bd_954c_ilmb_0' requires 25 connections, but only 24 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/bd_954c.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_954c_ilmb_cntlr_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_5/synth/bd_954c_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_5/synth/bd_954c_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' (301#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (301#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (301#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_ilmb_cntlr_0' (302#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_5/synth/bd_954c_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_954c_iomodule_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_10/synth/bd_954c_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_10/synth/bd_954c_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (303#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (303#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (304#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (305#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (306#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (307#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (308#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (309#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (310#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (311#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_iomodule_0_0' (312#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_10/synth/bd_954c_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_954c_lmb_bram_I_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_6/synth/bd_954c_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_954c_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.015361 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_954c_lmb_bram_I_0' (315#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_6/synth/bd_954c_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram_I' of module 'bd_954c_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/bd_954c.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_954c_microblaze_I_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_0/synth/bd_954c_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_954c_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_954c_microblaze_I_0' (321#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_0/synth/bd_954c_microblaze_I_0.vhd:118]
WARNING: [Synth 8-350] instance 'microblaze_I' of module 'bd_954c_microblaze_I_0' requires 54 connections, but only 53 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/bd_954c.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_954c_rst_0_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_1/synth/bd_954c_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:953]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (321#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (321#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_rst_0_0' (322#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_1/synth/bd_954c_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'bd_954c_rst_0_0' requires 10 connections, but only 8 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/bd_954c.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_954c_second_dlmb_cntlr_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_7/synth/bd_954c_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized7' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized7' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized3' (322#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized7' (322#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized7' (322#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_second_dlmb_cntlr_0' (323#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_7/synth/bd_954c_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_954c_second_ilmb_cntlr_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_8/synth/bd_954c_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized9' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized9' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized4' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized4' (323#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized9' (323#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized9' (323#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_954c_second_ilmb_cntlr_0' (324#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_8/synth/bd_954c_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_954c_second_lmb_bram_I_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_9/synth/bd_954c_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_954c_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.839147 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_954c_second_lmb_bram_I_0' (325#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_9/synth/bd_954c_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'second_lmb_bram_I' of module 'bd_954c_second_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/synth/bd_954c.v:498]
WARNING: [Synth 8-350] instance 'mcs0' of module 'shell_ddr4_0_0_microblaze_mcs' requires 40 connections, but only 11 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/shell_ddr4_0_0_ddr4_cal_riu.sv:222]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top/shell_ddr4_0_0_ddr4_mem_intfc.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top/shell_ddr4_0_0_ddr4_mem_intfc.sv:497]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 27 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 10 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 27 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 33 - type: integer 
	Parameter C_AWID_RIGHT bound to: 63 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 33 - type: integer 
	Parameter C_ARID_RIGHT bound to: 63 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 33 - type: integer 
	Parameter C_AWID_RIGHT bound to: 63 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 33 - type: integer 
	Parameter C_ARID_RIGHT bound to: 63 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 33 - type: integer 
	Parameter C_AWID_RIGHT bound to: 63 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 579 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 33 - type: integer 
	Parameter C_ARID_RIGHT bound to: 63 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 30'b111111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 30'b111111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 5 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
	Parameter C_MC_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
WARNING: [Synth 8-350] instance 'ddr4_0' of module 'shell_ddr4_0_0' requires 60 connections, but only 57 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:2416]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_WIDTH bound to: 2 - type: integer 
	Parameter C_AW_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 577 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 577 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 2 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_WIDTH bound to: 2 - type: integer 
	Parameter C_AR_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_WIDTH bound to: 2 - type: integer 
	Parameter C_R_WIDTH bound to: 517 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 517 - type: integer 
WARNING: [Synth 8-350] instance 'auto_cc' of module 'shell_auto_cc_4' requires 82 connections, but only 80 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:1012]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b1 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 32 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 5 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 2 - type: integer 
	Parameter P_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_NUM_BUF bound to: 4 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 2 - type: integer 
	Parameter P_AWFIFO_TRESHOLD bound to: 2 - type: integer 
	Parameter P_M_WBUFFER_WIDTH bound to: 576 - type: integer 
	Parameter P_M_WBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_WBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_M_WBUFFER_WORDS bound to: 128 - type: integer 
	Parameter P_M_WBUFFER_WORDS_LOG bound to: 7 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WRITING bound to: 2'b01 
	Parameter S_AWFULL bound to: 2'b11 
	Parameter M_IDLE bound to: 3'b000 
	Parameter M_ISSUE1 bound to: 3'b001 
	Parameter M_WRITING1 bound to: 3'b011 
	Parameter M_AW_STALL bound to: 3'b010 
	Parameter M_AW_DONE1 bound to: 3'b110 
	Parameter M_ISSUE2 bound to: 3'b111 
	Parameter M_WRITING2 bound to: 3'b101 
	Parameter M_AW_DONE2 bound to: 3'b100 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_AWFIFO_WIDTH bound to: 99 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9048]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9067]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9865]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_4_1' requires 63 connections, but only 59 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10152]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 100 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 100 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 95 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 100 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 100 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 100 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 100 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 90 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 94 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 95 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
WARNING: [Synth 8-350] instance 's_aw_reg' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10660]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 9 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 59 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 58 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 32 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 5 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 2 - type: integer 
	Parameter P_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_NUM_BUF bound to: 4 - type: integer 
	Parameter P_BUF_LIMIT bound to: 3 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 2 - type: integer 
	Parameter P_M_RBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_RBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_S_RBUFFER_DEPTH bound to: 1024 - type: integer 
	Parameter P_S_RBUFFER_DEPTH_LOG bound to: 10 - type: integer 
	Parameter P_M_RBUFFER_WORDS bound to: 128 - type: integer 
	Parameter P_M_RBUFFER_WORDS_LOG bound to: 7 - type: integer 
	Parameter P_S_RBUFFER_WORDS bound to: 256 - type: integer 
	Parameter P_S_RBUFFER_WORDS_LOG bound to: 8 - type: integer 
	Parameter P_M_RBUFFER_BYTES bound to: 8192 - type: integer 
	Parameter P_M_RBUFFER_BYTES_LOG bound to: 13 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NUM_RAMB bound to: 16 - type: integer 
	Parameter P_S_RAMB_WIDTH bound to: 16 - type: integer 
	Parameter P_S_RAMB_PWIDTH bound to: 18 - type: integer 
	Parameter P_S_CMD_WIDTH bound to: 34 - type: integer 
	Parameter P_M_CMD_WIDTH bound to: 23 - type: integer 
	Parameter P_ARFIFO_WIDTH bound to: 93 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11759]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11919]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12117]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11969]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12166]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 9 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 59 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 58 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 89 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 93 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 97 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 89 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 93 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 97 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 263 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 263 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 97 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 289 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 263 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 263 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 89 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 93 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 97 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 89 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 93 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 97 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 263 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 263 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 263 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 89 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 93 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 97 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 76 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 84 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 89 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 93 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 97 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 97 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 263 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 263 - type: integer 
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'shell_auto_us_cc_df_0' requires 78 connections, but only 76 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:3646]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 1 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 1 - type: integer 
	Parameter P_WIDTH_RACH bound to: 63 - type: integer 
	Parameter P_WIDTH_WACH bound to: 63 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 517 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 578 - type: integer 
	Parameter P_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 9 - type: integer 
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'shell_s01_data_fifo_0' requires 80 connections, but only 78 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:4044]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 16 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 32 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 16 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 32 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 97 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 97 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000100000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000010000 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 518 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 518 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 517 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 517 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 517 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 517 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 97 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 97 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-638] synthesizing module 'shell_proc_sys_reset_1_0' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_proc_sys_reset_1_0/synth/shell_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized3' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (403#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized3' (403#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'shell_proc_sys_reset_1_0' (404#1) [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_proc_sys_reset_1_0/synth/shell_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'shell_proc_sys_reset_1_0' requires 10 connections, but only 6 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:2594]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 5 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter GTHE3_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter GTHE3_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_POR_CFG bound to: 16'b0000000000000100 
	Parameter GTHE3_COMMON_QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL0_CFG4 bound to: 16'b0000000000001001 
	Parameter GTHE3_COMMON_QPLL0_CP bound to: 10'b0000011111 
	Parameter GTHE3_COMMON_QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LPF bound to: 10'b1111111100 
	Parameter GTHE3_COMMON_QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG2 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL1_CFG4 bound to: 16'b0000000000001001 
	Parameter GTHE3_COMMON_QPLL1_CP bound to: 10'b0001111111 
	Parameter GTHE3_COMMON_QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL1_LPF bound to: 10'b1111111100 
	Parameter GTHE3_COMMON_QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_SARC_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_COMMON_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_VAL bound to: 5'b11111 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0PD_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL0RESET_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1PD_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL1RESET_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGBYPASSB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_PMARSVD1_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_RCALENB_TIE_EN bound to: 1'b1 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000100 
	Parameter QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000001001 
	Parameter QPLL0_CP bound to: 10'b0000011111 
	Parameter QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL0_LPF bound to: 10'b1111111100 
	Parameter QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG2 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000001001 
	Parameter QPLL1_CP bound to: 10'b0001111111 
	Parameter QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL1_LPF bound to: 10'b1111111100 
	Parameter QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_EN bound to: 1'b1 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM0DATA1_1 bound to: 9'b000000000 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM1DATA1_1 bound to: 9'b000000000 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter C_RVAL bound to: 1'b1 
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter C_RVAL bound to: 1'b0 
	Parameter MASTER_WATCHDOG_TIMER_RESET bound to: 29'b00110111111000010010110100000 
	Parameter RXRESETTIME_NOM bound to: 24'b000000000000001011110101 
	Parameter RXRESETTIME_MAX bound to: 24'b000010001000111010001101 
	Parameter SYNTH_VALUE bound to: 24'b000010001000111010001101 
	Parameter SIM_VALUE bound to: 24'b000000000000001011110101 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_G_INVERTED bound to: 1'b0 
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter CABLE_PULL_WATCHDOG_RESET bound to: 20'b00010000000000000000 
	Parameter CABLE_UNPULL_WATCHDOG_RESET bound to: 20'b00010000000000000000 
	Parameter GEARBOXSLIP_IGNORE_COUNT bound to: 4'b1111 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 112 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 312.500000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 112 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 112 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 112 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001010000100100 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110100 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001010111100110000100 
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter GTHE3_CHANNEL_ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE3_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTHE3_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter GTHE3_CHANNEL_CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter GTHE3_CHANNEL_CPLL_CFG2 bound to: 16'b0101000000000111 
	Parameter GTHE3_CHANNEL_CPLL_CFG3 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE3_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DFE_D_X_REL_POS bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE3_CHANNEL_ES_PMA_CFG bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter GTHE3_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_GEARBOX_MODE bound to: 5'b10001 
	Parameter GTHE3_CHANNEL_GM_BIAS_SELECT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE3_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE3_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter GTHE3_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTHE3_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCS_RSVD1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter GTHE3_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE3_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTHE3_CHANNEL_RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter GTHE3_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE3_CHANNEL_RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter GTHE3_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE3_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE3_CHANNEL_RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter GTHE3_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXPI_CFG0 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG1 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG2 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG3 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG4 bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_CFG5 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG6 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE3_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter GTHE3_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CM_SEL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_CM_TRIM bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter GTHE3_CHANNEL_RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RX_EN_HI_LR bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter GTHE3_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE3_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_RES_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_WIDEMODE_CDR bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE3_CHANNEL_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter GTHE3_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE3_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TEMPERATUR_PAR bound to: 4'b0010 
	Parameter GTHE3_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter GTHE3_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE3_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter GTHE3_CHANNEL_TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_P bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE3_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter GTHE3_CHANNEL_TXPH_CFG bound to: 16'b0000100110000000 
	Parameter GTHE3_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG5 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE3_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE3_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_TX_DCD_CFG bound to: 6'b000010 
	Parameter GTHE3_CHANNEL_TX_DCD_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE3_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TX_MODE_SEL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE3_CHANNEL_TX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter GTHE3_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_REF bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE3_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_WB_MODE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_CHANNEL_CPLLRESET_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_PMARSVDIN_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_VAL bound to: 4'b1101 
	Parameter GTHE3_CHANNEL_RXOSINTEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDEEMPH_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_VAL bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_TXDIFFPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE3_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PMARSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_TIE_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0101000000000111 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b10001 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b00 
	Parameter RXPI_CFG2 bound to: 2'b00 
	Parameter RXPI_CFG3 bound to: 2'b00 
	Parameter RXPI_CFG4 bound to: 1'b0 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPI_CFG6 bound to: 3'b000 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_RES_CTRL bound to: 2'b00 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b1 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
	Parameter P_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001010111100110000100 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
	Parameter FREQUENCY bound to: 512 - type: integer 
WARNING: [Synth 8-350] instance 'axi_10g_ethernet_0' of module 'shell_axi_10g_ethernet_0_0' requires 52 connections, but only 35 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:2964]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
	Parameter CONST_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000010110 
	Parameter CONST_WIDTH bound to: 80 - type: integer 
	Parameter CONST_VAL bound to: 536'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CONST_WIDTH bound to: 536 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 0 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 1 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 0 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 0 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 0 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter P_FIFO_TYPE bound to: 1 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
WARNING: [Synth 8-350] instance 'rx_data_fifo_1' of module 'shell_rx_data_fifo_1_0' requires 15 connections, but only 11 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:3008]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011010 
	Parameter C_REG_CONFIG bound to: 10 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011010 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 10 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011010 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
WARNING: [Synth 8-350] instance 'tx_data_fifo_0' of module 'shell_tx_data_fifo_0_0' requires 15 connections, but only 12 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:3031]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
WARNING: [Synth 8-350] instance 'network' of module 'network_imp_10F7WL8' requires 25 connections, but only 21 given [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:5231]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:5293]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_0'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/synth/shell.v:4974]
WARNING: [Synth 8-3331] design vio_v3_0_18_probe_out_one has unconnected port Bus_rst
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in0[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in1[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in2[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in3[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in4[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in5[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in6[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in7[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in8[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in9[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in10[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in11[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in12[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in13[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in14[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in15[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in16[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in17[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in18[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in19[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in20[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in21[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in22[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in23[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in24[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in25[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in26[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in27[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in28[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in29[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in30[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in31[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in32[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in33[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in34[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in35[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in36[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in37[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in38[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in39[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in40[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in41[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in42[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in43[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in44[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in45[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in46[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in47[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in48[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in49[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in50[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in51[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in52[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in53[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in54[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in55[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in56[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in57[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in58[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in59[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in60[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in61[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in62[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in63[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in64[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in65[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in66[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in67[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in68[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in69[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in70[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in71[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in72[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in73[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in74[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in75[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in76[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in77[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in78[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in79[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in80[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in81[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in82[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in83[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in84[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in85[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in86[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in87[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in88[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in89[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in90[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in91[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in92[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in93[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in94[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in95[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in96[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in97[0]
WARNING: [Synth 8-3331] design vio_v3_0_18_vio has unconnected port probe_in98[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:06 ; elapsed = 00:11:45 . Memory (MB): peak = 3295.312 ; gain = 1454.578 ; free physical = 23522 ; free virtual = 59580
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[vld] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][8] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][7] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][6] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][5] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][4] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][3] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][2] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][1] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][0] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][7] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][6] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][5] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][4] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][3] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][2] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][1] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][0] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][1] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][0] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[clr] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[bypass_msix] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][255] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][254] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][253] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][252] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][251] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][250] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][249] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][248] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][247] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][246] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][245] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][244] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][243] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][242] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][241] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][240] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][239] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][238] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][237] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][236] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][235] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][234] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][233] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][232] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][231] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][230] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][229] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][228] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][227] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][226] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][225] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][224] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][223] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][222] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][221] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][220] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][219] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][218] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][217] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][216] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][215] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][214] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][213] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][212] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][211] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][210] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][209] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][208] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][207] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][206] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][205] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][204] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][203] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][202] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][201] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][200] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][199] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][198] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][197] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][196] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][195] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][194] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][193] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][192] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][191] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][190] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][189] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][188] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][187] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][186] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][185] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][184] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][183] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][182] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][181] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][180] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][179] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][178] to constant 0 [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:16 ; elapsed = 00:11:56 . Memory (MB): peak = 3295.312 ; gain = 1454.578 ; free physical = 23793 ; free virtual = 59850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:16 ; elapsed = 00:11:56 . Memory (MB): peak = 3295.312 ; gain = 1454.578 ; free physical = 23793 ; free virtual = 59850
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2057 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell_ooc.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/shell_ooc.xdc]
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc] for cell 'clk_wiz_0/inst'
WARNING: [Constraints 18-619] A clock with name 'refclk200' already exists, overwriting the previous clock with the same name. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/shell_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/shell_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/shell_axi_gpio_0_0.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_gpio_0_0/shell_axi_gpio_0_0.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_vio_0_0/shell_vio_0_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_vio_0_0/shell_vio_0_0.xdc] for cell 'vio_0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_proc_sys_reset_1_0/shell_proc_sys_reset_1_0_board.xdc] for cell 'mem_interface/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_proc_sys_reset_1_0/shell_proc_sys_reset_1_0_board.xdc] for cell 'mem_interface/proc_sys_reset_1/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_proc_sys_reset_1_0/shell_proc_sys_reset_1_0.xdc] for cell 'mem_interface/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_proc_sys_reset_1_0/shell_proc_sys_reset_1_0.xdc] for cell 'mem_interface/proc_sys_reset_1/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_0/bd_954c_microblaze_I_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_0/bd_954c_microblaze_I_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_0/bd_954c_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_1/bd_954c_rst_0_0_board.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_1/bd_954c_rst_0_0_board.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_1/bd_954c_rst_0_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_1/bd_954c_rst_0_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_2/bd_954c_ilmb_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_2/bd_954c_ilmb_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_3/bd_954c_dlmb_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_3/bd_954c_dlmb_0.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_10/bd_954c_iomodule_0_0_board.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_10/bd_954c_iomodule_0_0_board.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_0/shell_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_0/shell_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/shell_ddr4_0_0_board.xdc] for cell 'mem_interface/ddr4_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/shell_ddr4_0_0_board.xdc] for cell 'mem_interface/ddr4_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc] for cell 'mem_interface/ddr4_0/inst'
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p_0' already exists, overwriting the previous clock with the same name. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc:260]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc:267]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc:268]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc] for cell 'mem_interface/ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc] for cell 'mb_system/mdm_1/U0'
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-277] The instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-252] The BUFG_GT instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-252] The BUFG_GT instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
WARNING: [Timing 38-252] The BUFG_GT instance 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
CRITICAL WARNING: [Timing 38-270] Multiple clocks propagate to the CLKIN* pin(s) of instance mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER and CLKFBOUT_PHASE is non-zero, so the phase adjustment that should be applied to the instance delays is ambiguous. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
Resolution: Remove all the clocks but one propagating through the CLKIN* pin(s).
CRITICAL WARNING: [Timing 38-270] Multiple clocks propagate to the CLKIN* pin(s) of instance mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER and CLKFBOUT_PHASE is non-zero, so the phase adjustment that should be applied to the instance delays is ambiguous. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
Resolution: Remove all the clocks but one propagating through the CLKIN* pin(s).
CRITICAL WARNING: [Timing 38-270] Multiple clocks propagate to the CLKIN* pin(s) of instance mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER and CLKFBOUT_PHASE is non-zero, so the phase adjustment that should be applied to the instance delays is ambiguous. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
Resolution: Remove all the clocks but one propagating through the CLKIN* pin(s).
INFO: [Timing 38-2] Deriving generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4313.750 ; gain = 32.000 ; free physical = 22131 ; free virtual = 58189
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc] for cell 'mb_system/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0_board.xdc] for cell 'mb_system/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0_board.xdc] for cell 'mb_system/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0.xdc] for cell 'mb_system/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0.xdc] for cell 'mb_system/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xdc] for cell 'mb_system/microblaze_0/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xdc] for cell 'mb_system/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_v10_0/shell_dlmb_v10_0.xdc] for cell 'mb_system/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_dlmb_v10_0/shell_dlmb_v10_0.xdc] for cell 'mb_system/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_v10_0/shell_ilmb_v10_0.xdc] for cell 'mb_system/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ilmb_v10_0/shell_ilmb_v10_0.xdc] for cell 'mb_system/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.xdc] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.xdc] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/shell_xdma_0_0_board.xdc] for cell 'PCIe/xdma_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/shell_xdma_0_0_board.xdc] for cell 'PCIe/xdma_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/source/shell_xdma_0_0_pcie3_us_ip.xdc] for cell 'PCIe/xdma_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/source/shell_xdma_0_0_pcie3_us_ip.xdc] for cell 'PCIe/xdma_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0_board.xdc] for cell 'PCIe/util_ds_buf/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0_board.xdc] for cell 'PCIe/util_ds_buf/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0.xdc] for cell 'PCIe/util_ds_buf/U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0.xdc] for cell 'PCIe/util_ds_buf/U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/synth/bd_01e2_xmac_0.xdc] for cell 'network/axi_10g_ethernet_0/inst/xmac/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/synth/bd_01e2_xmac_0.xdc] for cell 'network/axi_10g_ethernet_0/inst/xmac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/synth/bd_01e2_xmac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.xdc] for cell 'network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.xdc] for cell 'network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc] for cell 'network/axi_10g_ethernet_0/inst/xpcs/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc:55]
all_fanin: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4322.750 ; gain = 9.000 ; free physical = 22122 ; free virtual = 58181
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc] for cell 'network/axi_10g_ethernet_0/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rx_data_fifo_1_0/shell_rx_data_fifo_1_0/shell_rx_data_fifo_1_0.xdc] for cell 'network/rx_data_fifo_1/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rx_data_fifo_1_0/shell_rx_data_fifo_1_0/shell_rx_data_fifo_1_0.xdc] for cell 'network/rx_data_fifo_1/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_tx_data_fifo_0_0/shell_tx_data_fifo_0_0/shell_tx_data_fifo_0_0.xdc] for cell 'network/tx_data_fifo_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_tx_data_fifo_0_0/shell_tx_data_fifo_0_0/shell_tx_data_fifo_0_0.xdc] for cell 'network/tx_data_fifo_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0_clocks.xdc] for cell 'network/tx_register_slice_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0_clocks.xdc] for cell 'network/tx_register_slice_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_clocks.xdc] for cell 'network/axi_10g_ethernet_0/inst/xpcs/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_clocks.xdc] for cell 'network/axi_10g_ethernet_0/inst/xpcs/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rx_register_slice_1_0/shell_rx_register_slice_1_0_clocks.xdc] for cell 'network/rx_register_slice_1/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_rx_register_slice_1_0/shell_rx_register_slice_1_0_clocks.xdc] for cell 'network/rx_register_slice_1/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1466 instances were transformed.
  BUFG => BUFGCE: 11 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 512 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  FDS => FDSE: 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 175 instances
  MULT_AND => LUT2: 2 instances
  MUXCY_L => MUXCY: 368 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 220 instances
  RAMB18E1 => RAMB18E2: 16 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4436.250 ; gain = 8.000 ; free physical = 21986 ; free virtual = 58046
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:13:43 ; elapsed = 00:13:44 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 23092 ; free virtual = 59152
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:13:43 ; elapsed = 00:13:44 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 23092 ; free virtual = 59152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
Applied set_property DONT_TOUCH = true for util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reverseEndian64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reverseEndian64_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/pcie3_ip_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/\gt_wizard.gtwizard_top_i /shell_xdma_0_0_pcie3_ip_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_READ_BRAM/\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/\genblk1[0].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/\genblk1[1].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/\genblk1[2].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/\genblk1[3].u_buffermem . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/util_ds_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/tx_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/mac_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/tx_ifg_tuser. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/ifg_delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/vcc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/pcs_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/rx_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/rx_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/tx_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 224).
Applied set_property DONT_TOUCH = true for axi_gpio_0/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 238).
Applied set_property DONT_TOUCH = true for mem_interface/proc_sys_reset_1/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 249).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 255).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 260).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 266).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 269).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 276).
Applied set_property DONT_TOUCH = true for mem_interface/ddr4_0/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 288).
Applied set_property DONT_TOUCH = true for mb_system/mdm_1/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 294).
Applied set_property DONT_TOUCH = true for mb_system/rst_clk_wiz_0_100M/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 299).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 305).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 310).
Applied set_property DONT_TOUCH = true for mb_system/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 313).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/\gt_wizard.gtwizard_top_i /shell_xdma_0_0_pcie3_ip_gt_i/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 320).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/pcie3_ip_i/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 323).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 332).
Applied set_property DONT_TOUCH = true for PCIe/util_ds_buf/U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 340).
Applied set_property DONT_TOUCH = true for network/tx_register_slice_0/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 348).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/xmac/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 351).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 358).
Applied set_property DONT_TOUCH = true for network/axi_10g_ethernet_0/inst/xpcs/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 361).
Applied set_property DONT_TOUCH = true for network/rx_register_slice_1/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 373).
Applied set_property DONT_TOUCH = true for network/rx_data_fifo_1/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 378).
Applied set_property DONT_TOUCH = true for network/tx_data_fifo_0/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 383).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 386).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 393).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 398).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 403).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 408).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/dont_touch.xdc, line 413).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\reset_gen_cc.rstblk_cc /\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/rx_data_fifo_1/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\reset_gen_cc.rstblk_cc /\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/tx_data_fifo_0/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\reset_gen_cc.rstblk_cc /\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/rx_data_fifo_1/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network/tx_data_fifo_0/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:13:44 ; elapsed = 00:13:46 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 23056 ; free virtual = 59116
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_pipe2_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrdatasm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rcp_mgc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_0_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-5544] ROM "tlpattr_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_0_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-5544] ROM "ldbeat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "beatrem1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "firstxfer_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_xferred_10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpldtlpSm_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axi_lite0_wvalid_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_0_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_0_axi_mm_master_rd_br_v'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5546] ROM "wrq_lbe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_fbe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_dwa_rem_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_0_vul_tar'
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pcie_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wto" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rmm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_pba_reg_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_0_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-4471] merging register 'qpllpd_reg' into 'cpllreset_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:308]
INFO: [Synth 8-4471] merging register 'qpllreset_reg' into 'cpllreset_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:309]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'shell_xdma_0_0_pcie3_ip_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'shell_xdma_0_0_pcie3_ip_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'shell_xdma_0_0_pcie3_ip_phy_rxeq'
INFO: [Synth 8-5546] ROM "reg_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phase10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_R.axi_rlast_int_reg' into 'GEN_R.axi_rvalid_int_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:7522]
INFO: [Synth 8-802] inferred FSM for state register 'lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_4_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_4_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_4_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_4_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_4_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_4_mc_group'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_strict_mode.rd_buf.app_rd_data_ns_reg' and it is trimmed from '6' to '2' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:541]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_4_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_4_cal_cplx'
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_low_reg[31:0]' into 'clb2phy_wrcs0_low_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1327]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_low_reg[31:0]' into 'clb2phy_wrcs1_low_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1328]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_upp_reg[31:0]' into 'clb2phy_wrcs0_upp_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1333]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_upp_reg[31:0]' into 'clb2phy_wrcs1_upp_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1334]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1337]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1340]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-5545] ROM "cal_timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_bit" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_nibble" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_code" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_pre_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_post_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'init_cal_RAS_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1930]
INFO: [Synth 8-4471] merging register 'init_cal_WE_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1931]
INFO: [Synth 8-4471] merging register 'init_cal_ODT_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1940]
INFO: [Synth 8-4471] merging register 'init_cal_PAR_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1941]
INFO: [Synth 8-5587] ROM size for "init_cal_ADR" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "init_cal_BA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv:279]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_4_axic_register_slice__parameterized4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_4_axi_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'si_state_reg' in module 'axi_dwidth_converter_v2_1_16_w_upsizer_pktfifo'
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_16_w_upsizer_pktfifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_17_decerr_slave__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-802] inferred FSM for state register 'rs_state_reg' in module 'ten_gig_eth_mac_v15_1_5_rs_64bit'
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'ten_gig_eth_mac_v15_1_5_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'ten_gig_eth_mac_v15_1_5_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'ten_gig_eth_mac_v15_1_5_tx_pause_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_int_reg' in module 'ten_gig_eth_mac_v15_1_5_rx_fsm'
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "special_addr_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'ten_gig_eth_mac_v15_1_5_rx_control'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_idle_delete'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_block_lock_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_ber_mon_fsm'
INFO: [Synth 8-5587] ROM size for "DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_cs_ipif_access'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_drp_ipif'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_mm_master_rd_br_v'
WARNING: [Synth 8-115] binding instance 'i_270' in module 'xdma_v4_1_0_dma_pcie_rq' to reference 'keep__3205' which has no pins
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'fsm330EC3100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_0_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'shell_xdma_0_0_pcie3_ip_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'shell_xdma_0_0_pcie3_ip_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'shell_xdma_0_0_pcie3_ip_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              001
                 rd_data |                           010000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
WARNING: [Synth 8-115] binding instance 'i_49' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__3949' which has no pins
WARNING: [Synth 8-115] binding instance 'i_50' in module 'ddr4_v2_2_4_infrastructure' to reference 'keep__3950' which has no pins
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_4_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_4_cal_cplx'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0100 |                               11
                     TWO |                             0010 |                               01
                  iSTATE |                             1000 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ddr4_v2_2_4_axic_register_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_DONE1 |                              011 |                              110
                M_ISSUE2 |                              100 |                              111
              M_WRITING2 |                              101 |                              101
              M_AW_DONE2 |                              110 |                              100
              M_AW_STALL |                              111 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_16_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_WRITING |                               01 |                               01
                S_AWFULL |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'si_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_16_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_17_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                   COUNT |                               01 |                               01
                   FAULT |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs_state_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_v15_1_5_rs_64bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_5_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                   P_REQ |                               01 |                               01
                  P_WAIT |                               10 |                               10
                  P_HOLD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_v15_1_5_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 REQUEST |                              010 |                               01
                    SEND |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_5_tx_pause_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               CHECK_MIN |                              001 |                              001
                    DATA |                              010 |                              010
               BAD_STRIP |                              011 |                              011
                VALIDATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_int_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_v15_1_5_rx_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                  LEGACY |                            00010 |                              001
                     PFC |                            00100 |                              100
                PFCQ3_Q6 |                            01000 |                              101
                   PFCQ7 |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_5_rx_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STRAIGHT |                              000 |                              000
                 DELETE3 |                              001 |                              010
                 DELETE1 |                              010 |                              001
                 TWISTED |                              011 |                              100
        POSSIBLE_DELETE4 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_idle_delete'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_INIT |                              000 |                              000
                    TX_E |                              001 |                              100
                    TX_C |                              010 |                              001
                    TX_D |                              011 |                              010
                    TX_T |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_tx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOCK_INIT |                               00 |                               00
               RESET_CNT |                               01 |                               01
   TEST_VALID_INVALID_SH |                               10 |                               10
                    SLIP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_block_lock_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BER_MT_INIT |                              000 |                              000
             START_TIMER |                              001 |                              001
             BER_TEST_SH |                              010 |                              010
              BER_BAD_SH |                              011 |                              011
                  HI_BER |                              100 |                              100
                GOOD_BER |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_ber_mon_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                              000 |                              000
                    RX_E |                              001 |                              100
                    RX_T |                              010 |                              011
                    RX_C |                              011 |                              001
                    RX_D |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                  RDREQ1 |                               01 |                              001
              RDPENDING1 |                               10 |                              010
                 RDRESP1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_cs_ipif_access'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     REQ |                               01 |                               01
                     GNT |                               10 |                               10
                    GNT1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_drp_ipif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
*
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:14:56 ; elapsed = 00:15:04 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 19871 ; free virtual = 55962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|     22498|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|     11249|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|     11430|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     32847|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|     11130|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|     24744|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|     45635|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|      1581|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|     40940|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|      1804|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|      5184|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|     38468|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|     14132|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|     42967|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|        24|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      9674|
|17    |shell_clk_wiz_0_0_clk_wiz__GC0             |           1|         2|
|18    |ddr4_phy_v2_2_0_pll__GC0                   |           1|        10|
|19    |shell_ddr4_0_0_phy_ddr4__GC0               |           1|      7120|
|20    |ddr4_v2_2_4_mc__GB0                        |           1|     45177|
|21    |ddr4_v2_2_4_mc__GB1                        |           1|     11060|
|22    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|     34686|
|23    |ddr4_v2_2_4_cal_addr_decode__GB1           |           1|     17258|
|24    |ddr4_v2_2_4_cal_addr_decode__GB2           |           1|     12715|
|25    |ddr4_v2_2_4_cal__GC0                       |           1|      3466|
|26    |ddr4_v2_2_4_cal_pi__GB0                    |           1|     27774|
|27    |ddr4_v2_2_4_cal_pi__GB1                    |           1|      9324|
|28    |ddr4_v2_2_4_cal_pi__GB2                    |           1|     13986|
|29    |ddr4_v2_2_4_cal_pi__GB3                    |           1|     13986|
|30    |ddr4_v2_2_4_cal_pi__GB4                    |           1|     18649|
|31    |ddr4_v2_2_4_cal_top__GC0                   |           1|      3511|
|32    |shell_ddr4_0_0_ddr4_mem_intfc__GC0         |           1|     26576|
|33    |shell_ddr4_0_0_ddr4__GC0                   |           1|     14520|
|34    |mem_interface_imp_1EJ895G__GC0             |           1|     41356|
|35    |shell__GCB0                                |           1|     35726|
|36    |shell__GCB1                                |           1|     18862|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal mem_inst/gen_mem[0].inst/mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[0].inst/arbhist_ff_reg[0]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[1].inst/arbhist_ff_reg[1]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[2].inst/arbhist_ff_reg[2]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[3].inst/arbhist_ff_reg[3]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[4].inst/arbhist_ff_reg[4]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[5]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[18]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[0]' (FD) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[0]' (FD) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[4]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[13]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[14]' (FDRE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[1]' (FD) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[1]' (FD) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'PCIe/xdma_0/inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PCIe/xdma_0 /inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (phase1_reg) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][51] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][50] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][49] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][48] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][47] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][46] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][45] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][44] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][43] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][42] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][41] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][40] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][39] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][38] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[2:0]' into 'ch_arb_ch_nn1_reg[2:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:16037]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:15744]
INFO: [Synth 8-4471] merging register 'dw_tlp_0_eidx_reg[3:0]' into 'dw_tlp_0_eidx_reg[3:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:33338]
INFO: [Synth 8-4471] merging register 'dw_tlp_1_eidx_reg[3:0]' into 'dw_tlp_1_eidx_reg[3:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:33339]
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_valid driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_status[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_status[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_status[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_dma_pcie_rc has port rp_cpl_data[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:13698]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:13699]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_501_reg[5:0]' into 'wtlp_srcbyte_off_501_reg[5:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:30426]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_502_reg[5:0]' into 'wtlp_srcbyte_off_502_reg[5:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:30427]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:23502]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'um_ref_ack_reg' into 'um_zq_iss_all_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:445]
INFO: [Synth 8-4471] merging register 'um_zq_ack_reg' into 'um_zq_iss_all_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:446]
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O128[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O128[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O128[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port O128[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_4_mc__GB0 has port ecc_err_addr[20] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wtrs[1].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'wtrs[2].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'wtrs[3].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_periodic/periodic_config_read_enable_reg' into 'u_ddr_mc_periodic/periodic_config_gap_enable_reg' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:235]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/synch_1/q_reg' and it is trimmed from '34' to '33' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/7cd0/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40303]
INFO: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/synch_1/d_reg_reg' and it is trimmed from '34' to '33' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/7cd0/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40277]
INFO: [Synth 8-5545] ROM "ten_gig_eth_pcs_pma_block_i/master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:16:52 ; elapsed = 00:17:02 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 19259 ; free virtual = 55696
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_1/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_1/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_1/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_1/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_2/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_2/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_3/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_3/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_3/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_4/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_topi_11/base/IRQ_INST/i_0/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_interface/ddr4_0/inst/u_ddr_cal_addr_decodei_3/u_ddr_cal_cplx/u_ddr_cal_cplx_data/i_0/rd_addr_101_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|     19424|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|      9712|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|      9892|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     28944|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|      9828|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|     16395|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|     22404|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|      1554|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|     22141|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|      1662|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|      2592|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|     26379|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|     11655|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|     23542|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|        12|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      6605|
|17    |shell_clk_wiz_0_0_clk_wiz__GC0             |           1|         2|
|18    |ddr4_phy_v2_2_0_pll__GC0                   |           1|        10|
|19    |shell_ddr4_0_0_phy_ddr4__GC0               |           1|      4078|
|20    |ddr4_v2_2_4_mc__GB0                        |           1|     22473|
|21    |ddr4_v2_2_4_mc__GB1                        |           1|      4973|
|22    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|     15851|
|23    |ddr4_v2_2_4_cal_addr_decode__GB1           |           1|      3289|
|24    |ddr4_v2_2_4_cal_addr_decode__GB2           |           1|      1532|
|25    |ddr4_v2_2_4_cal__GC0                       |           1|      1764|
|26    |ddr4_v2_2_4_cal_pi__GB0                    |           1|      5873|
|27    |ddr4_v2_2_4_cal_pi__GB1                    |           1|      1331|
|28    |ddr4_v2_2_4_cal_pi__GB2                    |           1|      1707|
|29    |ddr4_v2_2_4_cal_pi__GB3                    |           1|      1707|
|30    |ddr4_v2_2_4_cal_pi__GB4                    |           1|      2277|
|31    |ddr4_v2_2_4_cal_top__GC0                   |           1|      2473|
|32    |shell_ddr4_0_0_ddr4_mem_intfc__GC0         |           1|     15354|
|33    |shell_ddr4_0_0_ddr4__GC0                   |           1|     12757|
|34    |mem_interface_imp_1EJ895G__GC0             |           1|     25222|
|35    |shell__GCB0                                |           1|     23325|
|36    |shell__GCB1                                |           1|     10368|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'refclk200'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p_0'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 310 of /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/par/shell_ddr4_0_0.xdc:310]
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_system/microblaze_0/U0/Reset' to pin 'mb_system/rst_clk_wiz_0_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PCIe/util_ds_buf/U0/IBUF_OUT[0]' to pin '{PCIe/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PCIe/util_ds_buf/U0/IBUF_DS_ODIV2[0]' to pin '{PCIe/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2}'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 55 of /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc. [/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc:55]
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:17:13 ; elapsed = 00:17:35 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 18335 ; free virtual = 54979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM C2H_PCIE_DSC_CPLD_RAM/the_bram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:13 ; elapsed = 00:18:38 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 18006 ; free virtual = 54654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|     17650|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|      8825|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|      8982|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     28566|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|      9679|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|     15755|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|     13831|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|      1552|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|     17291|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|      1571|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|      1860|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|     16755|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|      1523|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|     13908|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|         1|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      6522|
|17    |shell_clk_wiz_0_0_clk_wiz__GC0             |           1|         2|
|18    |ddr4_phy_v2_2_0_pll__GC0                   |           1|        10|
|19    |shell_ddr4_0_0_phy_ddr4__GC0               |           1|      4078|
|20    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|     12955|
|21    |ddr4_v2_2_4_cal_addr_decode__GB1           |           1|      2910|
|22    |ddr4_v2_2_4_cal_addr_decode__GB2           |           1|       829|
|23    |ddr4_v2_2_4_cal__GC0                       |           1|      1642|
|24    |ddr4_v2_2_4_cal_pi__GB0                    |           1|      5861|
|25    |ddr4_v2_2_4_cal_pi__GB1                    |           1|      1331|
|26    |ddr4_v2_2_4_cal_pi__GB2                    |           1|      1707|
|27    |ddr4_v2_2_4_cal_pi__GB3                    |           1|      1707|
|28    |ddr4_v2_2_4_cal_pi__GB4                    |           1|      2277|
|29    |ddr4_v2_2_4_cal_top__GC0                   |           1|      2084|
|30    |shell_ddr4_0_0_ddr4_mem_intfc__GC0         |           1|     15074|
|31    |shell_ddr4_0_0_ddr4__GC0                   |           1|     12750|
|32    |mem_interface_imp_1EJ895G__GC0             |           1|     25222|
|33    |shell__GCB0                                |           1|     23325|
|34    |shell__GCB1                                |           1|     10368|
|35    |shell_ddr4_0_0_ddr4_GT0                    |           1|     18396|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_2/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_4/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_1/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/WRi_1/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_3/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_3/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/RDi_3/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_topi_11/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:12 ; elapsed = 00:19:35 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16340 ; free virtual = 53038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|      9006|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|      4821|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|      4912|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     14348|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|      5307|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|      7893|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|      6520|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|       632|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|      8037|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|       687|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|       516|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|      7584|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|       737|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|      6750|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|         1|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      3919|
|17    |shell_clk_wiz_0_0_clk_wiz__GC0             |           1|         2|
|18    |ddr4_phy_v2_2_0_pll__GC0                   |           1|         8|
|19    |shell_ddr4_0_0_phy_ddr4__GC0               |           1|       847|
|20    |ddr4_v2_2_4_cal_addr_decode__GB0           |           1|      7202|
|21    |ddr4_v2_2_4_cal_addr_decode__GB1           |           1|      1260|
|22    |ddr4_v2_2_4_cal_addr_decode__GB2           |           1|       415|
|23    |ddr4_v2_2_4_cal__GC0                       |           1|       967|
|24    |ddr4_v2_2_4_cal_pi__GB0                    |           1|      3391|
|25    |ddr4_v2_2_4_cal_pi__GB1                    |           1|       542|
|26    |ddr4_v2_2_4_cal_pi__GB2                    |           1|       768|
|27    |ddr4_v2_2_4_cal_pi__GB3                    |           1|       768|
|28    |ddr4_v2_2_4_cal_pi__GB4                    |           1|      1025|
|29    |ddr4_v2_2_4_cal_top__GC0                   |           1|      1703|
|30    |shell_ddr4_0_0_ddr4_mem_intfc__GC0         |           1|      9477|
|31    |shell_ddr4_0_0_ddr4__GC0                   |           1|      9628|
|32    |mem_interface_imp_1EJ895G__GC0             |           1|     14447|
|33    |shell__GCB0                                |           1|     12205|
|34    |shell__GCB1                                |           1|      6459|
|35    |shell_ddr4_0_0_ddr4_GT0                    |           1|      5734|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/wden_lite_ff . Fanout reduced from 257 to 86 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502 . Fanout reduced from 313 to 83 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_504 . Fanout reduced from 508 to 64 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_off_503 [4]. Fanout reduced from 688 to 230 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_off_503 [3]. Fanout reduced from 816 to 204 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_loff_503 [4]. Fanout reduced from 504 to 252 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_loff_503 [3]. Fanout reduced from 504 to 252 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/axi4mm_bridge_top_inst/clear . Fanout reduced from 1502 to 251 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_off_503 [3]. Fanout reduced from 443 to 111 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [0]. Fanout reduced from 574 to 115 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [1]. Fanout reduced from 634 to 127 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [2]. Fanout reduced from 610 to 122 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [4]. Fanout reduced from 527 to 106 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [3]. Fanout reduced from 597 to 120 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_503 . Fanout reduced from 572 to 115 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_502 . Fanout reduced from 317 to 89 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_vld_ff [0]. Fanout reduced from 342 to 114 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504 . Fanout reduced from 72 to 27 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [2]. Fanout reduced from 134 to 67 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [1]. Fanout reduced from 135 to 67 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [0]. Fanout reduced from 136 to 67 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en . Fanout reduced from 320 to 105 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [0]. Fanout reduced from 475 to 119 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [1]. Fanout reduced from 475 to 119 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop_loc [0]. Fanout reduced from 160 to 80 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [2]. Fanout reduced from 719 to 120 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [0]. Fanout reduced from 600 to 120 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [1]. Fanout reduced from 854 to 122 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4 . Fanout reduced from 291 to 97 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_dw_en [8]. Fanout reduced from 263 to 88 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3 . Fanout reduced from 536 to 107 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2 . Fanout reduced from 301 to 100 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [1]. Fanout reduced from 170 to 56 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [0]. Fanout reduced from 171 to 56 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1 . Fanout reduced from 275 to 90 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld . Fanout reduced from 550 to 110 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_eop . Fanout reduced from 458 to 115 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_pcie_req/dma_pcie_rc/rst0 . Fanout reduced from 4598 to 256 by creating 17 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff . Fanout reduced from 2650 to 238 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [0] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [0]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [2] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [2]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [1] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [1]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [3] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [3]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 206 to 39 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 104 to 35 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [0] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [0]. Fanout reduced from 1351 to 223 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufRdPtr_ff [0]. Fanout reduced from 143 to 70 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufRdPtr_ff [1]. Fanout reduced from 142 to 70 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufRdPtr_ff [2]. Fanout reduced from 141 to 70 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 206 to 39 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 104 to 35 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [1] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [1]. Fanout reduced from 1351 to 223 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [3] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [2] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:43 ; elapsed = 00:20:07 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16170 ; free virtual = 53081
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:44 ; elapsed = 00:20:08 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16180 ; free virtual = 53091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:07 ; elapsed = 00:20:31 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16115 ; free virtual = 53025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:20:08 ; elapsed = 00:20:33 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16115 ; free virtual = 53026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:20:13 ; elapsed = 00:20:38 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16106 ; free virtual = 53016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:20:14 ; elapsed = 00:20:39 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16105 ; free virtual = 53016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     2|
|2     |BITSLICE_CONTROL   |     5|
|3     |BITSLICE_CONTROL_1 |     8|
|4     |BITSLICE_CONTROL_2 |     8|
|5     |BSCANE2            |     1|
|6     |BUFG               |    11|
|7     |BUFG_GT            |    10|
|8     |BUFG_GT_SYNC       |     1|
|9     |CARRY8             |   917|
|10    |DSP48E1            |     3|
|11    |GTHE3_CHANNEL      |     9|
|12    |GTHE3_COMMON       |     3|
|13    |HPIO_VREF          |     8|
|14    |IBUFDS_GTE3        |     2|
|15    |LUT1               |  1911|
|16    |LUT2               |  6810|
|17    |LUT3               | 17917|
|18    |LUT4               | 11459|
|19    |LUT5               | 12444|
|20    |LUT6               | 23517|
|21    |LUT6_2             |   143|
|22    |MMCME3_ADV         |     1|
|23    |MMCME3_ADV_1       |     1|
|24    |MULT_AND           |     2|
|25    |MUXCY              |   110|
|26    |MUXCY_L            |   330|
|27    |MUXF7              |  1539|
|28    |MUXF8              |    64|
|29    |PCIE_3_1           |     1|
|30    |PLLE3_ADV          |     3|
|31    |RAM16X1D           |    68|
|32    |RAM16X1S           |    13|
|33    |RAM32M             |   220|
|34    |RAM32M16           |   606|
|35    |RAM32X1D           |    40|
|36    |RAM64M8            |     8|
|37    |RAM64X1S           |     9|
|38    |RAMB18E1           |    16|
|39    |RAMB18E2_1         |     4|
|40    |RAMB18E2_2         |     8|
|41    |RAMB18E2_4         |     2|
|42    |RAMB18E2_5         |     2|
|43    |RAMB18E2_7         |     1|
|44    |RAMB36E2           |     8|
|45    |RAMB36E2_1         |     1|
|46    |RAMB36E2_10        |     8|
|47    |RAMB36E2_11        |    15|
|48    |RAMB36E2_12        |     1|
|49    |RAMB36E2_13        |     4|
|50    |RAMB36E2_14        |     2|
|51    |RAMB36E2_16        |     6|
|52    |RAMB36E2_17        |     1|
|53    |RAMB36E2_18        |     5|
|54    |RAMB36E2_2         |    32|
|55    |RAMB36E2_4         |     8|
|56    |RAMB36E2_5         |     1|
|57    |RAMB36E2_6         |     2|
|58    |RAMB36E2_8         |    16|
|59    |RAMB36E2_9         |     8|
|60    |RIU_OR             |    11|
|61    |RXTX_BITSLICE      |    13|
|62    |RXTX_BITSLICE_1    |    21|
|63    |RXTX_BITSLICE_2    |    72|
|64    |SRL16              |     3|
|65    |SRL16E             |   270|
|66    |SRL16E_10          |     2|
|67    |SRL16E_2           |     1|
|68    |SRL16E_3           |     1|
|69    |SRL16E_4           |     1|
|70    |SRL16E_5           |     1|
|71    |SRL16E_6           |     1|
|72    |SRL16E_7           |     1|
|73    |SRL16E_8           |     1|
|74    |SRL16E_9           |     2|
|75    |SRLC16E            |     8|
|76    |SRLC32E            |   608|
|77    |TX_BITSLICE_TRI    |    21|
|78    |XORCY              |   228|
|79    |FDCE               |   749|
|80    |FDC_1              |     1|
|81    |FDE                |    64|
|82    |FDPE               |   512|
|83    |FDR                |   328|
|84    |FDRE               | 73051|
|85    |FDRE_1             |     1|
|86    |FDS                |     6|
|87    |FDSE               |  1984|
|88    |IBUF               |     1|
|89    |IBUFDS             |     1|
|90    |IOBUFDS            |     8|
|91    |IOBUFE3            |    72|
|92    |OBUF               |    26|
|93    |OBUFDS             |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:14 ; elapsed = 00:20:39 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 16105 ; free virtual = 53016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37556 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:18:01 ; elapsed = 00:19:09 . Memory (MB): peak = 4436.250 ; gain = 1454.578 ; free physical = 21635 ; free virtual = 58545
Synthesis Optimization Complete : Time (s): cpu = 00:20:15 ; elapsed = 00:20:43 . Memory (MB): peak = 4436.250 ; gain = 2595.516 ; free physical = 21716 ; free virtual = 58547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4818 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4616.293 ; gain = 156.031 ; free physical = 21174 ; free virtual = 58007
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/rx_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network/tx_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_wiz_0/inst/mmcme3_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/rxoutclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[28].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/BUFG_GT_SYNC for BUFG_GT network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell PCIe/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mb_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mb_system/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'shell'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1699 instances were transformed.
  (CARRY4) => CARRY8: 74 instances
  BUFG => BUFGCE: 11 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 328 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  MULT_AND => LUT2: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 68 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 220 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 606 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances
  RAMB18E1 => RAMB18E2: 16 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1915 Infos, 674 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:21:18 ; elapsed = 00:21:32 . Memory (MB): peak = 5105.375 ; gain = 3744.719 ; free physical = 22150 ; free virtual = 58983
INFO: [Coretcl 2-1174] Renamed 3608 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.runs/shell_synth_1/shell.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 5105.375 ; gain = 0.000 ; free physical = 22122 ; free virtual = 58990
INFO: [runtcl-4] Executing : report_utilization -file shell_utilization_synth.rpt -pb shell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5105.375 ; gain = 0.000 ; free physical = 22123 ; free virtual = 58991
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.375 ; gain = 0.000 ; free physical = 21966 ; free virtual = 58930
write_vhdl: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5105.375 ; gain = 0.000 ; free physical = 21853 ; free virtual = 58892
INFO: [Common 17-206] Exiting Vivado at Fri Jun  1 14:56:08 2018...
