--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 243468 paths analyzed, 30334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.932ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk0000007e (SLICE_X43Y28.CIN), 650 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000007e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.655ns (Levels of Logic = 6)
  Clock Path Skew:      -0.277ns (1.661 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk0000007e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.G1       net (fanout=194)      2.716   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.XMUX     Tif5x                 0.574   N3354
                                                       tfm_inst/addfpb<28>41_SW02
                                                       tfm_inst/addfpb<28>41_SW0_f5
    SLICE_X38Y29.G2      net (fanout=1)        3.201   N3354
    SLICE_X38Y29.Y       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>41
    SLICE_X38Y29.F3      net (fanout=1)        0.213   tfm_inst/addfpb<28>41/O
    SLICE_X38Y29.X       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>108
    SLICE_X43Y26.G3      net (fanout=5)        1.129   tfm_inst/addfpb<28>
    SLICE_X43Y26.COUT    Topcyg                0.559   tfm_inst/inst_addfp/sig0000032b
                                                       tfm_inst/inst_addfp/blk00000029
                                                       tfm_inst/inst_addfp/blk0000002a
    SLICE_X43Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a0
    SLICE_X43Y27.COUT    Tbyp                  0.086   tfm_inst/inst_addfp/sig0000032d
                                                       tfm_inst/inst_addfp/blk0000002d
                                                       tfm_inst/inst_addfp/blk00000030
    SLICE_X43Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a2
    SLICE_X43Y28.CLK     Tcinck                0.427   tfm_inst/inst_addfp/sig0000032f
                                                       tfm_inst/inst_addfp/blk00000032
                                                       tfm_inst/inst_addfp/blk0000007e
    -------------------------------------------------  ---------------------------
    Total                                      9.655ns (2.396ns logic, 7.259ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000007e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.277ns (1.661 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk0000007e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.G1       net (fanout=194)      2.716   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.XMUX     Tif5x                 0.574   N3354
                                                       tfm_inst/addfpb<28>41_SW02
                                                       tfm_inst/addfpb<28>41_SW0_f5
    SLICE_X38Y29.G2      net (fanout=1)        3.201   N3354
    SLICE_X38Y29.Y       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>41
    SLICE_X38Y29.F3      net (fanout=1)        0.213   tfm_inst/addfpb<28>41/O
    SLICE_X38Y29.X       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>108
    SLICE_X43Y26.G3      net (fanout=5)        1.129   tfm_inst/addfpb<28>
    SLICE_X43Y26.COUT    Topcyg                0.462   tfm_inst/inst_addfp/sig0000032b
                                                       tfm_inst/inst_addfp/blk0000002a
    SLICE_X43Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a0
    SLICE_X43Y27.COUT    Tbyp                  0.086   tfm_inst/inst_addfp/sig0000032d
                                                       tfm_inst/inst_addfp/blk0000002d
                                                       tfm_inst/inst_addfp/blk00000030
    SLICE_X43Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a2
    SLICE_X43Y28.CLK     Tcinck                0.427   tfm_inst/inst_addfp/sig0000032f
                                                       tfm_inst/inst_addfp/blk00000032
                                                       tfm_inst/inst_addfp/blk0000007e
    -------------------------------------------------  ---------------------------
    Total                                      9.558ns (2.299ns logic, 7.259ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000007e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.325ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (1.661 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk0000007e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X8Y81.G4       net (fanout=194)      2.698   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X8Y81.XMUX     Tif5x                 0.560   N3358
                                                       tfm_inst/addfpb<29>41_SW02
                                                       tfm_inst/addfpb<29>41_SW0_f5
    SLICE_X39Y29.G3      net (fanout=1)        2.893   N3358
    SLICE_X39Y29.Y       Tilo                  0.194   tfm_inst/inst_addfp/sig00000336
                                                       tfm_inst/addfpb<29>41
    SLICE_X39Y29.F1      net (fanout=1)        0.550   tfm_inst/addfpb<29>41/O
    SLICE_X39Y29.X       Tilo                  0.194   tfm_inst/inst_addfp/sig00000336
                                                       tfm_inst/addfpb<29>108
    SLICE_X43Y27.F3      net (fanout=5)        0.876   tfm_inst/addfpb<29>
    SLICE_X43Y27.COUT    Topcyf                0.573   tfm_inst/inst_addfp/sig0000032d
                                                       tfm_inst/inst_addfp/blk0000002c
                                                       tfm_inst/inst_addfp/blk0000002d
                                                       tfm_inst/inst_addfp/blk00000030
    SLICE_X43Y28.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a2
    SLICE_X43Y28.CLK     Tcinck                0.427   tfm_inst/inst_addfp/sig0000032f
                                                       tfm_inst/inst_addfp/blk00000032
                                                       tfm_inst/inst_addfp/blk0000007e
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (2.308ns logic, 7.017ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk0000007f (SLICE_X43Y27.CIN), 480 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000007f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.279ns (1.659 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk0000007f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.G1       net (fanout=194)      2.716   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.XMUX     Tif5x                 0.574   N3354
                                                       tfm_inst/addfpb<28>41_SW02
                                                       tfm_inst/addfpb<28>41_SW0_f5
    SLICE_X38Y29.G2      net (fanout=1)        3.201   N3354
    SLICE_X38Y29.Y       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>41
    SLICE_X38Y29.F3      net (fanout=1)        0.213   tfm_inst/addfpb<28>41/O
    SLICE_X38Y29.X       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>108
    SLICE_X43Y26.G3      net (fanout=5)        1.129   tfm_inst/addfpb<28>
    SLICE_X43Y26.COUT    Topcyg                0.559   tfm_inst/inst_addfp/sig0000032b
                                                       tfm_inst/inst_addfp/blk00000029
                                                       tfm_inst/inst_addfp/blk0000002a
    SLICE_X43Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a0
    SLICE_X43Y27.CLK     Tcinck                0.479   tfm_inst/inst_addfp/sig0000032d
                                                       tfm_inst/inst_addfp/blk0000002d
                                                       tfm_inst/inst_addfp/blk00000031
                                                       tfm_inst/inst_addfp/blk0000007f
    -------------------------------------------------  ---------------------------
    Total                                      9.621ns (2.362ns logic, 7.259ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000007f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.524ns (Levels of Logic = 5)
  Clock Path Skew:      -0.279ns (1.659 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk0000007f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.G1       net (fanout=194)      2.716   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.XMUX     Tif5x                 0.574   N3354
                                                       tfm_inst/addfpb<28>41_SW02
                                                       tfm_inst/addfpb<28>41_SW0_f5
    SLICE_X38Y29.G2      net (fanout=1)        3.201   N3354
    SLICE_X38Y29.Y       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>41
    SLICE_X38Y29.F3      net (fanout=1)        0.213   tfm_inst/addfpb<28>41/O
    SLICE_X38Y29.X       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>108
    SLICE_X43Y26.G3      net (fanout=5)        1.129   tfm_inst/addfpb<28>
    SLICE_X43Y26.COUT    Topcyg                0.462   tfm_inst/inst_addfp/sig0000032b
                                                       tfm_inst/inst_addfp/blk0000002a
    SLICE_X43Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a0
    SLICE_X43Y27.CLK     Tcinck                0.479   tfm_inst/inst_addfp/sig0000032d
                                                       tfm_inst/inst_addfp/blk0000002d
                                                       tfm_inst/inst_addfp/blk00000031
                                                       tfm_inst/inst_addfp/blk0000007f
    -------------------------------------------------  ---------------------------
    Total                                      9.524ns (2.265ns logic, 7.259ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000007f (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.279ns (1.659 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk0000007f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X11Y82.G1      net (fanout=194)      2.498   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X11Y82.XMUX    Tif5x                 0.574   N3350
                                                       tfm_inst/addfpb<27>41_SW02
                                                       tfm_inst/addfpb<27>41_SW0_f5
    SLICE_X38Y42.G4      net (fanout=1)        2.224   N3350
    SLICE_X38Y42.Y       Tilo                  0.195   tfm_inst/inst_addfp/sig00000334
                                                       tfm_inst/addfpb<27>41
    SLICE_X38Y42.F4      net (fanout=1)        0.159   tfm_inst/addfpb<27>41/O
    SLICE_X38Y42.X       Tilo                  0.195   tfm_inst/inst_addfp/sig00000334
                                                       tfm_inst/addfpb<27>108
    SLICE_X43Y26.F3      net (fanout=5)        1.624   tfm_inst/addfpb<27>
    SLICE_X43Y26.COUT    Topcyf                0.573   tfm_inst/inst_addfp/sig0000032b
                                                       tfm_inst/inst_addfp/blk00000026
                                                       tfm_inst/inst_addfp/blk00000027
                                                       tfm_inst/inst_addfp/blk0000002a
    SLICE_X43Y27.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a0
    SLICE_X43Y27.CLK     Tcinck                0.479   tfm_inst/inst_addfp/sig0000032d
                                                       tfm_inst/inst_addfp/blk0000002d
                                                       tfm_inst/inst_addfp/blk00000031
                                                       tfm_inst/inst_addfp/blk0000007f
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (2.376ns logic, 6.505ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk00000016 (SLICE_X40Y25.CIN), 197 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000016 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.605ns (Levels of Logic = 5)
  Clock Path Skew:      -0.295ns (1.643 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk00000016
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X8Y81.G4       net (fanout=194)      2.698   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X8Y81.XMUX     Tif5x                 0.560   N3358
                                                       tfm_inst/addfpb<29>41_SW02
                                                       tfm_inst/addfpb<29>41_SW0_f5
    SLICE_X39Y29.G3      net (fanout=1)        2.893   N3358
    SLICE_X39Y29.Y       Tilo                  0.194   tfm_inst/inst_addfp/sig00000336
                                                       tfm_inst/addfpb<29>41
    SLICE_X39Y29.F1      net (fanout=1)        0.550   tfm_inst/addfpb<29>41/O
    SLICE_X39Y29.X       Tilo                  0.194   tfm_inst/inst_addfp/sig00000336
                                                       tfm_inst/addfpb<29>108
    SLICE_X40Y24.G2      net (fanout=5)        1.172   tfm_inst/addfpb<29>
    SLICE_X40Y24.COUT    Topcyg                0.561   tfm_inst/inst_addfp/sig00000351
                                                       tfm_inst/inst_addfp/blk00000298
                                                       tfm_inst/inst_addfp/blk0000004b
    SLICE_X40Y25.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000351
    SLICE_X40Y25.CLK     Tcinck                0.423   tfm_inst/inst_addfp/sig0000042a
                                                       tfm_inst/inst_addfp/sig00000351_rt
                                                       tfm_inst/inst_addfp/blk00000016
    -------------------------------------------------  ---------------------------
    Total                                      9.605ns (2.292ns logic, 7.313ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000016 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.249ns (Levels of Logic = 5)
  Clock Path Skew:      -0.295ns (1.643 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk00000016
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.G1       net (fanout=194)      2.716   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X9Y82.XMUX     Tif5x                 0.574   N3354
                                                       tfm_inst/addfpb<28>41_SW02
                                                       tfm_inst/addfpb<28>41_SW0_f5
    SLICE_X38Y29.G2      net (fanout=1)        3.201   N3354
    SLICE_X38Y29.Y       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>41
    SLICE_X38Y29.F3      net (fanout=1)        0.213   tfm_inst/addfpb<28>41/O
    SLICE_X38Y29.X       Tilo                  0.195   tfm_inst/inst_addfp/sig00000335
                                                       tfm_inst/addfpb<28>108
    SLICE_X40Y24.G4      net (fanout=5)        0.811   tfm_inst/addfpb<28>
    SLICE_X40Y24.COUT    Topcyg                0.561   tfm_inst/inst_addfp/sig00000351
                                                       tfm_inst/inst_addfp/blk00000298
                                                       tfm_inst/inst_addfp/blk0000004b
    SLICE_X40Y25.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000351
    SLICE_X40Y25.CLK     Tcinck                0.423   tfm_inst/inst_addfp/sig0000042a
                                                       tfm_inst/inst_addfp/sig00000351_rt
                                                       tfm_inst/inst_addfp/blk00000016
    -------------------------------------------------  ---------------------------
    Total                                      9.249ns (2.308ns logic, 6.941ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000016 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.055ns (Levels of Logic = 5)
  Clock Path Skew:      -0.295ns (1.643 - 1.938)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk00000016
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y99.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X8Y81.BX       net (fanout=200)      2.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X8Y81.XMUX     Tbxx                  0.513   N3358
                                                       tfm_inst/addfpb<29>41_SW0_f5
    SLICE_X39Y29.G3      net (fanout=1)        2.893   N3358
    SLICE_X39Y29.Y       Tilo                  0.194   tfm_inst/inst_addfp/sig00000336
                                                       tfm_inst/addfpb<29>41
    SLICE_X39Y29.F1      net (fanout=1)        0.550   tfm_inst/addfpb<29>41/O
    SLICE_X39Y29.X       Tilo                  0.194   tfm_inst/inst_addfp/sig00000336
                                                       tfm_inst/addfpb<29>108
    SLICE_X40Y24.G2      net (fanout=5)        1.172   tfm_inst/addfpb<29>
    SLICE_X40Y24.COUT    Topcyg                0.561   tfm_inst/inst_addfp/sig00000351
                                                       tfm_inst/inst_addfp/blk00000298
                                                       tfm_inst/inst_addfp/blk0000004b
    SLICE_X40Y25.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000351
    SLICE_X40Y25.CLK     Tcinck                0.423   tfm_inst/inst_addfp/sig0000042a
                                                       tfm_inst/inst_addfp/sig00000351_rt
                                                       tfm_inst/inst_addfp/blk00000016
    -------------------------------------------------  ---------------------------
    Total                                      9.055ns (2.245ns logic, 6.810ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y22.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.131 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y21.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y22.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000124
    DSP48_X1Y22.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y22.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.131 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y21.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y22.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig0000012d
    DSP48_X1Y22.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y22.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.131 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y21.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y22.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000125
    DSP48_X1Y22.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y28.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.932|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 243468 paths, 0 nets, and 57479 connections

Design statistics:
   Minimum period:   9.932ns{1}   (Maximum frequency: 100.685MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 14 12:29:02 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 687 MB



