<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Design Entry and Planning Resource Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }

        /********** License Key table *********/
        .mv_product_padd{
            padding: 2em 0;
            color: #262626;
            background-color: #F7F7F7;
        }
        .dk_current_table{
            border: 1px solid #e9e9e9;
        }
        .dk_current_table thead tr th{
            background-color: #e9e9e9;
            border-right: 1px solid #fff;
            border-bottom: 0;
            border-top: 0;
            padding: 8px;
            text-align: center;
            vertical-align: top;
            color: #262626;
            font-size: .875rem;
            font-weight: 700;
            line-height: 1.25;
        }
        .dk_current_table tbody tr td{
            background-color: #fff;
            border-right: 1px solid #e9e9e9;
            border-top: 1px solid #e9e9e9;
            white-space: normal !important;
            padding: 16px;
            overflow: hidden;
            font-size: .875rem;
            line-height: 1.42857143;
            vertical-align: top;
        }
        .dk_current_table tbody tr:nth-child(even) td{
            background-color: #f7f7f7;
        }
        /*********************************/
        
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
            }
            /* License Key table */
            .dk_current_table{
                overflow-x: scroll;
                display: inline-block;
            }
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }
        
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<!-- <section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">Devices and Product collections</a></li>
                <li><p class="mb-0"></p></li>
            </ol>
        </div>
    </nav>
</section> -->

<section class="m_ai_tdrop">
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            Altera® FPGAs and Programmable Devices
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
        </ul>
    </div>


    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Product Support
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Support Resources
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_configuration_support_center.html">Device Configuration Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">HLS Compiler Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_IP_Support_Center.html">Digital Signal Processing (DSP) IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_IP_Support.html">FPGA IP Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/power_solutions.html">Power Solutions Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Programming_Support_Center.html">Programming Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/EDA_tool_support_resource_center.html">EDA Tool Support Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">FPGA SDK for OpenCL™ - Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quality_and_reliability.html">FPGA Quality and Reliability</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Design Software Resource Centers
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/intel_quartus_prime_design_software.html">Quartus® Prime Software Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="">FPGA Development Tools Documentation</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Operating_System_OS_Support.html">Operating System Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Software_Latest_Version_for_Device_Support.html">Quartus® Software Latest Version for Device Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_quartus_prime_pro_and_standard_software_user_guides.html">Quartus® Prime Pro and Standard Software User Guides</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Intel_Quartus_Prime_Software_Support.html">Quartus® Prime Software Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Quartus_Prime_Software_Scripting_Support.html">Quartus® Prime Software Scripting Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Cable_and_Adapter_Drivers_Information.html">Cable and Adapter Drivers Information</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Questa_Intel_FPGA_Edition_and_ModelSim_Intel_FPGA_Edition_Software_Support.html">Questa*-Intel® FPGA Edition and ModelSim*-Intel® FPGA Edition Software Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/management_and_board_development_support_center.html">I/O Management and Board Development Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/on_chip_debugging_resource_center.html">On-chip Debugging Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">Design Entry and Planning Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Optimization_Support_Resources.html">Optimization Support Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Timing_Analyzer_Resource_Center.html">Timing Analyzer Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Synthesis_and_Netlist_Viewers_Resource_Center.html">Synthesis and Netlist Viewers Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Incremental_Compilation_Resource_Center.html">Incremental Compilation Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/SOPC_Builder_Support.html">SOPC Builder Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Product_Discontinuance_Notifications.html">Discontinued Products</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/product_discontinuance_notification_sub.html">Discontinued Software</a></li>
        </ul>
    </div>
    <div class="m_ai_shlash">/</div>
    <div class="m_ai_httl">Design Entry and Planning Resource Center</div>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <div class="row">
                <div class="col-10">
                     <h1 style="font-weight: 350; color: #fff;">Design Entry and Planning Resource Center</h1>  
                     <p style="color: #fff;">The design entry and planning support center provides resources to plan the FPGA design structure, as well as HDL coding styles that can improve the the quality of the design.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_inteoduction" class="text-dark text-decoration-none py-4 d-block">
                            Introduction						
                        </a>
                    </li>
                    <li>
                        <a href="#dk_documentation" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Documentation				
                        </a>
                    </li>
                    <li>
                        <a href="#dk_training_and_demonstrations" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Training and Demonstrations					
                        </a>
                    </li>
                    <li>
                        <a href="#dk_related_link" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Related Links				
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------------------------------------------->
    <section id="dk_inteoduction">
        <div class="mv_become_padd" style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h3 class="mb-4" style="font-weight: 380;">Introduction</h3>
                <p>Intel® FPGA provides guidelines on planning and structuring your design, as well as details about managing metastability in your design, and HDL coding styles that can have a significant effect on the quality of your design's results.</p>
                <p>You can also refer to the&nbsp;<a class="b_special_a1" href="">Intel® Quartus® Prime Design Software</a>&nbsp;for a quick overview of <a class="b_special_a1" href="">design entry and planning</a>.</p>
            </div>
        </div>
    </section>

    <section id="dk_documentation">
        <div class="container">
            <h3 class="mb-4" style="font-weight: 380;">Table 1. Documentation</h3>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th style="width: 18%;"><p>Pro Edition<a title="HDL Design Guidelines" class="b_special_a1" href=""></a></p></th>
                        <th style="width: 18%;">Standard Edition</th>
                        <th><p>Description</p></th>
                    </tr>   
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td class="medium-column">
                            <ul>
                                <li><a title="Intel® Quartus® Prime Pro Edition User Guide: Platform Designer" class="b_special_a1" href="">Intel® Quartus® Prime Pro Edition User Guide: Platform Designer</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="Intel® Quartus® Prime Standard Edition User Guide: Platform Designer" class="b_special_a1" href="">Intel® Quartus® Prime Standard Edition User Guide: Platform Designer</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">The&nbsp;Intel® Quartus® Prime&nbsp;software includes the&nbsp;Platform Designer&nbsp;system integration tool.&nbsp;Platform Designer&nbsp;simplifies the task of defining and integrating custom IP components (IP cores) into your FPGA design.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" class="medium-column">
                            <ul>
                                <li><a title="Platform Designer Interconnect" class="b_special_a1" href="">Platform Designer Interconnect</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="Standard Edition, Platform Designer Interconnect" class="b_special_a1" href="">Platform Designer Interconnect</a></li>
                            </ul>
                        </td>
                        <td width="458" class="medium-column"><p>Platform Designer&nbsp;interconnect is a high-bandwidth structure that allows you to connect IP components to other IP components with various interfaces.</p>
                        </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" class="medium-column">
                            <ul>
                                <li><a title="Pro Edition, Managing Metastability with the Intel® Quartus® Prime Software" class="b_special_a1" href="">Managing Metastability with the Intel® Quartus® Prime Software</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="Standard Edition, Managing Metastability with the Intel® Quartus® Prime Software	" class="b_special_a1" href="">Managing Metastability with the Intel® Quartus® Prime Software</a></li>
                            </ul>
                        </td>
                        <td width="458" class="medium-column"><p>You can use the&nbsp;Intel® Quartus® Prime&nbsp;software to analyze the average mean time between failures (MTBF) due to metastability caused by synchronization of asynchronous signals, and optimize the design to improve the metastability MTBF.</p>
                        </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" class="medium-column">
                            <ul>
                                <li><a class="b_special_a1" href="" title="Pro Edition, Recommended HDL coding styles">Recommended HDL coding styles</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="Standard Edition, Recommended HDL Coding Styles" class="b_special_a1" href="">Recommended HDL Coding Styles</a></li>
                            </ul>
                        </td>
                        <td width="458" class="medium-column"><p>This chapter provides Hardware Description Language (HDL) coding style recommendations to ensure optimal synthesis results when targeting&nbsp;Intel&nbsp;FPGA devices.</p>
                        </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" class="medium-column">
                            <ul>
                                <li><a title="Designing with Low-Level Primitives" class="b_special_a1" href="">Designing with Low-Level Primitives</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="Designing with Low-Level Primitives" class="b_special_a1" href="">Designing with Low-Level Primitives</a></li>
                            </ul>
                        </td>
                        <td width="458" class="medium-column"><p>This user guide describes low-level HDL design techniques using small architectural building blocks and assignments to specify a particular hardware implementation.</p>
                        </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" class="medium-column">
                            <ul>
                                <li><a title="HDL Design Guidelines" class="b_special_a1" href="">HDL Design Guidelines</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="HDL Design Guidelines" class="b_special_a1" href="">HDL Design Guidelines</a></li>
                            </ul>
                        </td>
                        <td width="458" class="medium-column">This section describes basic design techniques that ensure optimal synthesis results for designs that target&nbsp;Intel&nbsp;FPGA devices while avoiding common causes of unreliability and instability.&nbsp;</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" class="medium-column">
                            <ul>
                                <li><a title="Managing Design Metastability" class="b_special_a1" href="">Managing Design Metastability</a></li>
                            </ul>
                        </td>
                        <td class="medium-column">
                            <ul>
                                <li><a title="Managing Design Metastability" class="b_special_a1" href="">Managing Design Metastability</a></li>
                            </ul>
                        </td>
                        <td width="458" class="medium-column"><p>In FPGA designs, synchronization of asynchronous signals can cause metastability. You can use the&nbsp;Intel® Quartus® Prime&nbsp;software to analyze the mean time between failures (MTBF) due to metastability. A high metastability MTBF indicates a more robust design.</p>
                        </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="179" colspan="2">
                            <ul>
                                <li><a class="b_special_a1" href="" title="Advanced Synthesis Cookbook">Advanced Synthesis Cookbook</a></li>
                                <li><a class="b_special_a1" href="" title="Advanced Synthesis Cookbook Design Files (ZIP)">Advanced Synthesis Cookbook Design Files (ZIP)</a></li>
                            </ul>
                        </td>
                        <td width="458"><p>This user guide discusses hand-crafted techniques you can use to optimize design blocks for the Adaptive Logic Modules (ALMs). The document includes a collection of circuit building blocks and related discussions, and each section includes a list of example design files you can use for testing and to better understand the derivation of the more complex optimizations.</p>
                        </td>
                    </tr>
                </tbody>
            </table>

        </div>
    </section>

    <section id="dk_training_and_demonstrations">
        <div style="padding: 1rem 0rem;">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 380;">Table 2. Training and Demonstrations</h3>
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th class="medium-column"><p><b>Title</b></p></th>
                            <th class="large-column"><p><b>Description</b></p></th>
                        </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td style="width: 35%;"><p><a title="Beginner Intel® FPGA Designer" class="b_special_a1" href="">Beginner Intel® FPGA Designer</a> (Log in required to access learning.intel.com)</p>
                                <p>(7 online courses)&nbsp;</p>
                            </td>
                            <td><p>This learning plan is designed to familiarize individuals with a background in electronics, computer architecture, or related fields with the fundamentals of FPGAs, covering their history, structure, significance in the electronics industry, and enabling them to undertake their initial FPGA design.</p>
                            <p>375 Minute Course</p>
                        </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a title="Using the Intel® Quartus® Prime Standard Edition Software: An Introduction" class="b_special_a1" href="">Using the Intel® Quartus® Prime Standard Edition Software: An Introduction</a></p>
                            <p>(Online course)</p>
                        </td>
                            <td><p>In this introductory training, you will become familiar with the basics of the easy-to-use Intel® Quartus® Prime Standard Edition software design environment. You will learn about the steps involved in the basic FPGA design flow and how to use the software in the flow, going from design entry to device programming all within one tool.</p><p>80 Minute Course</p>
                            </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="141" class="medium-column"><p><a class="b_special_a1" href="" title="Verilog HDL basics (Online course)">Verilog HDL basics</a></p><p>(Online course)</p><p><a title="Verilog HDL Basics  (Instructor-Led course)" class="b_special_a1" href="">Verilog HDL Basics</a></p><p>(Instructor-Led course)</p>
                            </td>
                            <td width="127" class="large-column"><p>This course will provide an overview of the Verilog hardware description language (HDL) and its use in programmable logic design.</p>
                                <p>&nbsp;</p>
                            </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a title="Verilog HDL Advanced" class="b_special_a1" href="">Verilog HDL Advanced</a></p>
                                <p>(Instructor-Led course)</p>
                            </td>
                            <td><p>This instructor-led class is taught in a virtual classroom over 2 half days of instruction. &nbsp;To perform the lab exercises, you will connect to a remote computer provided by Intel FPGA Training and pre-configured with all the necessary tools. &nbsp;Information required to connect to the remote system will be provided during the class.&nbsp;</p>
                            <p>2 half days of instruction</p>
                        </td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>

    <section id="dk_related_link">
        <div style="padding: 1rem 0rem 1.5rem;">
            <div class="container">
                <h3 style="font-weight: 380;" class="mb-4">Related Links</h3>
                <ul>
                    <li><a class="b_special_a1" href="/darshit/dk_product/intel_quartus_prime_pro_and_standard_software_user_guides.html">Intel® Quartus® Prime Pro and Standard Software User Guides</a></li>
                    <li><a class="b_special_a1" href="/denisha_html/products.html">FPGA Software and Development Tools Support Centers</a></li>
                    <li><a class="b_special_a1" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_product/intel_quartus_prime_design_software.html">Intel® Quartus® Prime Design Software Support Center</a></li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">Intel® Quartus® Prime Design Software Product Overview</a></li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Intel® FPGA Support Resources</a></li>
                </ul>
            </div>
        </div>
    </section>

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/diagram-opencl-sw-support.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>