// Seed: 441491878
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4
    , id_17,
    output uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply1 id_10,
    output uwire id_11,
    input wire id_12,
    input supply0 id_13,
    output wire id_14,
    input uwire id_15
);
  assign id_1 = 1;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wand id_16
);
  assign id_11 = id_12;
  module_0(
      id_6,
      id_11,
      id_2,
      id_16,
      id_1,
      id_5,
      id_13,
      id_11,
      id_16,
      id_11,
      id_5,
      id_14,
      id_10,
      id_0,
      id_14,
      id_12
  );
endmodule
