# Hello Nexys

This folder contains the SystemVerilog designs to accompany the Project F **[Hello Nexys](https://projectf.io/posts/hello-nexys-1/)** series. This series is also available for the [Arty A7](../hello-arty).

* [Hello Nexys - Part 1](https://projectf.io/posts/hello-nexys-1/)
  * [A source](A/)
  * [B source](B/)
  * [C source](C/)
  * [D source](D/)
* [Hello Nexys - Part 2](https://projectf.io/posts/hello-nexys-2/)
  * [E source](E/)
  * [F source](F/)
  * [G source](G/)
  * [H source](H/)
  * [I source](I/)
* Hello Nexys - Part 3 (coming spring 2021)

All the designs are under the permissive [MIT licence](../LICENSE), but the posts themselves are subject to normal copyright restrictions.
