#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 24 20:41:29 2020
# Process ID: 12504
# Current directory: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex
# Command line: vivado.exe -notrace -source d:/MyWorkSpace/ZYNQ/FPGA/AXI4_stream/.Xil/axi4stream_vip_0/tmp_axi4stream_vip_0.srcs/sources_1/ip/axi4stream_vip_0/axi4stream_vip_0_ex.tcl
# Log file: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/vivado.log
# Journal file: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/MyWorkSpace/ZYNQ/FPGA/AXI4_stream/.Xil/axi4stream_vip_0/tmp_axi4stream_vip_0.srcs/sources_1/ip/axi4stream_vip_0/axi4stream_vip_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 723.727 ; gain = 116.527
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: Currently there is no design <ex_sim> in project, so creating one...
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_0_ex\axi4stream_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
INFO: Making design <ex_sim> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "ex_sim".
WARNING: [BD 41-1753] The name 'axi4stream_vip_passthrough' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_0_ex\axi4stream_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
Wrote  : <d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
INFO: [open_example_project] Rebuilding all the top level IPs ...
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_0_ex\axi4stream_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.v
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/sim/ex_sim.v
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_mst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_passthrough .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_slv .
Exporting to file d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.hwdef
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4stream_vip_0_exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_4 -L xilinx_vip -prj axi4stream_vip_0_exdes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/sim/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/imports/axi4stream_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a368a5aabdc4d0c9a2eb7bf91696e23 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4stream_vip_0_exdes_tb_behav xil_defaultlib.axi4stream_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1178 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1186 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1198 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1416 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1416 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_4.axi4stream_vip_v1_1_4_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_mst_0
Compiling module axi4stream_vip_v1_1_4.axi4stream_vip_v1_1_4_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_passthroug...
Compiling module axi4stream_vip_v1_1_4.axi4stream_vip_v1_1_4_top(C_AXI4...
Compiling module xil_defaultlib.ex_sim_axi4stream_vip_slv_0
Compiling module xil_defaultlib.ex_sim
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi4stream_vip_0_exdes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi4stream_vip_0_exdes_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim/xsim.dir/axi4stream_vip_0_exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 24 21:05:19 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 923.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi4stream_vip_0_exdes_tb_behav -key {Behavioral:sim_1:Functional:axi4stream_vip_0_exdes_tb} -tclbatch {axi4stream_vip_0_exdes_tb.tcl} -protoinst "protoinst_files/ex_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ex_sim.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /axi4stream_vip_0_exdes_tb/DUT/ex_design//axi4stream_vip_mst/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /axi4stream_vip_0_exdes_tb/DUT/ex_design//axi4stream_vip_passthrough/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /axi4stream_vip_0_exdes_tb/DUT/ex_design//axi4stream_vip_passthrough/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /axi4stream_vip_0_exdes_tb/DUT/ex_design//axi4stream_vip_slv/S_AXIS
Time resolution is 1 ps
source axi4stream_vip_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_mastermode_start_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_mastermode_end_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_slavemode_end_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/mst_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi4stream_vip_0_exdes_tb/passthrough_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_mst.inst
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_passthrough.inst
This AXI4STREAM VIP is in passthrough mode
Xilinx AXI4STREAM VIP Found at Path: axi4stream_vip_0_exdes_tb.DUT.ex_design.axi4stream_vip_slv.inst
Simple master to slave transfer example with randomization completes
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
Looped master to slave transfers example with randomization completes
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Slave VIP against passthrough VIP scoreboard Compare passed
SUCCESS: Master VIP against passthrough VIP scoreboard Compare passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi4stream_vip_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 923.598 ; gain = 0.000
