{"version":"1.1.0","info":[["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/1.fetch/IF_ID.sv",[[[[[["IF_ID",[[4,0],[14,2]],[[4,7],[4,12]],[],["module"]],[27,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["IF_ID"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["IF_ID"],["port","logic"]],["pc_IF",[[7,2],[7,36]],[[7,31],[7,36]],["IF_ID"],["port","logic"]],["pc_plus4_IF",[[8,2],[8,42]],[[8,31],[8,42]],["IF_ID"],["port","logic"]],["instruction_IF",[[9,2],[9,45]],[[9,31],[9,45]],["IF_ID"],["port","logic"]],["pc_ID",[[11,2],[11,37]],[[11,32],[11,37]],["IF_ID"],["port","logic"]],["pc_plus4_ID",[[12,2],[12,43]],[[12,32],[12,43]],["IF_ID"],["port","logic"]],["instruction_ID",[[13,2],[13,46]],[[13,32],[13,46]],["IF_ID"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/1.fetch/instruction_memory.sv",[[[[[["instruction_memory",[[4,0],[7,2]],[[4,7],[4,25]],[],["module"]],[18,9]],[[["rd_addr_i",[[5,4],[5,52]],[[5,43],[5,52]],["instruction_memory"],["port","logic"]],["rd_data_o",[[6,4],[6,43]],[[6,34],[6,43]],["instruction_memory"],["port","logic"]],["inst_mem",[[9,30],[9,82]],[[9,53],[9,61]],["instruction_memory"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/1.fetch/program_counter.sv",[[[[[["program_counter",[[4,0],[10,2]],[[4,7],[4,22]],[],["module"]],[20,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["program_counter"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["program_counter"],["port","logic"]],["pc_enable",[[7,2],[7,23]],[[7,14],[7,23]],["program_counter"],["port","logic"]],["pc_i",[[8,2],[8,35]],[[8,31],[8,35]],["program_counter"],["port","logic"]],["pc_o",[[9,2],[9,36]],[[9,32],[9,36]],["program_counter"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/2.decode/ID_EX.sv",[[[[[["ID_EX",[[4,0],[40,2]],[[4,7],[4,12]],[],["module"]],[82,9]],[[["clk",[[5,1],[5,16]],[[5,13],[5,16]],["ID_EX"],["port","logic"]],["rst_n",[[6,1],[6,18]],[[6,13],[6,18]],["ID_EX"],["port","logic"]],["alu_op_ID",[[7,1],[7,25]],[[7,16],[7,25]],["ID_EX"],["port","alu_op_e"]],["ALUSrc1_ID",[[8,1],[8,23]],[[8,13],[8,23]],["ID_EX"],["port","logic"]],["ALUSrc2_ID",[[9,2],[9,24]],[[9,14],[9,24]],["ID_EX"],["port","logic"]],["RegWrite_ID",[[10,1],[10,24]],[[10,13],[10,24]],["ID_EX"],["port","logic"]],["Branch_ID",[[11,2],[11,23]],[[11,14],[11,23]],["ID_EX"],["port","logic"]],["Jump_ID",[[12,2],[12,21]],[[12,14],[12,21]],["ID_EX"],["port","logic"]],["MemWrite_ID",[[13,2],[13,25]],[[13,14],[13,25]],["ID_EX"],["port","logic"]],["MemRead_ID",[[14,2],[14,24]],[[14,14],[14,24]],["ID_EX"],["port","logic"]],["WBSel_ID",[[15,2],[15,25]],[[15,17],[15,25]],["ID_EX"],["port","wb_sel_e"]],["pc_ID",[[16,2],[16,36]],[[16,31],[16,36]],["ID_EX"],["port","logic"]],["pc_plus4_ID",[[17,2],[17,42]],[[17,31],[17,42]],["ID_EX"],["port","logic"]],["rd_data1_ID",[[18,1],[18,41]],[[18,30],[18,41]],["ID_EX"],["port","logic"]],["rd_data2_ID",[[19,1],[19,41]],[[19,30],[19,41]],["ID_EX"],["port","logic"]],["instruction_ID",[[20,1],[20,44]],[[20,30],[20,44]],["ID_EX"],["port","logic"]],["imm_ID",[[21,1],[21,36]],[[21,30],[21,36]],["ID_EX"],["port","logic"]],["branch_target_adder_ID",[[22,2],[22,53]],[[22,31],[22,53]],["ID_EX"],["port","logic"]],["alu_op_EX",[[24,1],[24,26]],[[24,17],[24,26]],["ID_EX"],["port","alu_op_e"]],["ALUSrc1_EX",[[25,1],[25,24]],[[25,14],[25,24]],["ID_EX"],["port","logic"]],["ALUSrc2_EX",[[26,2],[26,25]],[[26,15],[26,25]],["ID_EX"],["port","logic"]],["RegWrite_EX",[[27,1],[27,25]],[[27,14],[27,25]],["ID_EX"],["port","logic"]],["Branch_EX",[[28,2],[28,24]],[[28,15],[28,24]],["ID_EX"],["port","logic"]],["Jump_EX",[[29,2],[29,22]],[[29,15],[29,22]],["ID_EX"],["port","logic"]],["MemWrite_EX",[[30,2],[30,26]],[[30,15],[30,26]],["ID_EX"],["port","logic"]],["MemRead_EX",[[31,2],[31,25]],[[31,15],[31,25]],["ID_EX"],["port","logic"]],["WBSel_EX",[[32,2],[32,26]],[[32,18],[32,26]],["ID_EX"],["port","wb_sel_e"]],["pc_EX",[[33,2],[33,37]],[[33,32],[33,37]],["ID_EX"],["port","logic"]],["pc_plus4_EX",[[34,2],[34,43]],[[34,32],[34,43]],["ID_EX"],["port","logic"]],["rd_data1_EX",[[35,1],[35,42]],[[35,31],[35,42]],["ID_EX"],["port","logic"]],["rd_data2_EX",[[36,1],[36,42]],[[36,31],[36,42]],["ID_EX"],["port","logic"]],["instruction_EX",[[37,1],[37,45]],[[37,31],[37,45]],["ID_EX"],["port","logic"]],["imm_EX",[[38,1],[38,37]],[[38,31],[38,37]],["ID_EX"],["port","logic"]],["branch_target_adder_EX",[[39,2],[39,54]],[[39,32],[39,54]],["ID_EX"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/2.decode/immediate_generator.sv",[[[[[["immediate_generator",[[3,0],[11,2]],[[3,7],[3,26]],[],["module"]],[19,9]],[[["instruction_i",[[4,4],[4,47]],[[4,34],[4,47]],["immediate_generator"],["port","logic"]],["imm_i_out",[[6,4],[6,43]],[[6,34],[6,43]],["immediate_generator"],["port","logic"]],["imm_s_out",[[7,4],[7,43]],[[7,34],[7,43]],["immediate_generator"],["port","logic"]],["imm_b_out",[[8,4],[8,43]],[[8,34],[8,43]],["immediate_generator"],["port","logic"]],["imm_u_out",[[9,4],[9,43]],[[9,34],[9,43]],["immediate_generator"],["port","logic"]],["imm_j_out",[[10,4],[10,43]],[[10,34],[10,43]],["immediate_generator"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/2.decode/immediate_sel.sv",[[[[[["immediate_sel",[[4,0],[12,2]],[[4,7],[4,20]],[],["module"]],[24,9]],[[["ImmSel_i",[[5,4],[5,28]],[[5,20],[5,28]],["immediate_sel"],["port","imm_sel_e"]],["imm_i_i",[[6,4],[6,40]],[[6,33],[6,40]],["immediate_sel"],["port","logic"]],["imm_s_i",[[7,4],[7,40]],[[7,33],[7,40]],["immediate_sel"],["port","logic"]],["imm_b_i",[[8,4],[8,40]],[[8,33],[8,40]],["immediate_sel"],["port","logic"]],["imm_u_i",[[9,4],[9,40]],[[9,33],[9,40]],["immediate_sel"],["port","logic"]],["imm_j_i",[[10,4],[10,40]],[[10,33],[10,40]],["immediate_sel"],["port","logic"]],["ImmSel_o",[[11,4],[11,42]],[[11,34],[11,42]],["immediate_sel"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/2.decode/main_control_unit.sv",[[[[[["main_control_unit",[[4,0],[22,2]],[[4,7],[4,24]],[],["module"]],[114,0]],[[["opcode_i",[[5,4],[5,34]],[[5,26],[5,34]],["main_control_unit"],["port","logic"]],["RegWrite_o",[[8,4],[8,36]],[[8,26],[8,36]],["main_control_unit"],["port","logic"]],["WBSel_o",[[9,4],[9,33]],[[9,26],[9,33]],["main_control_unit"],["port","wb_sel_e"]],["MemRead_o",[[10,4],[10,35]],[[10,26],[10,35]],["main_control_unit"],["port","logic"]],["MemWrite_o",[[11,4],[11,36]],[[11,26],[11,36]],["main_control_unit"],["port","logic"]],["Branch_o",[[12,4],[12,34]],[[12,26],[12,34]],["main_control_unit"],["port","logic"]],["Jump_o",[[13,4],[13,32]],[[13,26],[13,32]],["main_control_unit"],["port","logic"]],["ALUSrc1_o",[[16,4],[16,35]],[[16,26],[16,35]],["main_control_unit"],["port","logic"]],["ALUSrc2_o",[[17,4],[17,35]],[[17,26],[17,35]],["main_control_unit"],["port","logic"]],["ALUOp_o",[[20,4],[20,33]],[[20,26],[20,33]],["main_control_unit"],["port","alu_op_e"]],["ImmSel_o",[[21,4],[21,34]],[[21,26],[21,34]],["main_control_unit"],["port","imm_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/2.decode/register_file.sv",[[[[[["register_file",[[4,0],[16,2]],[[4,7],[4,20]],[],["module"]],[46,9]],[[["clk",[[5,4],[5,19]],[[5,16],[5,19]],["register_file"],["port","logic"]],["rst_n",[[6,4],[6,21]],[[6,16],[6,21]],["register_file"],["port","logic"]],["we_WB",[[7,4],[7,21]],[[7,16],[7,21]],["register_file"],["port","logic"]],["wr_addr_WB",[[8,4],[8,43]],[[8,33],[8,43]],["register_file"],["port","logic"]],["wr_data_WB",[[9,4],[9,43]],[[9,33],[9,43]],["register_file"],["port","logic"]],["rd_addr1_i",[[11,4],[11,43]],[[11,33],[11,43]],["register_file"],["port","logic"]],["rd_addr2_i",[[12,4],[12,43]],[[12,33],[12,43]],["register_file"],["port","logic"]],["rd_data1_o",[[14,4],[14,44]],[[14,34],[14,44]],["register_file"],["port","logic"]],["rd_data2_o",[[15,4],[15,44]],[[15,34],[15,44]],["register_file"],["port","logic"]],["registers",[[18,4],[18,52]],[[18,27],[18,36]],["register_file"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/3.execute/alu_control_unit.sv",[[[[[["alu_control_unit",[[4,0],[9,2]],[[4,7],[4,23]],[],["module"]],[53,9]],[[["ALUOp_i",[[5,4],[5,30]],[[5,23],[5,30]],["alu_control_unit"],["port","alu_op_e"]],["funct3_i",[[6,4],[6,31]],[[6,23],[6,31]],["alu_control_unit"],["port","logic"]],["funct7_i",[[7,4],[7,31]],[[7,23],[7,31]],["alu_control_unit"],["port","logic"]],["ALUSel_o",[[8,4],[8,31]],[[8,23],[8,31]],["alu_control_unit"],["port","alu_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/3.execute/alu.sv",[[[[[["alu",[[4,0],[10,2]],[[4,7],[4,10]],[],["module"]],[31,8]],[[["ALUSel_i",[[5,4],[5,42]],[[5,34],[5,42]],["alu"],["port","alu_sel_e"]],["operand1_i",[[6,4],[6,44]],[[6,34],[6,44]],["alu"],["port","logic"]],["operand2_i",[[7,4],[7,44]],[[7,34],[7,44]],["alu"],["port","logic"]],["result_o",[[8,4],[8,42]],[[8,34],[8,42]],["alu"],["port","logic"]],["ZeroFlag_o",[[9,4],[9,44]],[[9,34],[9,44]],["alu"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/3.execute/EX_MEM.sv",[[[[[["EX_MEM",[[3,0],[40,2]],[[3,7],[3,13]],[],["module"]],[72,9]],[[["clk",[[4,4],[4,37]],[[4,34],[4,37]],["EX_MEM"],["port","logic"]],["rst_n",[[5,4],[5,39]],[[5,34],[5,39]],["EX_MEM"],["port","logic"]],["RegWrite_EX",[[9,4],[9,45]],[[9,34],[9,45]],["EX_MEM"],["port","logic"]],["MemWrite_EX",[[10,4],[10,45]],[[10,34],[10,45]],["EX_MEM"],["port","logic"]],["MemRead_EX",[[11,4],[11,44]],[[11,34],[11,44]],["EX_MEM"],["port","logic"]],["WBSel_EX",[[12,4],[12,42]],[[12,34],[12,42]],["EX_MEM"],["port","wb_sel_e"]],["Branch_EX",[[13,4],[13,43]],[[13,34],[13,43]],["EX_MEM"],["port","logic"]],["Jump_EX",[[14,4],[14,41]],[[14,34],[14,41]],["EX_MEM"],["port","logic"]],["zero_flag_EX",[[17,4],[17,46]],[[17,34],[17,46]],["EX_MEM"],["port","logic"]],["alu_result_EX",[[18,4],[18,47]],[[18,34],[18,47]],["EX_MEM"],["port","logic"]],["rd_data2_EX",[[19,4],[19,45]],[[19,34],[19,45]],["EX_MEM"],["port","logic"]],["pc_plus4_EX",[[20,4],[20,45]],[[20,34],[20,45]],["EX_MEM"],["port","logic"]],["instruction_EX",[[21,4],[21,48]],[[21,34],[21,48]],["EX_MEM"],["port","logic"]],["branch_target_adder_EX",[[22,4],[22,56]],[[22,34],[22,56]],["EX_MEM"],["port","logic"]],["RegWrite_MEM",[[26,4],[26,46]],[[26,34],[26,46]],["EX_MEM"],["port","logic"]],["MemWrite_MEM",[[27,4],[27,46]],[[27,34],[27,46]],["EX_MEM"],["port","logic"]],["MemRead_MEM",[[28,4],[28,45]],[[28,34],[28,45]],["EX_MEM"],["port","logic"]],["WBSel_MEM",[[29,4],[29,43]],[[29,34],[29,43]],["EX_MEM"],["port","wb_sel_e"]],["Branch_MEM",[[30,4],[30,44]],[[30,34],[30,44]],["EX_MEM"],["port","logic"]],["Jump_MEM",[[31,4],[31,42]],[[31,34],[31,42]],["EX_MEM"],["port","logic"]],["zero_flag_MEM",[[34,4],[34,47]],[[34,34],[34,47]],["EX_MEM"],["port","logic"]],["alu_result_MEM",[[35,4],[35,48]],[[35,34],[35,48]],["EX_MEM"],["port","logic"]],["rd_data2_MEM",[[36,4],[36,46]],[[36,34],[36,46]],["EX_MEM"],["port","logic"]],["pc_plus4_MEM",[[37,4],[37,46]],[[37,34],[37,46]],["EX_MEM"],["port","logic"]],["instruction_MEM",[[38,4],[38,49]],[[38,34],[38,49]],["EX_MEM"],["port","logic"]],["branch_target_adder_MEM",[[39,4],[39,57]],[[39,34],[39,57]],["EX_MEM"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/4.memory/data_memory.sv",[[[[[["data_memory",[[3,0],[12,2]],[[3,7],[3,18]],[],["module"]],[53,9]],[[["clk",[[4,4],[4,20]],[[4,17],[4,20]],["data_memory"],["port","logic"]],["rst_n",[[5,4],[5,22]],[[5,17],[5,22]],["data_memory"],["port","logic"]],["re",[[6,4],[6,19]],[[6,17],[6,19]],["data_memory"],["port","logic"]],["we",[[7,4],[7,19]],[[7,17],[7,19]],["data_memory"],["port","logic"]],["funct3_i",[[8,4],[8,31]],[[8,23],[8,31]],["data_memory"],["port","logic"]],["addr_i",[[9,4],[9,40]],[[9,34],[9,40]],["data_memory"],["port","logic"]],["wr_data_i",[[10,4],[10,43]],[[10,34],[10,43]],["data_memory"],["port","logic"]],["rd_data_o",[[11,4],[11,43]],[[11,34],[11,43]],["data_memory"],["port","logic"]],["memory",[[15,4],[15,54]],[[15,27],[15,33]],["data_memory"],["variable","logic"]],["word_addr",[[17,4],[17,45]],[[17,36],[17,45]],["data_memory"],["variable","logic"]],["byte_en",[[18,4],[18,23]],[[18,16],[18,23]],["data_memory"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/4.memory/MEM_WB.sv",[[[[[["MEM_WB",[[4,0],[21,2]],[[4,7],[4,13]],[],["module"]],[41,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["MEM_WB"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["MEM_WB"],["port","logic"]],["pc_plus4_MEM",[[8,2],[8,43]],[[8,31],[8,43]],["MEM_WB"],["port","logic"]],["rd_data_MEM",[[9,2],[9,42]],[[9,31],[9,42]],["MEM_WB"],["port","logic"]],["alu_result_MEM",[[10,2],[10,45]],[[10,31],[10,45]],["MEM_WB"],["port","logic"]],["instruction_MEM",[[11,2],[11,46]],[[11,31],[11,46]],["MEM_WB"],["port","logic"]],["RegWrite_MEM",[[12,2],[12,26]],[[12,14],[12,26]],["MEM_WB"],["port","logic"]],["WBSel_MEM",[[13,2],[13,26]],[[13,17],[13,26]],["MEM_WB"],["port","wb_sel_e"]],["pc_plus4_WB",[[15,2],[15,43]],[[15,32],[15,43]],["MEM_WB"],["port","logic"]],["rd_data_WB",[[16,2],[16,42]],[[16,32],[16,42]],["MEM_WB"],["port","logic"]],["alu_result_WB",[[17,2],[17,45]],[[17,32],[17,45]],["MEM_WB"],["port","logic"]],["instruction_WB",[[18,2],[18,46]],[[18,32],[18,46]],["MEM_WB"],["port","logic"]],["RegWrite_WB",[[19,2],[19,26]],[[19,15],[19,26]],["MEM_WB"],["port","logic"]],["WBSel_WB",[[20,2],[20,26]],[[20,18],[20,26]],["MEM_WB"],["port","wb_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/5.writeback/write_back_sel.sv",[[[[[["write_back_sel",[[4,0],[11,4]],[[4,7],[4,21]],[],["module"]],[22,9]],[[["WBSel_WB",[[5,2],[5,25]],[[5,17],[5,25]],["write_back_sel"],["port","wb_sel_e"]],["alu_result_WB",[[6,2],[6,44]],[[6,31],[6,44]],["write_back_sel"],["port","logic"]],["rd_data_WB",[[7,2],[7,41]],[[7,31],[7,41]],["write_back_sel"],["port","logic"]],["pc_plus4_WB",[[8,2],[8,42]],[[8,31],[8,42]],["write_back_sel"],["port","logic"]],["write_back_WB",[[10,2],[10,45]],[[10,32],[10,45]],["write_back_sel"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/6.hazard_processing/forwarding_unit.sv",[[[[[["forwarding_unit",[[4,0],[21,2]],[[4,7],[4,22]],[],["module"]],[42,9]],[[["rs1_addr_EX",[[7,2],[7,31]],[[7,20],[7,31]],["forwarding_unit"],["port","logic"]],["rs2_addr_EX",[[8,2],[8,31]],[[8,20],[8,31]],["forwarding_unit"],["port","logic"]],["RegWrite_MEM",[[11,2],[11,26]],[[11,14],[11,26]],["forwarding_unit"],["port","logic"]],["rd_addr_MEM",[[12,2],[12,31]],[[12,20],[12,31]],["forwarding_unit"],["port","logic"]],["rd_addr_WB",[[15,2],[15,30]],[[15,20],[15,30]],["forwarding_unit"],["port","logic"]],["RegWrite_WB",[[16,2],[16,25]],[[16,14],[16,25]],["forwarding_unit"],["port","logic"]],["forwardA",[[19,2],[19,26]],[[19,18],[19,26]],["forwarding_unit"],["port","fw_sel_e"]],["forwardB",[[20,2],[20,26]],[[20,18],[20,26]],["forwarding_unit"],["port","fw_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/header/defines.sv",[[[[[["defines",[[1,0],[1,16]],[[1,8],[1,15]],[],["package"]],[114,10]],[[["DATA_WIDTH",[[2,4],[2,33]],[[2,14],[2,24]],["defines"],["parameter"]],["REG_COUNT",[[4,4],[4,33]],[[4,14],[4,23]],["defines"],["parameter"]],["ADDR_WIDTH",[[5,4],[5,48]],[[5,14],[5,24]],["defines"],["parameter"]],["DATA_MEM_DEPTH",[[7,4],[7,36]],[[7,14],[7,28]],["defines"],["parameter"]],["DATA_MEM_ADDR_WIDTH",[[8,4],[8,59]],[[8,14],[8,33]],["defines"],["parameter"]],["INST_MEM_DEPTH",[[10,4],[10,36]],[[10,14],[10,28]],["defines"],["parameter"]],["INST_MEM_ADDR_WIDTH",[[11,4],[11,59]],[[11,14],[11,33]],["defines"],["parameter"]],["OPCODE_LOAD",[[15,4],[15,42]],[[15,14],[15,25]],["defines"],["parameter"]],["OPCODE_ITYPE",[[16,4],[16,42]],[[16,14],[16,26]],["defines"],["parameter"]],["OPCODE_AUIPC",[[17,4],[17,42]],[[17,14],[17,26]],["defines"],["parameter"]],["OPCODE_STORE",[[18,4],[18,42]],[[18,14],[18,26]],["defines"],["parameter"]],["OPCODE_RTYPE",[[19,4],[19,42]],[[19,14],[19,26]],["defines"],["parameter"]],["OPCODE_LUI",[[20,4],[20,42]],[[20,14],[20,24]],["defines"],["parameter"]],["OPCODE_BRANCH",[[21,4],[21,42]],[[21,14],[21,27]],["defines"],["parameter"]],["OPCODE_JALR",[[22,4],[22,42]],[[22,14],[22,25]],["defines"],["parameter"]],["OPCODE_JAL",[[23,4],[23,42]],[[23,14],[23,24]],["defines"],["parameter"]],["FUNCT7_ADD",[[26,4],[26,36]],[[26,14],[26,24]],["defines"],["parameter"]],["FUNCT7_SUB",[[27,4],[27,36]],[[27,14],[27,24]],["defines"],["parameter"]],["FUNCT7_SRL",[[28,4],[28,36]],[[28,14],[28,24]],["defines"],["parameter"]],["FUNCT7_SRA",[[29,4],[29,36]],[[29,14],[29,24]],["defines"],["parameter"]],["FUNCT7_SRLI",[[30,4],[30,36]],[[30,14],[30,25]],["defines"],["parameter"]],["FUNCT7_SRAI",[[31,4],[31,36]],[[31,14],[31,25]],["defines"],["parameter"]],["FUNCT3_ADD_SUB",[[34,4],[34,38]],[[34,14],[34,28]],["defines"],["parameter"]],["FUNCT3_SLL",[[35,4],[35,38]],[[35,14],[35,24]],["defines"],["parameter"]],["FUNCT3_SLT",[[36,4],[36,38]],[[36,14],[36,24]],["defines"],["parameter"]],["FUNCT3_SLTU",[[37,4],[37,38]],[[37,14],[37,25]],["defines"],["parameter"]],["FUNCT3_XOR",[[38,4],[38,38]],[[38,14],[38,24]],["defines"],["parameter"]],["FUNCT3_SRL_SRA",[[39,4],[39,38]],[[39,14],[39,28]],["defines"],["parameter"]],["FUNCT3_OR",[[42,4],[42,38]],[[42,14],[42,23]],["defines"],["parameter"]],["FUNCT3_AND",[[43,4],[43,38]],[[43,14],[43,24]],["defines"],["parameter"]],["FUNCT3_SB",[[44,4],[44,38]],[[44,14],[44,23]],["defines"],["parameter"]],["FUNCT3_SH",[[45,4],[45,38]],[[45,14],[45,23]],["defines"],["parameter"]],["FUNCT3_SW",[[46,4],[46,38]],[[46,14],[46,23]],["defines"],["parameter"]],["FUNCT3_LB",[[47,4],[47,38]],[[47,14],[47,23]],["defines"],["parameter"]],["FUNCT3_LH",[[48,4],[48,38]],[[48,14],[48,23]],["defines"],["parameter"]],["FUNCT3_LW",[[49,4],[49,38]],[[49,14],[49,23]],["defines"],["parameter"]],["FUNCT3_LBU",[[50,4],[50,38]],[[50,14],[50,24]],["defines"],["parameter"]],["FUNCT3_LHU",[[51,4],[51,38]],[[51,14],[51,24]],["defines"],["parameter"]],["FUNCT3_LWU",[[52,4],[52,38]],[[52,14],[52,24]],["defines"],["parameter"]],["FUNCT3_BEQ",[[55,4],[55,38]],[[55,14],[55,24]],["defines"],["parameter"]],["FUNCT3_BNE",[[56,4],[56,38]],[[56,14],[56,24]],["defines"],["parameter"]],["FUNCT3_BLT",[[57,4],[57,38]],[[57,14],[57,24]],["defines"],["parameter"]],["FUNCT3_BGE",[[58,4],[58,38]],[[58,14],[58,24]],["defines"],["parameter"]],["FUNCT3_BLTU",[[59,4],[59,38]],[[59,14],[59,25]],["defines"],["parameter"]],["FUNCT3_BGEU",[[60,4],[60,38]],[[60,14],[60,25]],["defines"],["parameter"]],["FW_NONE",[[64,6],[64,13]],[[64,6],[64,13]],["defines"],["enum_member","#AnonymousEnum0"]],["FW_MEM_ALU",[[65,6],[65,16]],[[65,6],[65,16]],["defines"],["enum_member","#AnonymousEnum0"]],["FW_WB_DATA",[[66,6],[66,16]],[[66,6],[66,16]],["defines"],["enum_member","#AnonymousEnum0"]],["fw_sel_e",[[63,4],[67,15]],[[67,6],[67,14]],["defines"],["typedef","#AnonymousEnum0"]],["WB_ALU",[[71,6],[71,12]],[[71,6],[71,12]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_MEM",[[72,6],[72,12]],[[72,6],[72,12]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_PC4",[[73,6],[73,12]],[[73,6],[73,12]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_NONE",[[74,6],[74,13]],[[74,6],[74,13]],["defines"],["enum_member","#AnonymousEnum1"]],["wb_sel_e",[[70,4],[75,15]],[[75,6],[75,14]],["defines"],["typedef","#AnonymousEnum1"]],["ALUOP_RTYPE",[[79,8],[79,19]],[[79,8],[79,19]],["defines"],["enum_member","#AnonymousEnum2"]],["ALUOP_ITYPE_ARITH",[[80,8],[80,25]],[[80,8],[80,25]],["defines"],["enum_member","#AnonymousEnum2"]],["ALUOP_MEM_ADDR",[[81,8],[81,22]],[[81,8],[81,22]],["defines"],["enum_member","#AnonymousEnum2"]],["ALUOP_BRANCH",[[82,8],[82,20]],[[82,8],[82,20]],["defines"],["enum_member","#AnonymousEnum2"]],["ALUOP_LUI",[[83,8],[83,17]],[[83,8],[83,17]],["defines"],["enum_member","#AnonymousEnum2"]],["ALUOP_JUMP",[[84,8],[84,18]],[[84,8],[84,18]],["defines"],["enum_member","#AnonymousEnum2"]],["ALUOP_NONE",[[85,8],[85,18]],[[85,8],[85,18]],["defines"],["enum_member","#AnonymousEnum2"]],["alu_op_e",[[78,4],[86,15]],[[86,6],[86,14]],["defines"],["typedef","#AnonymousEnum2"]],["IMM_TYPE_I",[[90,6],[90,16]],[[90,6],[90,16]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_S",[[91,6],[91,16]],[[91,6],[91,16]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_B",[[92,6],[92,16]],[[92,6],[92,16]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_U",[[93,6],[93,16]],[[93,6],[93,16]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_J",[[94,6],[94,16]],[[94,6],[94,16]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_R",[[95,6],[95,16]],[[95,6],[95,16]],["defines"],["enum_member","#AnonymousEnum3"]],["imm_sel_e",[[89,4],[96,16]],[[96,6],[96,15]],["defines"],["typedef","#AnonymousEnum3"]],["ALU_ADD",[[100,8],[100,15]],[[100,8],[100,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_SUB",[[101,8],[101,15]],[[101,8],[101,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_AND",[[102,8],[102,15]],[[102,8],[102,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_OR",[[103,8],[103,14]],[[103,8],[103,14]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_XOR",[[104,8],[104,15]],[[104,8],[104,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_SLL",[[105,8],[105,15]],[[105,8],[105,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_SRL",[[106,8],[106,15]],[[106,8],[106,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_SRA",[[107,8],[107,15]],[[107,8],[107,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_SLT",[[108,8],[108,15]],[[108,8],[108,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_SLTU",[[109,8],[109,16]],[[109,8],[109,16]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_PASS_B",[[110,8],[110,18]],[[110,8],[110,18]],["defines"],["enum_member","#AnonymousEnum4"]],["ALU_X",[[111,8],[111,13]],[[111,8],[111,13]],["defines"],["enum_member","#AnonymousEnum4"]],["alu_sel_e",[[99,4],[112,16]],[[112,6],[112,15]],["defines"],["typedef","#AnonymousEnum4"]]]]]]],[],0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/src/riscv_pipeline_core.sv",[[[[[["riscv_pipeline_core",[[4,0],[7,2]],[[4,7],[4,26]],[],["module"]],[398,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["riscv_pipeline_core"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["riscv_pipeline_core"],["port","logic"]],["pc_IF",[[15,2],[15,30]],[[15,25],[15,30]],["riscv_pipeline_core"],["variable","logic"]],["pc_plus4_IF",[[16,2],[16,36]],[[16,25],[16,36]],["riscv_pipeline_core"],["variable","logic"]],["pc_sel_IF",[[17,2],[17,34]],[[17,25],[17,34]],["riscv_pipeline_core"],["variable","logic"]],["instruction_IF",[[18,2],[18,39]],[[18,25],[18,39]],["riscv_pipeline_core"],["variable","logic"]],["opcode_ID",[[24,2],[24,23]],[[24,14],[24,23]],["riscv_pipeline_core"],["variable","logic"]],["rs1_addr_ID",[[25,2],[25,25]],[[25,14],[25,25]],["riscv_pipeline_core"],["variable","logic"]],["rs2_addr_ID",[[25,2],[25,38]],[[25,27],[25,38]],["riscv_pipeline_core"],["variable","rs1_addr_ID"]],["rd_addr_ID",[[26,2],[26,24]],[[26,14],[26,24]],["riscv_pipeline_core"],["variable","logic"]],["ALUSrc1_ID",[[27,2],[27,18]],[[27,8],[27,18]],["riscv_pipeline_core"],["variable","logic"]],["ALUSrc2_ID",[[27,2],[27,30]],[[27,20],[27,30]],["riscv_pipeline_core"],["variable","ALUSrc1_ID"]],["RegWrite_ID",[[27,2],[27,43]],[[27,32],[27,43]],["riscv_pipeline_core"],["variable","ALUSrc2_ID"]],["Branch_ID",[[27,2],[27,54]],[[27,45],[27,54]],["riscv_pipeline_core"],["variable","RegWrite_ID"]],["Jump_ID",[[27,2],[27,63]],[[27,56],[27,63]],["riscv_pipeline_core"],["variable","Branch_ID"]],["MemWrite_ID",[[27,2],[27,76]],[[27,65],[27,76]],["riscv_pipeline_core"],["variable","Jump_ID"]],["MemRead_ID",[[27,2],[27,88]],[[27,78],[27,88]],["riscv_pipeline_core"],["variable","MemWrite_ID"]],["ImmSel_ID",[[28,2],[28,21]],[[28,12],[28,21]],["riscv_pipeline_core"],["variable","imm_sel_e"]],["ALUOp_ID",[[29,2],[29,19]],[[29,11],[29,19]],["riscv_pipeline_core"],["variable","alu_op_e"]],["WBSel_ID",[[30,2],[30,19]],[[30,11],[30,19]],["riscv_pipeline_core"],["variable","wb_sel_e"]],["imm_i_ID",[[32,2],[32,33]],[[32,25],[32,33]],["riscv_pipeline_core"],["variable","logic"]],["imm_s_ID",[[32,2],[32,43]],[[32,35],[32,43]],["riscv_pipeline_core"],["variable","imm_i_ID"]],["imm_b_ID",[[32,2],[32,53]],[[32,45],[32,53]],["riscv_pipeline_core"],["variable","imm_s_ID"]],["imm_u_ID",[[32,2],[32,63]],[[32,55],[32,63]],["riscv_pipeline_core"],["variable","imm_b_ID"]],["imm_j_ID",[[32,2],[32,73]],[[32,65],[32,73]],["riscv_pipeline_core"],["variable","imm_u_ID"]],["ImmVal_ID",[[33,2],[33,34]],[[33,25],[33,34]],["riscv_pipeline_core"],["variable","logic"]],["rd_data1_ID",[[34,2],[34,36]],[[34,25],[34,36]],["riscv_pipeline_core"],["variable","logic"]],["rd_data2_ID",[[34,2],[34,49]],[[34,38],[34,49]],["riscv_pipeline_core"],["variable","rd_data1_ID"]],["pc_ID",[[35,2],[35,30]],[[35,25],[35,30]],["riscv_pipeline_core"],["variable","logic"]],["pc_plus4_ID",[[35,2],[35,43]],[[35,32],[35,43]],["riscv_pipeline_core"],["variable","pc_ID"]],["instruction_ID",[[36,2],[36,39]],[[36,25],[36,39]],["riscv_pipeline_core"],["variable","logic"]],["branch_target_adder_ID",[[37,2],[37,47]],[[37,25],[37,47]],["riscv_pipeline_core"],["variable","logic"]],["WBSel_EX",[[47,2],[47,19]],[[47,11],[47,19]],["riscv_pipeline_core"],["variable","wb_sel_e"]],["ALUOp_EX",[[48,2],[48,19]],[[48,11],[48,19]],["riscv_pipeline_core"],["variable","alu_op_e"]],["ALUSel_EX",[[49,2],[49,21]],[[49,12],[49,21]],["riscv_pipeline_core"],["variable","alu_sel_e"]],["ALUSrc1_EX",[[50,2],[50,18]],[[50,8],[50,18]],["riscv_pipeline_core"],["variable","logic"]],["ALUSrc2_EX",[[50,2],[50,30]],[[50,20],[50,30]],["riscv_pipeline_core"],["variable","ALUSrc1_EX"]],["RegWrite_EX",[[50,2],[50,43]],[[50,32],[50,43]],["riscv_pipeline_core"],["variable","ALUSrc2_EX"]],["Branch_EX",[[50,2],[50,54]],[[50,45],[50,54]],["riscv_pipeline_core"],["variable","RegWrite_EX"]],["Jump_EX",[[50,2],[50,63]],[[50,56],[50,63]],["riscv_pipeline_core"],["variable","Branch_EX"]],["MemWrite_EX",[[50,2],[50,76]],[[50,65],[50,76]],["riscv_pipeline_core"],["variable","Jump_EX"]],["MemRead_EX",[[50,2],[50,88]],[[50,78],[50,88]],["riscv_pipeline_core"],["variable","MemWrite_EX"]],["funct7_EX",[[51,2],[51,17]],[[51,8],[51,17]],["riscv_pipeline_core"],["variable","logic"]],["funct3_EX",[[52,2],[52,23]],[[52,14],[52,23]],["riscv_pipeline_core"],["variable","logic"]],["instruction_EX",[[54,2],[54,39]],[[54,25],[54,39]],["riscv_pipeline_core"],["variable","logic"]],["pc_EX",[[55,2],[55,30]],[[55,25],[55,30]],["riscv_pipeline_core"],["variable","logic"]],["pc_plus4_EX",[[55,2],[55,43]],[[55,32],[55,43]],["riscv_pipeline_core"],["variable","pc_EX"]],["rd_data1_EX",[[56,2],[56,36]],[[56,25],[56,36]],["riscv_pipeline_core"],["variable","logic"]],["rd_data2_EX",[[56,2],[56,49]],[[56,38],[56,49]],["riscv_pipeline_core"],["variable","rd_data1_EX"]],["ImmVal_EX",[[57,2],[57,34]],[[57,25],[57,34]],["riscv_pipeline_core"],["variable","logic"]],["operand1_EX",[[58,2],[58,36]],[[58,25],[58,36]],["riscv_pipeline_core"],["variable","logic"]],["operand2_EX",[[58,2],[58,49]],[[58,38],[58,49]],["riscv_pipeline_core"],["variable","operand1_EX"]],["forwarded_rs1_data",[[59,2],[59,43]],[[59,25],[59,43]],["riscv_pipeline_core"],["variable","logic"]],["forwarded_rs2_data",[[59,2],[59,63]],[[59,45],[59,63]],["riscv_pipeline_core"],["variable","forwarded_rs1_data"]],["alu_result_EX",[[60,2],[60,38]],[[60,25],[60,38]],["riscv_pipeline_core"],["variable","logic"]],["branch_target_adder_EX",[[61,2],[61,47]],[[61,25],[61,47]],["riscv_pipeline_core"],["variable","logic"]],["WBSel_MEM",[[70,2],[70,20]],[[70,11],[70,20]],["riscv_pipeline_core"],["variable","wb_sel_e"]],["RegWrite_MEM",[[71,2],[71,20]],[[71,8],[71,20]],["riscv_pipeline_core"],["variable","logic"]],["Branch_MEM",[[71,2],[71,32]],[[71,22],[71,32]],["riscv_pipeline_core"],["variable","RegWrite_MEM"]],["Jump_MEM",[[71,2],[71,42]],[[71,34],[71,42]],["riscv_pipeline_core"],["variable","Branch_MEM"]],["MemWrite_MEM",[[71,2],[71,56]],[[71,44],[71,56]],["riscv_pipeline_core"],["variable","Jump_MEM"]],["MemRead_MEM",[[71,2],[71,69]],[[71,58],[71,69]],["riscv_pipeline_core"],["variable","MemWrite_MEM"]],["PCSrc_MEM",[[71,2],[71,80]],[[71,71],[71,80]],["riscv_pipeline_core"],["variable","MemRead_MEM"]],["alu_result_MEM",[[72,2],[72,39]],[[72,25],[72,39]],["riscv_pipeline_core"],["variable","logic"]],["instruction_MEM",[[73,2],[73,40]],[[73,25],[73,40]],["riscv_pipeline_core"],["variable","logic"]],["rd_data2_MEM",[[74,2],[74,37]],[[74,25],[74,37]],["riscv_pipeline_core"],["variable","logic"]],["pc_plus4_MEM",[[75,2],[75,37]],[[75,25],[75,37]],["riscv_pipeline_core"],["variable","logic"]],["rd_data_MEM",[[76,2],[76,36]],[[76,25],[76,36]],["riscv_pipeline_core"],["variable","logic"]],["branch_target_adder_MEM",[[77,2],[77,48]],[[77,25],[77,48]],["riscv_pipeline_core"],["variable","logic"]],["zero_flag_MEM",[[78,2],[78,21]],[[78,8],[78,21]],["riscv_pipeline_core"],["variable","logic"]],["funct3_MEM",[[80,2],[80,24]],[[80,14],[80,24]],["riscv_pipeline_core"],["variable","logic"]],["sign_flag_MEM",[[83,2],[83,21]],[[83,8],[83,21]],["riscv_pipeline_core"],["variable","logic"]],["WBSel_WB",[[105,2],[105,19]],[[105,11],[105,19]],["riscv_pipeline_core"],["variable","wb_sel_e"]],["RegWrite_WB",[[106,2],[106,19]],[[106,8],[106,19]],["riscv_pipeline_core"],["variable","logic"]],["pc_plus4_WB",[[107,2],[107,36]],[[107,25],[107,36]],["riscv_pipeline_core"],["variable","logic"]],["alu_result_WB",[[108,2],[108,38]],[[108,25],[108,38]],["riscv_pipeline_core"],["variable","logic"]],["rd_data_WB",[[109,2],[109,35]],[[109,25],[109,35]],["riscv_pipeline_core"],["variable","logic"]],["instruction_WB",[[110,2],[110,39]],[[110,25],[110,39]],["riscv_pipeline_core"],["variable","logic"]],["write_back_WB",[[112,2],[112,38]],[[112,25],[112,38]],["riscv_pipeline_core"],["variable","logic"]],["forwardA",[[119,2],[119,19]],[[119,11],[119,19]],["riscv_pipeline_core"],["variable","fw_sel_e"]],["forwardB",[[119,2],[119,29]],[[119,21],[119,29]],["riscv_pipeline_core"],["variable","forwardA"]],["fw_unit_inst",[[141,2],[158,3]],[[141,18],[141,30]],["riscv_pipeline_core"],["instance","forwarding_unit"]],["inst_mem_inst",[[164,2],[167,3]],[[164,21],[164,34]],["riscv_pipeline_core"],["instance","instruction_memory"]],["pc_cnt_inst",[[169,2],[175,3]],[[169,18],[169,29]],["riscv_pipeline_core"],["instance","program_counter"]],["if_id_inst",[[177,2],[190,3]],[[177,8],[177,18]],["riscv_pipeline_core"],["instance","IF_ID"]],["main_ctrl_unit_inst",[[195,2],[207,2]],[[195,20],[195,39]],["riscv_pipeline_core"],["instance","main_control_unit"]],["imm_gen_inst",[[209,1],[216,3]],[[209,21],[209,33]],["riscv_pipeline_core"],["instance","immediate_generator"]],["imm_sel_inst",[[218,2],[226,3]],[[218,16],[218,28]],["riscv_pipeline_core"],["instance","immediate_sel"]],["reg_file_inst",[[228,1],[238,2]],[[228,15],[228,28]],["riscv_pipeline_core"],["instance","register_file"]],["id_ex_inst",[[240,1],[285,2]],[[240,7],[240,17]],["riscv_pipeline_core"],["instance","ID_EX"]],["alu_ctrl_unit_inst",[[291,2],[296,3]],[[291,19],[291,37]],["riscv_pipeline_core"],["instance","alu_control_unit"]],["alu_inst",[[298,2],[304,3]],[[298,6],[298,14]],["riscv_pipeline_core"],["instance","alu"]],["ex_mem_inst",[[306,2],[343,3]],[[306,9],[306,20]],["riscv_pipeline_core"],["instance","EX_MEM"]],["data_mem_inst",[[349,2],[358,3]],[[349,14],[349,27]],["riscv_pipeline_core"],["instance","data_memory"]],["mem_wb_inst",[[360,2],[385,3]],[[360,9],[360,20]],["riscv_pipeline_core"],["instance","MEM_WB"]],["wr_back_inst",[[391,2],[397,3]],[[391,17],[391,29]],["riscv_pipeline_core"],["instance","write_back_sel"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/testbench/tb_riscv_pipeline_core.sv",[[[[[["tb_riscv_pipeline_core",[[3,0],[3,30]],[[3,7],[3,29]],[],["module"]],[51,9]],[[["CLK_PERIOD",[[5,4],[5,31]],[[5,15],[5,25]],["tb_riscv_pipeline_core"],["localparam"]],["clk",[[6,4],[6,13]],[[6,10],[6,13]],["tb_riscv_pipeline_core"],["variable","logic"]],["rst_n",[[6,4],[6,20]],[[6,15],[6,20]],["tb_riscv_pipeline_core"],["variable","clk"]],["dut",[[9,4],[9,56]],[[9,24],[9,27]],["tb_riscv_pipeline_core"],["instance","riscv_pipeline_core"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v/riscv_pipeline/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v",[[[[[["glbl",[[5,0],[5,15]],[[5,7],[5,11]],[],["module"]],[83,6]],[[["ROC_WIDTH",[[7,4],[7,33]],[[7,14],[7,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[8,4],[8,28]],[[8,14],[8,23]],["glbl"],["parameter"]],["GRES_WIDTH",[[9,4],[9,33]],[[9,14],[9,24]],["glbl"],["parameter"]],["GRES_START",[[10,4],[10,33]],[[10,14],[10,24]],["glbl"],["parameter"]],["GSR",[[13,4],[13,12]],[[13,9],[13,12]],["glbl"],["variable","wire"]],["GTS",[[14,4],[14,12]],[[14,9],[14,12]],["glbl"],["variable","wire"]],["GWE",[[15,4],[15,12]],[[15,9],[15,12]],["glbl"],["variable","wire"]],["PRLD",[[16,4],[16,13]],[[16,9],[16,13]],["glbl"],["variable","wire"]],["GRESTORE",[[17,4],[17,17]],[[17,9],[17,17]],["glbl"],["variable","wire"]],["p_up_tmp",[[18,4],[18,17]],[[18,9],[18,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[19,4],[19,45]],[[19,25],[19,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[21,4],[21,19]],[[21,9],[21,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[22,4],[22,19]],[[22,9],[22,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[23,4],[23,19]],[[23,9],[23,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[24,4],[24,22]],[[24,15],[24,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[25,4],[25,22]],[[25,15],[25,22]],["glbl"],["variable","wire"]],["GSR_int",[[27,4],[27,15]],[[27,8],[27,15]],["glbl"],["variable","reg"]],["GTS_int",[[28,4],[28,15]],[[28,8],[28,15]],["glbl"],["variable","reg"]],["PRLD_int",[[29,4],[29,16]],[[29,8],[29,16]],["glbl"],["variable","reg"]],["GRESTORE_int",[[30,4],[30,20]],[[30,8],[30,20]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[33,4],[33,22]],[[33,9],[33,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[34,4],[34,22]],[[34,9],[34,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[35,4],[35,22]],[[35,9],[35,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[36,4],[36,22]],[[36,9],[36,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[37,4],[37,23]],[[37,9],[37,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[39,4],[39,25]],[[39,8],[39,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[40,4],[40,23]],[[40,8],[40,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[41,4],[41,23]],[[41,8],[41,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[42,4],[42,24]],[[42,8],[42,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[43,4],[43,25]],[[43,8],[43,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[45,4],[45,26]],[[45,8],[45,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[46,4],[46,26]],[[46,8],[46,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[47,4],[47,26]],[[47,8],[47,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[48,4],[48,26]],[[48,8],[48,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[50,4],[50,34]],[[50,8],[50,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[51,4],[51,34]],[[51,8],[51,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[52,4],[52,34]],[[52,8],[52,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[53,4],[53,34]],[[53,8],[53,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[2,0],[3,0]],[[2,8],[2,12]],["source.systemverilog"],["macro"]]]],null,0]]]}