# DAY 2 â€” ALU with Randomized Testbench

## What I learned
- How to generate random inputs in Verilog
- How to create a reusable testbench
- How to mask values to 4-bit
- How to mix directed tests + random tests
- How to track functional coverage manually

## New Features Added
- Randomized test generator
- SLT corner cases
- Coverage counters for opcodes, SLT true/false
- More robust testbench structure

## Results
- All DAY 2 tests passed
- Coverage improved across opcodes


##**waveform Sreenshots**
<img width="953" height="487" alt="DAY2-4-bitALU" src="https://github.com/user-attachments/assets/65fda1ed-8992-4195-bcb2-01909c5827d2" />



#**Tcl console output images**
<img width="927" height="765" alt="Screenshot 2025-12-01 234915" src="https://github.com/user-attachments/assets/c00ef6aa-7d73-4ba6-9631-3f77786991d5" />
<img width="1278" height="370" alt="Screenshot 2025-12-01 235025" src="https://github.com/user-attachments/assets/ea38d045-e96a-41c9-b5c8-6304fbe201d3" />
<img width="1278" height="370" alt="Screenshot 2025-12-01 235025" src="https://github.com/user-attachments/assets/c934cf77-5384-46e0-bb8d-c5b70d54de82" />



