<html>
<head>
<meta charset="UTF-8">
<title>Vl-coretype</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____VL-CORETYPE">Click for Vl-coretype in the Full Manual</a></h3>

<p>Representation of basic SystemVerilog data types like <span class="v">integer</span> 
             and <span class="v">string</span>, and also <span class="v">void</span>.</p><p>This is a product type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a> in support of <a href="VL2014____VL-DATATYPE.html">vl-datatype</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>name  <a href="VL2014____VL-CORETYPENAME-P.html">vl-coretypename-p</a>
</dt> 
<dd>Kind of primitive data type, e.g., <span class="v">byte</span>, <span class="v">string</span>, 
                etc.</dd> 
 
<dt>signedp  <a href="ACL2____BOOLEANP.html">booleanp</a>
</dt> 
<dd>Only valid for integer types, indicates whether the integer 
                type is signed or not.</dd> 
 
<dt>pdims  <a href="VL2014____VL-PACKEDDIMENSIONLIST.html">vl-packeddimensionlist</a>
</dt> 
<dd>Only valid for integer vector types (bit, logic, reg).  If present 
                these are for an 'packed' array dimensions, i.e., the [7:0] part 
                of a declaration like <span class="v">bit [7:0] memory [255:0]</span>.  There can be 
                arbitrarily many of these.</dd> 
 
<dt>udims  <a href="VL2014____VL-PACKEDDIMENSIONLIST.html">vl-packeddimensionlist</a>
</dt> 
<dd>Unpacked array dimensions.</dd> 
 
</dl>
</body>
</html>
