<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 25 14:18:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1793</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1644</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>491</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>ALE_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ALE_n_ibuf/I </td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>SCTL_n_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>212.771(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ALE_n!</h4>
<h4>No timing paths to get frequency of SCTL_n!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.329</td>
<td>DAL_latched_8_s0/Q</td>
<td>dbg_tx_data[1]_0_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.869</td>
</tr>
<tr>
<td>2</td>
<td>2.701</td>
<td>DAL_latched_13_s0/Q</td>
<td>dbg_tx_data[1]_5_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.497</td>
</tr>
<tr>
<td>3</td>
<td>2.702</td>
<td>DAL_latched_10_s0/Q</td>
<td>dbg_tx_data[1]_2_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.496</td>
</tr>
<tr>
<td>4</td>
<td>2.714</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_tx_data[0]_0_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.485</td>
</tr>
<tr>
<td>5</td>
<td>2.771</td>
<td>DAL_latched_9_s0/Q</td>
<td>dbg_tx_data[1]_1_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.427</td>
</tr>
<tr>
<td>6</td>
<td>2.863</td>
<td>DAL_latched_14_s0/Q</td>
<td>dbg_tx_data[1]_6_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.335</td>
</tr>
<tr>
<td>7</td>
<td>2.980</td>
<td>AIO_latched_1_s0/Q</td>
<td>dbg_tx_data[0]_1_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.218</td>
</tr>
<tr>
<td>8</td>
<td>3.017</td>
<td>DAL_latched_12_s0/Q</td>
<td>dbg_tx_data[1]_4_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.182</td>
</tr>
<tr>
<td>9</td>
<td>3.067</td>
<td>AIO_latched_2_s0/Q</td>
<td>dbg_tx_data[0]_2_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.132</td>
</tr>
<tr>
<td>10</td>
<td>3.107</td>
<td>tx_data_2_s0/Q</td>
<td>uart_tx_inst/send_buf_3_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.836</td>
</tr>
<tr>
<td>11</td>
<td>3.114</td>
<td>DAL_latched_11_s0/Q</td>
<td>dbg_tx_data[1]_3_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.084</td>
</tr>
<tr>
<td>12</td>
<td>3.124</td>
<td>AIO_latched_3_s0/Q</td>
<td>dbg_tx_data[0]_3_s0/D</td>
<td>ALE_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.268</td>
<td>2.074</td>
</tr>
<tr>
<td>13</td>
<td>3.126</td>
<td>n1021_s2/I0</td>
<td>dbg_tx_data[0]_5_s0/RESET</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>3.013</td>
</tr>
<tr>
<td>14</td>
<td>3.126</td>
<td>n1021_s2/I0</td>
<td>dbg_tx_data[0]_6_s0/RESET</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>3.013</td>
</tr>
<tr>
<td>15</td>
<td>3.126</td>
<td>n1021_s2/I0</td>
<td>dbg_tx_data[0]_7_s0/RESET</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>3.013</td>
</tr>
<tr>
<td>16</td>
<td>3.179</td>
<td>rx_clear_s0/Q</td>
<td>uart_rx_inst/rx_data_ready_s0/RESET</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.764</td>
</tr>
<tr>
<td>17</td>
<td>3.200</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/send_buf_2_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.743</td>
</tr>
<tr>
<td>18</td>
<td>3.204</td>
<td>tx_data_4_s0/Q</td>
<td>uart_tx_inst/send_buf_5_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.738</td>
</tr>
<tr>
<td>19</td>
<td>3.204</td>
<td>tx_data_6_s0/Q</td>
<td>uart_tx_inst/send_buf_7_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.738</td>
</tr>
<tr>
<td>20</td>
<td>3.208</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/send_buf_4_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.735</td>
</tr>
<tr>
<td>21</td>
<td>3.215</td>
<td>tx_data_5_s0/Q</td>
<td>uart_tx_inst/send_buf_6_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.728</td>
</tr>
<tr>
<td>22</td>
<td>3.215</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/send_buf_8_s2/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.728</td>
</tr>
<tr>
<td>23</td>
<td>3.470</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/tx_ready_s0/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.472</td>
</tr>
<tr>
<td>24</td>
<td>3.491</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/state_1_s4/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.451</td>
</tr>
<tr>
<td>25</td>
<td>3.495</td>
<td>n272_s1/I0</td>
<td>dbg_tx_send_1_s0/RESET</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>-1.208</td>
<td>2.643</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.910</td>
<td>last_SCTL_n_s0/D</td>
<td>last_SCTL_n_s0/D</td>
<td>SCTL_n:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.864</td>
<td>0.000</td>
</tr>
<tr>
<td>2</td>
<td>0.147</td>
<td>DAL_latched_7_s0/Q</td>
<td>mem_lo_mem_lo_0_4_s/ADA[6]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.482</td>
</tr>
<tr>
<td>3</td>
<td>0.272</td>
<td>DAL_latched_2_s0/Q</td>
<td>mem_hi_mem_hi_1_5_s/ADA[1]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.607</td>
</tr>
<tr>
<td>4</td>
<td>0.273</td>
<td>DAL_latched_6_s0/Q</td>
<td>mem_hi_mem_hi_1_5_s/ADA[5]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.608</td>
</tr>
<tr>
<td>5</td>
<td>0.273</td>
<td>DAL_latched_5_s0/Q</td>
<td>mem_hi_mem_hi_1_5_s/ADA[4]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.608</td>
</tr>
<tr>
<td>6</td>
<td>0.277</td>
<td>DAL_latched_6_s0/Q</td>
<td>mem_lo_mem_lo_0_7_s/ADA[5]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.612</td>
</tr>
<tr>
<td>7</td>
<td>0.279</td>
<td>DAL_latched_3_s0/Q</td>
<td>mem_hi_mem_hi_1_0_s/ADA[2]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.614</td>
</tr>
<tr>
<td>8</td>
<td>0.282</td>
<td>DAL_latched_5_s0/Q</td>
<td>mem_lo_mem_lo_0_7_s/ADA[4]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.617</td>
</tr>
<tr>
<td>9</td>
<td>0.284</td>
<td>DAL_latched_3_s0/Q</td>
<td>mem_lo_mem_lo_0_4_s/ADA[2]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.619</td>
</tr>
<tr>
<td>10</td>
<td>0.284</td>
<td>DAL_latched_3_s0/Q</td>
<td>mem_hi_mem_hi_1_2_s/ADA[2]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.619</td>
</tr>
<tr>
<td>11</td>
<td>0.287</td>
<td>DAL_latched_7_s0/Q</td>
<td>mem_lo_mem_lo_0_7_s/ADA[6]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.621</td>
</tr>
<tr>
<td>12</td>
<td>0.288</td>
<td>DAL_latched_6_s0/Q</td>
<td>mem_hi_mem_hi_1_2_s/ADA[5]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.622</td>
</tr>
<tr>
<td>13</td>
<td>0.288</td>
<td>DAL_latched_6_s0/Q</td>
<td>mem_hi_mem_hi_1_0_s/ADA[5]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.622</td>
</tr>
<tr>
<td>14</td>
<td>0.288</td>
<td>DAL_latched_7_s0/Q</td>
<td>mem_hi_mem_hi_1_5_s/ADA[6]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.622</td>
</tr>
<tr>
<td>15</td>
<td>0.288</td>
<td>DAL_latched_12_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADA[11]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.623</td>
</tr>
<tr>
<td>16</td>
<td>0.290</td>
<td>DAL_latched_5_s0/Q</td>
<td>mem_hi_mem_hi_1_2_s/ADA[4]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.625</td>
</tr>
<tr>
<td>17</td>
<td>0.291</td>
<td>DAL_latched_11_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADA[10]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.626</td>
</tr>
<tr>
<td>18</td>
<td>0.296</td>
<td>DAL_latched_11_s0/Q</td>
<td>mem_lo_mem_lo_1_1_s/ADA[10]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.631</td>
</tr>
<tr>
<td>19</td>
<td>0.299</td>
<td>DAL_latched_11_s0/Q</td>
<td>mem_hi_mem_hi_1_7_s/ADA[10]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.633</td>
</tr>
<tr>
<td>20</td>
<td>0.299</td>
<td>DAL_latched_6_s0/Q</td>
<td>mem_hi_mem_hi_0_4_s/ADA[5]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.633</td>
</tr>
<tr>
<td>21</td>
<td>0.302</td>
<td>DAL_latched_12_s0/Q</td>
<td>mem_hi_mem_hi_1_7_s/ADA[11]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.637</td>
</tr>
<tr>
<td>22</td>
<td>0.303</td>
<td>DAL_latched_11_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADA[10]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.638</td>
</tr>
<tr>
<td>23</td>
<td>0.306</td>
<td>DAL_latched_7_s0/Q</td>
<td>mem_hi_mem_hi_1_2_s/ADA[6]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.641</td>
</tr>
<tr>
<td>24</td>
<td>0.317</td>
<td>DAL_latched_12_s0/Q</td>
<td>mem_lo_mem_lo_0_6_s/ADA[11]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.651</td>
</tr>
<tr>
<td>25</td>
<td>0.317</td>
<td>DAL_latched_12_s0/Q</td>
<td>mem_hi_mem_hi_1_4_s/ADA[11]</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-0.182</td>
<td>0.651</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.075</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.890</td>
</tr>
<tr>
<td>2</td>
<td>8.075</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.890</td>
</tr>
<tr>
<td>3</td>
<td>8.075</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.890</td>
</tr>
<tr>
<td>4</td>
<td>8.202</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg0/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.763</td>
</tr>
<tr>
<td>5</td>
<td>8.202</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg0/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.763</td>
</tr>
<tr>
<td>6</td>
<td>8.202</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg0/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.763</td>
</tr>
<tr>
<td>7</td>
<td>8.843</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg1/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>8</td>
<td>8.843</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg1/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>9</td>
<td>8.843</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg1/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.673</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg1/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>2</td>
<td>0.673</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg1/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>3</td>
<td>0.673</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg1/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>4</td>
<td>1.046</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg0/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.057</td>
</tr>
<tr>
<td>5</td>
<td>1.046</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg0/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.057</td>
</tr>
<tr>
<td>6</td>
<td>1.046</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst_dbg0/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.057</td>
</tr>
<tr>
<td>7</td>
<td>1.072</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.083</td>
</tr>
<tr>
<td>8</td>
<td>1.072</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.083</td>
</tr>
<tr>
<td>9</td>
<td>1.072</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.083</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dbg_tx_data[0]_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/clk_count_15_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/state_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>DAL_latched_8_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">DAL_latched_8_s0/Q</td>
</tr>
<tr>
<td>8.948</td>
<td>2.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>n237_s0/I1</td>
</tr>
<tr>
<td>9.497</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">n237_s0/F</td>
</tr>
<tr>
<td>9.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>dbg_tx_data[1]_0_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_0_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>dbg_tx_data[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 19.133%; route: 2.088, 72.782%; tC2Q: 0.232, 8.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td>DAL_latched_13_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>37</td>
<td>IOB42[B]</td>
<td style=" font-weight:bold;">DAL_latched_13_s0/Q</td>
</tr>
<tr>
<td>8.663</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>n232_s0/I1</td>
</tr>
<tr>
<td>9.125</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">n232_s0/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>dbg_tx_data[1]_5_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_5_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>dbg_tx_data[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 18.500%; route: 1.803, 72.210%; tC2Q: 0.232, 9.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td>DAL_latched_10_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">DAL_latched_10_s0/Q</td>
</tr>
<tr>
<td>8.662</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>n235_s0/I1</td>
</tr>
<tr>
<td>9.124</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/F</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>dbg_tx_data[1]_2_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_2_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>dbg_tx_data[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 18.506%; route: 1.802, 72.200%; tC2Q: 0.232, 9.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>8.741</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>n229_s0/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">n229_s0/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>dbg_tx_data[0]_0_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_0_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>dbg_tx_data[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.931%; route: 1.882, 75.732%; tC2Q: 0.232, 9.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>DAL_latched_9_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">DAL_latched_9_s0/Q</td>
</tr>
<tr>
<td>8.684</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>n236_s0/I1</td>
</tr>
<tr>
<td>9.055</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">n236_s0/F</td>
</tr>
<tr>
<td>9.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>dbg_tx_data[1]_1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_1_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>dbg_tx_data[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.286%; route: 1.824, 75.156%; tC2Q: 0.232, 9.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>DAL_latched_14_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">DAL_latched_14_s0/Q</td>
</tr>
<tr>
<td>8.592</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>n231_s0/I1</td>
</tr>
<tr>
<td>8.963</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">n231_s0/F</td>
</tr>
<tr>
<td>8.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>dbg_tx_data[1]_6_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_6_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>dbg_tx_data[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.887%; route: 1.732, 74.178%; tC2Q: 0.232, 9.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td>AIO_latched_1_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">AIO_latched_1_s0/Q</td>
</tr>
<tr>
<td>8.475</td>
<td>1.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>n228_s0/I1</td>
</tr>
<tr>
<td>8.846</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">n228_s0/F</td>
</tr>
<tr>
<td>8.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>dbg_tx_data[0]_1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_1_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>dbg_tx_data[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.725%; route: 1.615, 72.816%; tC2Q: 0.232, 10.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>37</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">DAL_latched_12_s0/Q</td>
</tr>
<tr>
<td>8.438</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>n233_s0/I1</td>
</tr>
<tr>
<td>8.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">n233_s0/F</td>
</tr>
<tr>
<td>8.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>dbg_tx_data[1]_4_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_4_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>dbg_tx_data[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 17.007%; route: 1.579, 72.359%; tC2Q: 0.232, 10.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td>AIO_latched_2_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">AIO_latched_2_s0/Q</td>
</tr>
<tr>
<td>8.388</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>n227_s0/I1</td>
</tr>
<tr>
<td>8.759</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">n227_s0/F</td>
</tr>
<tr>
<td>8.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>dbg_tx_data[0]_2_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_2_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>dbg_tx_data[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 17.404%; route: 1.529, 71.712%; tC2Q: 0.232, 10.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/Q</td>
</tr>
<tr>
<td>8.149</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>uart_tx_inst/n67_s14/I1</td>
</tr>
<tr>
<td>8.719</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n67_s14/F</td>
</tr>
<tr>
<td>8.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>uart_tx_inst/send_buf_3_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_3_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>uart_tx_inst/send_buf_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 31.049%; route: 1.034, 56.313%; tC2Q: 0.232, 12.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>DAL_latched_11_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">DAL_latched_11_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>n234_s0/I1</td>
</tr>
<tr>
<td>8.711</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">n234_s0/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>dbg_tx_data[1]_3_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[1]_3_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>dbg_tx_data[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 27.351%; route: 1.282, 61.517%; tC2Q: 0.232, 11.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB18[A]</td>
<td>AIO_latched_3_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">AIO_latched_3_s0/Q</td>
</tr>
<tr>
<td>8.132</td>
<td>1.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>n226_s0/I1</td>
</tr>
<tr>
<td>8.702</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">n226_s0/F</td>
</tr>
<tr>
<td>8.702</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>dbg_tx_data[0]_3_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_3_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>dbg_tx_data[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 27.479%; route: 1.272, 61.337%; tC2Q: 0.232, 11.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1021_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.058</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">n1021_s2/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">n1021_s2/F</td>
</tr>
<tr>
<td>8.001</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>8.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>8.700</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>dbg_tx_data[0]_5_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_5_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>dbg_tx_data[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 35.383%; route: 0.576, 19.116%; tC2Q: 1.371, 45.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1021_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.058</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">n1021_s2/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">n1021_s2/F</td>
</tr>
<tr>
<td>8.001</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>8.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>8.700</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>dbg_tx_data[0]_6_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_6_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>dbg_tx_data[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 35.383%; route: 0.576, 19.116%; tC2Q: 1.371, 45.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1021_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_data[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.058</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">n1021_s2/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">n1021_s2/F</td>
</tr>
<tr>
<td>8.001</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>8.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>8.700</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" font-weight:bold;">dbg_tx_data[0]_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>dbg_tx_data[0]_7_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_data[0]_7_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>dbg_tx_data[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 35.383%; route: 0.576, 19.116%; tC2Q: 1.371, 45.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_clear_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>rx_clear_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">rx_clear_s0/Q</td>
</tr>
<tr>
<td>8.041</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>uart_rx_inst/n56_s1/I0</td>
</tr>
<tr>
<td>8.503</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s1/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>uart_rx_inst/rx_data_ready_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.192%; route: 1.070, 60.655%; tC2Q: 0.232, 13.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>8.056</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>uart_tx_inst/n68_s14/I1</td>
</tr>
<tr>
<td>8.626</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n68_s14/F</td>
</tr>
<tr>
<td>8.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>uart_tx_inst/send_buf_2_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_2_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>uart_tx_inst/send_buf_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 32.704%; route: 0.941, 53.985%; tC2Q: 0.232, 13.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_4_s0/Q</td>
</tr>
<tr>
<td>8.072</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>uart_tx_inst/n65_s14/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n65_s14/F</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>uart_tx_inst/send_buf_5_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_5_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>uart_tx_inst/send_buf_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 31.586%; route: 0.957, 55.066%; tC2Q: 0.232, 13.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/Q</td>
</tr>
<tr>
<td>8.072</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>uart_tx_inst/n63_s14/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n63_s14/F</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>uart_tx_inst/send_buf_7_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_7_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>uart_tx_inst/send_buf_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 31.586%; route: 0.957, 55.066%; tC2Q: 0.232, 13.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>8.069</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>uart_tx_inst/n66_s14/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n66_s14/F</td>
</tr>
<tr>
<td>8.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>uart_tx_inst/send_buf_4_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_4_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>uart_tx_inst/send_buf_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 31.646%; route: 0.954, 54.981%; tC2Q: 0.232, 13.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_5_s0/Q</td>
</tr>
<tr>
<td>8.149</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>uart_tx_inst/n64_s14/I1</td>
</tr>
<tr>
<td>8.611</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n64_s14/F</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>uart_tx_inst/send_buf_6_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_6_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>uart_tx_inst/send_buf_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.739%; route: 1.034, 59.833%; tC2Q: 0.232, 13.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>8.149</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>uart_tx_inst/n62_s14/I1</td>
</tr>
<tr>
<td>8.611</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n62_s14/F</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>uart_tx_inst/send_buf_8_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_8_s2</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>uart_tx_inst/send_buf_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.739%; route: 1.034, 59.833%; tC2Q: 0.232, 13.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>7.786</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/n36_s2/I0</td>
</tr>
<tr>
<td>8.356</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.713%; route: 0.670, 45.531%; tC2Q: 0.232, 15.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>7.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>7.786</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/n25_s9/I1</td>
</tr>
<tr>
<td>8.335</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n25_s9/F</td>
</tr>
<tr>
<td>8.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 36.506%; route: 1.196, 63.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 37.826%; route: 0.670, 46.189%; tC2Q: 0.232, 15.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>n272_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_tx_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.058</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">n272_s1/I0</td>
</tr>
<tr>
<td>7.607</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">n272_s1/F</td>
</tr>
<tr>
<td>8.331</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">dbg_tx_send_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>dbg_tx_send_1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_tx_send_1_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>dbg_tx_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.769%; route: 0.724, 27.371%; tC2Q: 1.371, 51.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>last_SCTL_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>last_SCTL_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">last_SCTL_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>last_SCTL_n_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>last_SCTL_n_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>last_SCTL_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.864</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>6.808</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_4_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem_lo_mem_lo_0_4_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_4_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem_lo_mem_lo_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.075%; tC2Q: 0.202, 41.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>38</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>6.932</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_5_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.697%; tC2Q: 0.202, 33.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>DAL_latched_6_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">DAL_latched_6_s0/Q</td>
</tr>
<tr>
<td>6.934</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_5_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 66.764%; tC2Q: 0.202, 33.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>DAL_latched_5_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">DAL_latched_5_s0/Q</td>
</tr>
<tr>
<td>6.934</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_5_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 66.764%; tC2Q: 0.202, 33.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>DAL_latched_6_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">DAL_latched_6_s0/Q</td>
</tr>
<tr>
<td>6.938</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_7_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem_lo_mem_lo_0_7_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 67.009%; tC2Q: 0.202, 32.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>DAL_latched_3_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">DAL_latched_3_s0/Q</td>
</tr>
<tr>
<td>6.939</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem_hi_mem_hi_1_0_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_0_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem_hi_mem_hi_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.082%; tC2Q: 0.202, 32.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>DAL_latched_5_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">DAL_latched_5_s0/Q</td>
</tr>
<tr>
<td>6.943</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_7_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem_lo_mem_lo_0_7_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.415, 67.250%; tC2Q: 0.202, 32.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>DAL_latched_3_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">DAL_latched_3_s0/Q</td>
</tr>
<tr>
<td>6.945</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_4_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem_lo_mem_lo_0_4_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_4_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem_lo_mem_lo_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 67.357%; tC2Q: 0.202, 32.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>DAL_latched_3_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">DAL_latched_3_s0/Q</td>
</tr>
<tr>
<td>6.945</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_2_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 67.357%; tC2Q: 0.202, 32.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>6.947</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_7_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem_lo_mem_lo_0_7_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.488%; tC2Q: 0.202, 32.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>DAL_latched_6_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">DAL_latched_6_s0/Q</td>
</tr>
<tr>
<td>6.948</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_2_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.420, 67.545%; tC2Q: 0.202, 32.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>DAL_latched_6_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">DAL_latched_6_s0/Q</td>
</tr>
<tr>
<td>6.948</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem_hi_mem_hi_1_0_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_0_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem_hi_mem_hi_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.420, 67.545%; tC2Q: 0.202, 32.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>6.948</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_5_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.420, 67.549%; tC2Q: 0.202, 32.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>37</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">DAL_latched_12_s0/Q</td>
</tr>
<tr>
<td>6.949</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_lo_mem_lo_0_1_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 67.577%; tC2Q: 0.202, 32.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>DAL_latched_5_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">DAL_latched_5_s0/Q</td>
</tr>
<tr>
<td>6.951</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_2_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 67.666%; tC2Q: 0.202, 32.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>DAL_latched_11_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>34</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">DAL_latched_11_s0/Q</td>
</tr>
<tr>
<td>6.952</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>mem_lo_mem_lo_0_3_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 67.722%; tC2Q: 0.202, 32.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>DAL_latched_11_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>34</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">DAL_latched_11_s0/Q</td>
</tr>
<tr>
<td>6.957</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_1_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_lo_mem_lo_1_1_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_1_1_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_lo_mem_lo_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.429, 67.991%; tC2Q: 0.202, 32.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>DAL_latched_11_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>34</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">DAL_latched_11_s0/Q</td>
</tr>
<tr>
<td>6.959</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_7_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_hi_mem_hi_1_7_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.431, 68.104%; tC2Q: 0.202, 31.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>DAL_latched_6_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">DAL_latched_6_s0/Q</td>
</tr>
<tr>
<td>6.959</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_0_4_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>mem_hi_mem_hi_0_4_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_0_4_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>mem_hi_mem_hi_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.431, 68.104%; tC2Q: 0.202, 31.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>37</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">DAL_latched_12_s0/Q</td>
</tr>
<tr>
<td>6.963</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_7_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_hi_mem_hi_1_7_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.435, 68.289%; tC2Q: 0.202, 31.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td>DAL_latched_11_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>34</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">DAL_latched_11_s0/Q</td>
</tr>
<tr>
<td>6.963</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_lo_mem_lo_0_1_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.436, 68.317%; tC2Q: 0.202, 31.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>35</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>6.967</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_2_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.439, 68.486%; tC2Q: 0.202, 31.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>37</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">DAL_latched_12_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_6_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_lo_mem_lo_0_6_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_0_6_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_lo_mem_lo_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 68.987%; tC2Q: 0.202, 31.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>6.326</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
<tr>
<td>6.528</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>37</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">DAL_latched_12_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_4_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>6.508</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>mem_hi_mem_hi_1_4_s/CLKA</td>
</tr>
<tr>
<td>6.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_hi_mem_hi_1_4_s</td>
</tr>
<tr>
<td>6.661</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>mem_hi_mem_hi_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 51.099%; route: 0.648, 48.901%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 68.987%; tC2Q: 0.202, 31.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 44.938%; route: 0.830, 55.062%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 87.724%; tC2Q: 0.232, 12.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 87.724%; tC2Q: 0.232, 12.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 87.724%; tC2Q: 0.232, 12.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg0/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg0/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>uart_tx_inst_dbg0/state_1_s4/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>uart_tx_inst_dbg0/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 86.842%; tC2Q: 0.232, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg0/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg0/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>uart_tx_inst_dbg0/state_0_s3/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>uart_tx_inst_dbg0/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 86.842%; tC2Q: 0.232, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg0/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.659</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg0/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>uart_tx_inst_dbg0/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>uart_tx_inst_dbg0/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 86.842%; tC2Q: 0.232, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg1/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.018</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg1/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>uart_tx_inst_dbg1/state_1_s4/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>uart_tx_inst_dbg1/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 79.325%; tC2Q: 0.232, 20.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg1/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.018</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg1/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>uart_tx_inst_dbg1/state_0_s3/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>uart_tx_inst_dbg1/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 79.325%; tC2Q: 0.232, 20.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg1/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>3.018</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg1/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>uart_tx_inst_dbg1/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>uart_tx_inst_dbg1/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 79.325%; tC2Q: 0.232, 20.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg1/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.224</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg1/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>uart_tx_inst_dbg1/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>uart_tx_inst_dbg1/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.474%; tC2Q: 0.202, 29.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg1/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.224</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg1/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>uart_tx_inst_dbg1/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>uart_tx_inst_dbg1/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.474%; tC2Q: 0.202, 29.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg1/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.224</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg1/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>uart_tx_inst_dbg1/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>uart_tx_inst_dbg1/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.474%; tC2Q: 0.202, 29.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg0/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg0/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>uart_tx_inst_dbg0/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>uart_tx_inst_dbg0/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 80.891%; tC2Q: 0.202, 19.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg0/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg0/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>uart_tx_inst_dbg0/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>uart_tx_inst_dbg0/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 80.891%; tC2Q: 0.202, 19.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg0/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg0/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>uart_tx_inst_dbg0/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>uart_tx_inst_dbg0/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 80.891%; tC2Q: 0.202, 19.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.623</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 81.355%; tC2Q: 0.202, 18.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.623</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 81.355%; tC2Q: 0.202, 18.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>2.623</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>285</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 81.355%; tC2Q: 0.202, 18.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dbg_tx_data[0]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>dbg_tx_data[0]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>dbg_tx_data[0]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/clk_count_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/clk_count_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/clk_count_15_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/state_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>285</td>
<td>sys_clk_d</td>
<td>3.573</td>
<td>1.455</td>
</tr>
<tr>
<td>45</td>
<td>SCTL_n_d</td>
<td>3.126</td>
<td>1.371</td>
</tr>
<tr>
<td>38</td>
<td>DAL_latched[1]</td>
<td>3.488</td>
<td>1.769</td>
</tr>
<tr>
<td>38</td>
<td>DAL_latched[2]</td>
<td>3.756</td>
<td>1.699</td>
</tr>
<tr>
<td>37</td>
<td>DAL_latched[12]</td>
<td>3.017</td>
<td>2.282</td>
</tr>
<tr>
<td>37</td>
<td>DAL_latched[13]</td>
<td>2.701</td>
<td>3.148</td>
</tr>
<tr>
<td>35</td>
<td>DAL_latched[4]</td>
<td>3.743</td>
<td>1.702</td>
</tr>
<tr>
<td>35</td>
<td>DAL_latched[5]</td>
<td>3.903</td>
<td>1.552</td>
</tr>
<tr>
<td>35</td>
<td>DAL_latched[8]</td>
<td>2.329</td>
<td>3.076</td>
</tr>
<tr>
<td>35</td>
<td>DAL_latched[6]</td>
<td>3.996</td>
<td>1.535</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R27C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R27C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R31C24</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C32</td>
<td>79.17%</td>
</tr>
<tr>
<td>R23C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R30C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R31C28</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
