### FPGA_BCD_TO_FND
Basys3 보드, Vivado 2020.1에서 Verilog를 이용한 BCD를 FND에 출력하는 코드

## 1. Diagram
1) DigitSelect_Decoder
![DigitSelect_Decoder](https://user-images.githubusercontent.com/114629562/194764607-e82e93c4-cb81-4503-9714-44d9a7af4efe.PNG)

2) BCDToFND_Decoder
![BCDToFND_Decoder](https://user-images.githubusercontent.com/114629562/194764626-f8e988c6-7424-4f0f-807a-2d10644c3a65.PNG)

3) BCDToFND
![BCDToFND](https://user-images.githubusercontent.com/114629562/194764646-1e2823df-6517-4ec2-90ea-dbf7d37754b5.PNG)


## 2. RTL Analysis
1) DigitSelect_Decoder
![DigitSelect_Decoder RTL Analysis](https://user-images.githubusercontent.com/114629562/194762017-4b5be61f-8303-4c06-8951-00fce579594a.PNG)

2) BCDToFND_Decoder
![BCDToFND_Decoder RTL Analysis](https://user-images.githubusercontent.com/114629562/194762084-65d275a2-f4c6-4db2-a505-7eb4ed053e60.PNG)

3) BCDToFND
![BCDToFND RTL Analysis](https://user-images.githubusercontent.com/114629562/194762183-cebbc5bf-789c-4f16-9bed-e2fb743122f5.PNG)


## 3. BCDToFND's Simulation Result
![Simulation Result of BCD_TO_FND](https://user-images.githubusercontent.com/114629562/194762563-f4ec1189-94da-4da6-b93e-c9d0bce0aa2b.PNG)


# 4. 동작 영상
https://user-images.githubusercontent.com/114629562/194763906-5291bc59-20ab-4d38-962b-b6acaa56b2ba.mp4