#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
#OS: Windows 10 or later
#Hostname: FREE-FPGA

# Thu Oct 24 20:08:01 2024

#Implementation: impl1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_rx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_tx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_rx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_tx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_ctrl.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\crc32_d8.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\signal_dejitter.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\rotate_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\opto_switch_filter.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v" (library work)
@W: CG1337 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":172:9:172:18|Net o_opto_err is not declared.
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\sync_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_cnt.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\laser\laser_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_control.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\pluse_average.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\division.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\AD_SPI.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_lvds_ctrl.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_lvds.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dataram_2048x8\dataram_2048x8.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dcfifo_rmiirx_36x2\dcfifo_rmiirx_36x2.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dcfifo_rmiitx_2048x2\dcfifo_rmiitx_2048x2.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\ddr3_user_rdfifo\ddr3_user_rdfifo.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\ddr3_user_wrfifo\ddr3_user_wrfifo.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\eth_pll\eth_pll.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\fifo_mac_frame_2048x10\fifo_mac_frame_2048x10.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier\multiplier.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\pll\pll.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\sdrx1b_ip\sdrx1b_ip.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\sdrx2b_ip\sdrx2b_ip.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\sub_ip\sub_ip.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\synfifo_data_2048x8\synfifo_data_2048x8.v" (library work)
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\df1_lidar_ip.v" (library work)
@N: CG334 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\df1_lidar_ip.v":1:13:1:25|Read directive translate_off.
@N: CG333 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\df1_lidar_ip.v":3:13:3:24|Read directive translate_on.
@W: CG274 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\df1_lidar_ip.v":5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used
@I::"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v" (library work)
@I:"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\datagram_cmd_defines.v" (library work)
Verilog syntax check successful!
Selecting top level module df1_lidar_top
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\pll\pll.v":8:7:8:9|Synthesizing module pll in library work.
Running optimization stage 1 on pll .......
@W: CL168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\pll\pll.v":24:8:24:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on pll (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@E: CG389 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":169:15:169:29|Reference to undefined module phy_mdio_ctrl
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\eth_pll\eth_pll.v":8:7:8:13|Synthesizing module eth_pll in library work.
Running optimization stage 1 on eth_pll .......
@W: CL168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\eth_pll\eth_pll.v":20:8:20:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on eth_pll (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":25:7:25:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":367:7:367:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":656:7:656:9|Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":810:7:810:10|Synthesizing module XOR2 in library work.
Running optimization stage 1 on XOR2 .......
Finished optimization stage 1 on XOR2 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":710:7:710:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
Finished optimization stage 1 on ROM16X1A (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":866:7:866:12|Synthesizing module DP16KD in library work.
Running optimization stage 1 on DP16KD .......
Finished optimization stage 1 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":110:7:110:13|Synthesizing module FD1P3BX in library work.
Running optimization stage 1 on FD1P3BX .......
Finished optimization stage 1 on FD1P3BX (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":119:7:119:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":168:7:168:13|Synthesizing module FD1S3DX in library work.
Running optimization stage 1 on FD1S3DX .......
Finished optimization stage 1 on FD1S3DX (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":160:7:160:13|Synthesizing module FD1S3BX in library work.
Running optimization stage 1 on FD1S3BX .......
Finished optimization stage 1 on FD1S3BX (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":76:7:76:11|Synthesizing module CCU2C in library work.
Running optimization stage 1 on CCU2C .......
Finished optimization stage 1 on CCU2C (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dcfifo_rmiirx_36x2\dcfifo_rmiirx_36x2.v":8:7:8:24|Synthesizing module dcfifo_rmiirx_36x2 in library work.
Running optimization stage 1 on dcfifo_rmiirx_36x2 .......
Finished optimization stage 1 on dcfifo_rmiirx_36x2 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 117MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_rx.v":17:7:17:13|Synthesizing module rmii_rx in library work.
Running optimization stage 1 on rmii_rx .......
Finished optimization stage 1 on rmii_rx (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 117MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dcfifo_rmiitx_2048x2\dcfifo_rmiitx_2048x2.v":8:7:8:26|Synthesizing module dcfifo_rmiitx_2048x2 in library work.
Running optimization stage 1 on dcfifo_rmiitx_2048x2 .......
Finished optimization stage 1 on dcfifo_rmiitx_2048x2 (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_tx.v":17:7:17:13|Synthesizing module rmii_tx in library work.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_tx.v":44:14:44:26|Object r_ethphy_txen is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_tx.v":45:29:45:40|Object r_ethphy_txd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rmii_tx .......
Finished optimization stage 1 on rmii_tx (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_top.v":16:7:16:14|Synthesizing module rmii_top in library work.
Running optimization stage 1 on rmii_top .......
Finished optimization stage 1 on rmii_top (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 118MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\fifo_mac_frame_2048x10\fifo_mac_frame_2048x10.v":8:7:8:28|Synthesizing module fifo_mac_frame_2048x10 in library work.
Running optimization stage 1 on fifo_mac_frame_2048x10 .......
Finished optimization stage 1 on fifo_mac_frame_2048x10 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_rx.v":32:7:32:12|Synthesizing module mac_rx in library work.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_rx.v":69:28:69:41|Removing wire w_mac_head_vld, as there is no assignment to it.
Running optimization stage 1 on mac_rx .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_rx.v":278:1:278:6|Pruning unused register r1_fifo_rden. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_rx.v":97:1:97:6|Pruning unused register r3_rmii_rx_vld. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mac_rx (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 121MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_tx.v":16:7:16:12|Synthesizing module mac_tx in library work.
Running optimization stage 1 on mac_tx .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_tx.v":110:1:110:6|Pruning unused register r1_rmii_txdcnt[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_tx.v":87:1:87:6|Pruning unused register r1_rmii_txen. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mac_tx (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 121MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":29:7:29:13|Synthesizing module mac_top in library work.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":62:32:62:41|Removing wire mac_tx_sop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":63:32:63:41|Removing wire mac_tx_eop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":64:32:64:41|Removing wire mac_tx_vld, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":65:32:65:41|Removing wire mac_tx_dat, as there is no assignment to it.
Running optimization stage 1 on mac_top .......
Finished optimization stage 1 on mac_top (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 121MB)
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":192:4:192:13|Type of parameter BOARD_IP on the instance u_arp_ctrl is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":192:4:192:13|Type of parameter DES_IP on the instance u_arp_ctrl is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_ctrl.v":111:4:111:11|Type of parameter BOARD_IP on the instance u_arp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":44:7:44:12|Synthesizing module arp_rx in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DEST_IP=32'b11000000101010000000000100000001
	ST_IDLE=5'b00000
	ST_ETH_HEAD=5'b00001
	ST_ARP_DATA=5'b00010
	ST_WAIT_EOP=5'b00100
	ST_RX_END=5'b01000
	ETH_TYPE=16'b0000100000000110
   Generated name = arp_rx_3232235786_3232235777_0_1_2_4_8_2054_Z1
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":243:47:243:60|Removing redundant assignment.
Running optimization stage 1 on arp_rx_3232235786_3232235777_0_1_2_4_8_2054_Z1 .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":308:4:308:9|Pruning unused register r_rxcrc32_true. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":174:4:174:9|Pruning unused register r_fcs_data[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":174:4:174:9|Pruning unused bits 7 to 0 of r_eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on arp_rx_3232235786_3232235777_0_1_2_4_8_2054_Z1 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_ctrl.v":139:4:139:11|Type of parameter BOARD_IP on the instance u_arp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_ctrl.v":139:4:139:11|Type of parameter DES_IP on the instance u_arp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":44:7:44:12|Synthesizing module arp_tx in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
	ST_IDLE=5'b00001
	ST_PREAMBLE=5'b00010
	ST_ETH_HEAD=5'b00100
	ST_ARP_DATA=5'b01000
	ST_CRC=5'b10000
	ETH_TYPE=16'b0000100000000110
	HD_TYPE=16'b0000000000000001
	PROTOCOL_TYPE=16'b0000100000000000
	MIN_DATA_NUM=16'b0000000000101110
   Generated name = arp_tx_Z2
Running optimization stage 1 on arp_tx_Z2 .......
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":367:4:367:9|Sharing sequential element r_crc_clr and merging r_tx_done. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[5] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[4] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[3] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[2] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[1] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_preamble[0] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[11] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[10] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[10] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[10] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[8] and merging r_eth_head[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[8] and merging r_eth_head[9]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[7] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[7] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_eth_head[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[6] and merging r_eth_head[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[6] and merging r_eth_head[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[6] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_eth_head[6] and merging r_eth_head[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[17][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[17] and merging r_eth_head[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[17] and merging r_eth_head[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[17] and merging r_eth_head[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[17] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[17] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[16][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[16] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[15][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[15] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[15] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[15] and merging r_eth_head[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[15] and merging r_eth_head[8]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[15] and merging r_eth_head[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[15] and merging r_eth_head[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[14][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[13] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[12] and merging r_eth_head[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[12] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[12] and merging r_eth_head[10]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[12] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[12] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Sharing sequential element r_arp_data[11] and merging r_eth_head[9]. Add a syn_preserve attribute to the element to prevent sharing.

Only the first 100 messages of id 'CL177' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_demo\df1_lidar_top\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL177' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL177} -count unlimited' in the Tcl shell.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|Feedback mux created for signal r_arp_data[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[4][2:1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[6][7:0] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[11][5:4] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[11][1:0] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[14][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[14][5:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_arp_data[16][7:1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[6][7] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[6][6] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[6][4] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[6][2] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[7][7:5] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[7][3:1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[8][5] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[8][4:2] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[8][1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[9][7:6] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[9][5:4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[9][3:2] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[9][1:0] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[10][5:3] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[10][1:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[13][7:3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[13][2:1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_eth_head[13][0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":179:4:179:9|All reachable assignments to r_preamble[7][0] assign 1, register removed by optimization
Finished optimization stage 1 on arp_tx_Z2 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\crc32_d8.v":17:7:17:14|Synthesizing module crc32_d8 in library work.
Running optimization stage 1 on crc32_d8 .......
Finished optimization stage 1 on crc32_d8 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_ctrl.v":44:7:44:14|Synthesizing module arp_ctrl in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = arp_ctrl_3232235786_3232235878_Z3
Running optimization stage 1 on arp_ctrl_3232235786_3232235878_Z3 .......
Finished optimization stage 1 on arp_ctrl_3232235786_3232235878_Z3 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 127MB)
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":223:4:223:11|Type of parameter BOARD_IP on the instance u_ip_top is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":223:4:223:11|Type of parameter DES_IP on the instance u_ip_top is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":90:4:90:13|Type of parameter BOARD_IP on the instance u_icmp_top is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":90:4:90:13|Type of parameter DES_IP on the instance u_icmp_top is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":136:4:136:12|Type of parameter BOARD_IP on the instance u_icmp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":76:7:76:13|Synthesizing module icmp_rx in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DEST_IP=32'b11000000101010000000000100000001
	ST_IDLE=8'b00000000
	ST_ETH_HEAD=8'b00000001
	ST_IP_HEAD=8'b00000010
	ST_ICMP_HEAD=8'b00000100
	ST_ICMP_DATA=8'b00001000
	ST_WAIT_EOP=8'b00010000
	ST_RX_DONE=8'b00100000
	ST_RX_END=8'b01000000
	ETH_TYPE=16'b0000100000000000
	ICMP_TYPE=8'b00000001
	ECHO_REQUEST=8'b00001000
   Generated name = icmp_rx_Z4
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":381:56:381:75|Removing redundant assignment.
Running optimization stage 1 on icmp_rx_Z4 .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused register r_recv_srcmac[47:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused register r_recv_srcip[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused register r_iphead_byte_num[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused register r_icmp_code[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused register r_icmp_checksum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused register r_rec_encnt[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused bits 31 to 24 of r_recv_desip[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Pruning unused bits 7 to 0 of r_eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":228:4:228:9|Feedback mux created for signal r_rec_byte_num[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on icmp_rx_Z4 (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 127MB)
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":163:4:163:12|Type of parameter BOARD_IP on the instance u_icmp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":163:4:163:12|Type of parameter DES_IP on the instance u_icmp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":16:7:16:13|Synthesizing module icmp_tx in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
	ST_IDLE=8'b00000001
	ST_HEAD_CHECKSUM=8'b00000010
	ST_ICMP_CHECKSUM=8'b00000100
	ST_PREAMBLE=8'b00001000
	ST_ETH_HEAD=8'b00010000
	ST_IP_HEAD=8'b00100000
	ST_ICMP_DATA=8'b01000000
	ST_CRC=8'b10000000
	ETH_TYPE=16'b0000100000000000
	ICMP_TYPE=8'b00000001
	MIN_DATA_NUM=16'b0000000000010010
	ECHO_REPLY=8'b00000000
   Generated name = icmp_tx_Z5
Running optimization stage 1 on icmp_tx_Z5 .......
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[5][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[1][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[6][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[4][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[3][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[2][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_ip_head[0][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Feedback mux created for signal r_eth_head[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[6][7] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[6][6] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[6][4] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[6][2] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[7][7:5] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[7][3:1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[8][5] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[8][4:2] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[8][1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[8][0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[9][7:6] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[9][5:4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[9][3:2] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[9][1:0] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[10][5:3] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[10][1:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_eth_head[13][7:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|All reachable assignments to r_preamble[7][0] assign 1, register removed by optimization
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][24] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][26] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][30] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[0][31] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][16] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][24] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][26] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][30] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[2][31] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][0] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][1] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][2] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][3] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][4] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][5] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][6] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][7] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][8] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][9] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][10] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][11] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][12] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][13] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][14] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][15] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][19] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][21] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][23] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][24] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][26] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][30] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[3][31] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][0] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][1] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][2] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][3] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][4] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][5] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][6] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][7] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][8] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][9] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][10] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][11] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][12] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][13] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][14] is always 1.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[1][15] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][24] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][26] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][30] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Register bit r_ip_head[5][31] is always 0.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Pruning register bits 31 to 16 of r_ip_head[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Pruning register bits 31 to 16 of r_ip_head[5][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":217:4:217:9|Pruning register bits 31 to 16 of r_ip_head[0][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on icmp_tx_Z5 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\synfifo_data_2048x8\synfifo_data_2048x8.v":8:7:8:25|Synthesizing module synfifo_data_2048x8 in library work.
Running optimization stage 1 on synfifo_data_2048x8 .......
Finished optimization stage 1 on synfifo_data_2048x8 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":76:7:76:14|Synthesizing module icmp_top in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = icmp_top_3232235786_3232235878_Z6
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":97:32:97:43|Removing wire o_icmp_txsop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":98:32:98:43|Removing wire o_icmp_txeop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":116:32:116:44|Removing wire w_icmp_rxdone, as there is no assignment to it.
Running optimization stage 1 on icmp_top_3232235786_3232235878_Z6 .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":97:32:97:43|*Output o_icmp_txsop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_top.v":98:32:98:43|*Output o_icmp_txeop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on icmp_top_3232235786_3232235878_Z6 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":121:4:121:12|Type of parameter BOARD_IP on the instance u_udp_top is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":121:4:121:12|Type of parameter DES_IP on the instance u_udp_top is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":136:4:136:11|Type of parameter BOARD_IP on the instance u_udp_rx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":64:7:64:12|Synthesizing module udp_rx in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	ST_IDLE=8'b00000000
	ST_ETH_HEAD=8'b00000001
	ST_IP_HEAD=8'b00000010
	ST_UDP_HEAD=8'b00000100
	ST_UDP_DATA=8'b00001000
	ST_WAIT_EOP=8'b00010000
	ST_RX_END=8'b00100000
	ETH_TYPE=16'b0000100000000000
	UDP_TYPE=8'b00010001
   Generated name = udp_rx_Z7
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":128:20:128:32|Object r_send_desmac is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":129:20:129:31|Object r_send_desip is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on udp_rx_Z7 .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":202:4:202:9|Pruning unused register r_recv_srcmac[47:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":202:4:202:9|Pruning unused register r_recv_srcip[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":202:4:202:9|Pruning unused register r_ip_head_byte_num[5:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":202:4:202:9|Pruning unused bits 31 to 24 of r_recv_desip[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":202:4:202:9|Pruning unused bits 7 to 0 of r_eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on udp_rx_Z7 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":160:4:160:11|Type of parameter BOARD_IP on the instance u_udp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":160:4:160:11|Type of parameter DES_IP on the instance u_udp_tx is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":64:7:64:12|Synthesizing module udp_tx in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
	BOARD_PORT_NUM=16'b0000010011010010
	ST_IDLE=8'b00000000
	ST_CHECK_SUM=8'b00000001
	ST_PREAMBLE=8'b00000010
	ST_ETH_HEAD=8'b00000100
	ST_IP_HEAD=8'b00001000
	ST_TX_DATA=8'b00010000
	ST_CRC=8'b00100000
	ETH_TYPE=16'b0000100000000000
	UDP_TYPE=8'b00010001
	MIN_DATA_NUM=16'b0000000000010010
   Generated name = udp_tx_Z8
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":422:47:422:64|Removing redundant assignment.
Running optimization stage 1 on udp_tx_Z8 .......
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[1][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[6][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[5][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[4][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[3][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[2][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_ip_head[0][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[11][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[10][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[9][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[8][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Feedback mux created for signal r_eth_head[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[6][7] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[6][6] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[6][4] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[6][2] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[7][7:5] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[7][3:1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[8][5] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[8][4:2] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[8][1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[8][0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[9][7:6] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[9][5:4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[9][3:2] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[9][1:0] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[10][5:3] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[10][1:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_eth_head[13][7:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|All reachable assignments to r_preamble[7][0] assign 1, register removed by optimization
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Register bit r_ip_head[0][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Register bit r_ip_head[0][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Register bit r_ip_head[0][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Register bit r_ip_head[0][19] is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_demo\df1_lidar_top\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Pruning register bits 31 to 16 of r_ip_head[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Pruning register bits 31 to 16 of r_ip_head[0][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":260:4:260:9|Pruning register bits 15 to 0 of r_ip_head[6][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on udp_tx_Z8 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dataram_2048x8\dataram_2048x8.v":8:7:8:20|Synthesizing module dataram_2048x8 in library work.
Running optimization stage 1 on dataram_2048x8 .......
@W: CL168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\dataram_2048x8\dataram_2048x8.v":24:8:24:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on dataram_2048x8 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":63:7:63:13|Synthesizing module udp_top in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = udp_top_3232235786_3232235878_Z9
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":84:32:84:42|Removing wire o_udp_txsop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":85:32:85:42|Removing wire o_udp_txeop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":108:32:108:39|Removing wire w_rec_en, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":109:32:109:41|Removing wire w_rec_data, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":110:32:110:42|Removing wire w_fifo_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":111:32:111:43|Removing wire w_fifo_rdata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":112:32:112:43|Removing wire w_fifo_empty, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":113:32:113:42|Removing wire w_fifo_full, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":114:32:114:45|Removing wire w_rec_byte_num, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":115:32:115:43|Removing wire w_udp_rxdone, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":116:32:116:40|Removing wire w_icmp_id, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":117:32:117:41|Removing wire w_icmp_seq, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":118:32:118:47|Removing wire w_reply_checksum, as there is no assignment to it.
Running optimization stage 1 on udp_top_3232235786_3232235878_Z9 .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":84:32:84:42|*Output o_udp_txsop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_top.v":85:32:85:42|*Output o_udp_txeop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on udp_top_3232235786_3232235878_Z9 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":17:7:17:12|Synthesizing module ip_top in library work.

	BOARD_MAC=48'b101010100001000100100010001100110100010001010101
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = ip_top_3232235786_3232235878_Z10
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":70:32:70:43|Removing wire w_arp_rxdone, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":71:32:71:43|Removing wire w_arp_rxtype, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":72:32:72:44|Removing wire w_send_desmac, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":73:32:73:43|Removing wire w_send_desip, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":75:32:75:43|Removing wire w_icmp_txsop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":76:32:76:43|Removing wire w_icmp_txeop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":77:32:77:43|Removing wire w_icmp_txvld, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\ip_top.v":78:32:78:44|Removing wire w_icmp_txdata, as there is no assignment to it.
Running optimization stage 1 on ip_top_3232235786_3232235878_Z10 .......
Finished optimization stage 1 on ip_top_3232235786_3232235878_Z10 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":21:7:21:28|Synthesizing module udpcom_datagram_parser in library work.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":28:16:28:31|Removing wire o_udp_rxram_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":38:16:38:21|Removing wire o_busy, as there is no assignment to it.
Running optimization stage 1 on udpcom_datagram_parser .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":28:16:28:31|*Output o_udp_rxram_rden has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":38:16:38:21|*Output o_busy has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":235:4:235:9|Pruning unused register r_recv_cmdtype[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":215:4:215:9|Pruning unused register r_recv_length[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":195:4:195:9|Pruning unused register r_recv_header[15:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on udpcom_datagram_parser (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":17:7:17:14|Synthesizing module eth_ctrl in library work.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":66:11:66:29|Object r_mac_packet_tx_sop is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":67:14:67:32|Object r_mac_packet_tx_eop is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on eth_ctrl .......
Finished optimization stage 1 on eth_ctrl (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":44:7:44:13|Synthesizing module eth_top in library work.
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":166:12:166:20|Input i_arp_tx_sop on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":166:12:166:20|Input i_arp_tx_eop on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":166:12:166:20|Input i_arp_tx_vld on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":166:12:166:20|Input i_arp_tx_dat on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_top.v":131:28:131:38|Removing wire w_eth_rxclk, as there is no assignment to it.
Running optimization stage 1 on eth_top .......
Finished optimization stage 1 on eth_top (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\signal_dejitter.v":17:7:17:21|Synthesizing module signal_dejitter in library work.

	DEJTER_CLK_CNT=32'b00000000000000000000000111110100
   Generated name = signal_dejitter_500s
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\signal_dejitter.v":47:20:47:31|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\signal_dejitter.v":53:20:53:31|Removing redundant assignment.
Running optimization stage 1 on signal_dejitter_500s .......
@W: CL265 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\signal_dejitter.v":35:1:35:6|Removing unused bit 3 of r_signal_sample[3:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on signal_dejitter_500s (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":18:7:18:17|Synthesizing module motor_drive in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":148:23:148:38|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":169:17:169:26|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":179:19:179:29|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":189:19:189:29|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":225:20:225:30|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":233:18:233:28|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":267:20:267:32|Removing redundant assignment.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":66:14:66:24|Removing wire w_opto_rise, as there is no assignment to it.
Running optimization stage 1 on motor_drive .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":75:1:75:6|Pruning unused register r_cnt_true[23:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Optimizing register bit r_motor_state[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":255:1:255:6|Pruning register bits 15 to 2 of r_motor_state[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on motor_drive (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_control.v":18:7:18:19|Synthesizing module motor_control in library work.
Running optimization stage 1 on motor_control .......
Finished optimization stage 1 on motor_control (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\opto_switch_filter.v":18:7:18:24|Synthesizing module opto_switch_filter in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\opto_switch_filter.v":53:17:53:26|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\opto_switch_filter.v":61:20:61:32|Removing redundant assignment.
Running optimization stage 1 on opto_switch_filter .......
Finished optimization stage 1 on opto_switch_filter (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":14:7:14:17|Synthesizing module motor_monit in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":100:18:100:28|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":123:20:123:30|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":129:18:129:28|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":161:20:161:32|Removing redundant assignment.
Running optimization stage 1 on motor_monit .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":163:1:163:6|Pruning unused register r_opto_err. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":151:1:151:6|Pruning unused register r_motor_state. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":88:1:88:6|Pruning unused register r_motor_speed[23:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on motor_monit (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":18:7:18:17|Synthesizing module opto_switch in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	MOTOR_FREQ=32'b00000000000000000000000001100100
	OPTO_FREQ=32'b00000000000000011010010111100000
	TOOTH_NUM=8'b01100100
	TOTAL_CODE_NUM=8'b11001000
	LASER_PERCODE=32'b00000000000000000000000000000101
	NORMAL_CODE_NUM=32'b00000000000000000000000011000100
	LASER_CLK_CNT=32'b00000000000000000000001110011101
	NORMCODE_CLKCNT=32'b00000000000000000001001000010001
	ZEROCODE_CLKCNT=32'b00000000000000000010010000100010
   Generated name = opto_switch_Z11
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":83:18:83:27|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":91:18:91:27|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":102:25:102:41|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":107:25:107:41|Removing redundant assignment.
Running optimization stage 1 on opto_switch_Z11 .......
Finished optimization stage 1 on opto_switch_Z11 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":18:7:18:23|Synthesizing module encoder_calculate in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	OPTO_FREQ=32'b00000000000000011010010111100000
	TOOTH_NUM=8'b01100100
	MOTOR_FREQ=32'b00000000000000000000000001100100
	MULT_RESULT_PARA=32'b00000000000000001000000000000000
	LASER_CLK_CNT=32'b00000000000000000000001110011101
	NORMAL_TOOTH_LASERNUM=32'b00000000000000000000000000001010
	ZER0_TOOTH_LASERNUM=32'b00000000000000000000000000010100
	NORMAL_ENCODER_PARA=32'b00000000000000000000110011001100
	ZERO_ENCODER_PARA=32'b00000000000000000000011001100110
	ENCODER_PARA_005=16'b0000000111000111
	ENCODER_PARA_010=16'b0000001110001110
	ENCODER_PARA_033=16'b0000110011001100
	ENCODER_PARA_0052=16'b0000000011100011
	ENCODER_PARA_0102=16'b0000000111000111
	ENCODER_PARA_0332=16'b0000011001100110
   Generated name = encoder_calculate_Z12
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":123:35:123:53|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":170:18:170:28|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":294:32:294:46|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":306:32:306:46|Removing redundant assignment.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":61:8:61:20|Object r_zero_sign_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":69:11:69:21|Removing wire w_zero_sign, as there is no assignment to it.
Running optimization stage 1 on encoder_calculate_Z12 .......
Finished optimization stage 1 on encoder_calculate_Z12 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\sync_control.v":18:7:18:18|Synthesizing module sync_control in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	MOTOR_FREQ=32'b00000000000000000000000001100100
	OPTO_FREQ=32'b00000000000000011010010111100000
	TOOTH_NUM=8'b01100100
	LASER_CLK_CNT=32'b00000000000000000000001110011101
	NORMAL_TOOTH_LASERNUM=32'b00000000000000000000000000001010
	ZER0_TOOTH_LASERNUM=32'b00000000000000000000000000010100
	FS_IDLE=8'b00000000
	FS_WAIT=8'b00000010
	FS_JUDGE=8'b00000100
	FS_BEGIN=8'b00001000
	FS_DELAY=8'b00010000
	FS_CYC=8'b00100000
	FS_INRV=8'b01000000
   Generated name = sync_control_Z13
Running optimization stage 1 on sync_control_Z13 .......
Finished optimization stage 1 on sync_control_Z13 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":1:7:1:16|Synthesizing module code_angle in library work.
Running optimization stage 1 on code_angle .......
@W: CL208 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|All reachable assignments to bit 12 of r_mult1_dataA[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|All reachable assignments to bit 13 of r_mult1_dataA[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|All reachable assignments to bit 14 of r_mult1_dataA[15:0] assign 0, register removed by optimization.
@W: CL208 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|All reachable assignments to bit 15 of r_mult1_dataA[15:0] assign 0, register removed by optimization.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|Optimizing register bit r_mult1_dataB[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|Optimizing register bit r_mult1_dataB[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|Optimizing register bit r_mult1_dataB[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|Pruning register bits 7 to 5 of r_mult1_dataB[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on code_angle (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_cnt.v":1:7:1:14|Synthesizing module code_cnt in library work.
Running optimization stage 1 on code_cnt .......
Finished optimization stage 1 on code_cnt (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 132MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":1354:7:1354:12|Synthesizing module ALU54B in library work.
Running optimization stage 1 on ALU54B .......
Finished optimization stage 1 on ALU54B (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":1184:7:1184:16|Synthesizing module MULT18X18D in library work.
Running optimization stage 1 on MULT18X18D .......
Finished optimization stage 1 on MULT18X18D (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":8:7:8:17|Synthesizing module multiplier2 in library work.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":71:9:71:37|Removing wire multiplier2_alu_signedcin_1_0, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":72:9:72:37|Removing wire multiplier2_alu_in_cin_1_0_53, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":73:9:73:37|Removing wire multiplier2_alu_in_cin_1_0_52, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":74:9:74:37|Removing wire multiplier2_alu_in_cin_1_0_51, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":75:9:75:37|Removing wire multiplier2_alu_in_cin_1_0_50, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":76:9:76:37|Removing wire multiplier2_alu_in_cin_1_0_49, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":77:9:77:37|Removing wire multiplier2_alu_in_cin_1_0_48, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":78:9:78:37|Removing wire multiplier2_alu_in_cin_1_0_47, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":79:9:79:37|Removing wire multiplier2_alu_in_cin_1_0_46, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":80:9:80:37|Removing wire multiplier2_alu_in_cin_1_0_45, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":81:9:81:37|Removing wire multiplier2_alu_in_cin_1_0_44, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":82:9:82:37|Removing wire multiplier2_alu_in_cin_1_0_43, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":83:9:83:37|Removing wire multiplier2_alu_in_cin_1_0_42, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":84:9:84:37|Removing wire multiplier2_alu_in_cin_1_0_41, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":85:9:85:37|Removing wire multiplier2_alu_in_cin_1_0_40, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":86:9:86:37|Removing wire multiplier2_alu_in_cin_1_0_39, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":87:9:87:37|Removing wire multiplier2_alu_in_cin_1_0_38, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":88:9:88:37|Removing wire multiplier2_alu_in_cin_1_0_37, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":89:9:89:37|Removing wire multiplier2_alu_in_cin_1_0_36, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":90:9:90:37|Removing wire multiplier2_alu_in_cin_1_0_35, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":91:9:91:37|Removing wire multiplier2_alu_in_cin_1_0_34, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":92:9:92:37|Removing wire multiplier2_alu_in_cin_1_0_33, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":93:9:93:37|Removing wire multiplier2_alu_in_cin_1_0_32, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":94:9:94:37|Removing wire multiplier2_alu_in_cin_1_0_31, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":95:9:95:37|Removing wire multiplier2_alu_in_cin_1_0_30, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":96:9:96:37|Removing wire multiplier2_alu_in_cin_1_0_29, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":97:9:97:37|Removing wire multiplier2_alu_in_cin_1_0_28, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":98:9:98:37|Removing wire multiplier2_alu_in_cin_1_0_27, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":99:9:99:37|Removing wire multiplier2_alu_in_cin_1_0_26, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":100:9:100:37|Removing wire multiplier2_alu_in_cin_1_0_25, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":101:9:101:37|Removing wire multiplier2_alu_in_cin_1_0_24, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":102:9:102:37|Removing wire multiplier2_alu_in_cin_1_0_23, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":103:9:103:37|Removing wire multiplier2_alu_in_cin_1_0_22, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":104:9:104:37|Removing wire multiplier2_alu_in_cin_1_0_21, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":105:9:105:37|Removing wire multiplier2_alu_in_cin_1_0_20, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":106:9:106:37|Removing wire multiplier2_alu_in_cin_1_0_19, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":107:9:107:37|Removing wire multiplier2_alu_in_cin_1_0_18, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":108:9:108:37|Removing wire multiplier2_alu_in_cin_1_0_17, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":109:9:109:37|Removing wire multiplier2_alu_in_cin_1_0_16, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":110:9:110:37|Removing wire multiplier2_alu_in_cin_1_0_15, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":111:9:111:37|Removing wire multiplier2_alu_in_cin_1_0_14, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":112:9:112:37|Removing wire multiplier2_alu_in_cin_1_0_13, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":113:9:113:37|Removing wire multiplier2_alu_in_cin_1_0_12, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":114:9:114:37|Removing wire multiplier2_alu_in_cin_1_0_11, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":115:9:115:37|Removing wire multiplier2_alu_in_cin_1_0_10, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":116:9:116:36|Removing wire multiplier2_alu_in_cin_1_0_9, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":117:9:117:36|Removing wire multiplier2_alu_in_cin_1_0_8, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":118:9:118:36|Removing wire multiplier2_alu_in_cin_1_0_7, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":119:9:119:36|Removing wire multiplier2_alu_in_cin_1_0_6, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":120:9:120:36|Removing wire multiplier2_alu_in_cin_1_0_5, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":121:9:121:36|Removing wire multiplier2_alu_in_cin_1_0_4, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":122:9:122:36|Removing wire multiplier2_alu_in_cin_1_0_3, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":123:9:123:36|Removing wire multiplier2_alu_in_cin_1_0_2, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":124:9:124:36|Removing wire multiplier2_alu_in_cin_1_0_1, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":125:9:125:36|Removing wire multiplier2_alu_in_cin_1_0_0, as there is no assignment to it.
Running optimization stage 1 on multiplier2 .......
Finished optimization stage 1 on multiplier2 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier\multiplier.v":8:7:8:16|Synthesizing module multiplier in library work.
Running optimization stage 1 on multiplier .......
Finished optimization stage 1 on multiplier (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_control.v":17:7:17:21|Synthesizing module encoder_control in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	OPTO_FREQ=32'b00000000000000011010010111100000
	MOTOR_FREQ=32'b00000000000000000000000001100100
	TOOTH_NUM=8'b01100100
   Generated name = encoder_control_1000000000s_10s_108000_100s_100
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_control.v":55:20:55:32|Removing wire w_opto_emical, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_control.v":56:20:56:31|Removing wire w_angle_sync, as there is no assignment to it.
Running optimization stage 1 on encoder_control_1000000000s_10s_108000_100s_100 .......
Finished optimization stage 1 on encoder_control_1000000000s_10s_108000_100s_100 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\rotate_control.v":19:7:19:20|Synthesizing module rotate_control in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	OPTO_FREQ=32'b00000000000000011010010111100000
	MOTOR_FREQ=32'b00000000000000000000000001100100
	TOOTH_NUM=8'b01100100
   Generated name = rotate_control_1000000000s_10s_108000_100s_100
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\rotate_control.v":47:17:47:24|Removing wire o_js_cal, as there is no assignment to it.
Running optimization stage 1 on rotate_control_1000000000s_10s_108000_100s_100 .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\rotate_control.v":47:17:47:24|*Output o_js_cal has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on rotate_control_1000000000s_10s_108000_100s_100 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\laser\laser_control.v":17:7:17:19|Synthesizing module laser_control in library work.
Running optimization stage 1 on laser_control .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\laser\laser_control.v":139:1:139:6|Pruning unused register r_rstidx_tdc. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on laser_control (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\sub_ip\sub_ip.v":8:7:8:12|Synthesizing module sub_ip in library work.
Running optimization stage 1 on sub_ip .......
Finished optimization stage 1 on sub_ip (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":12:7:12:14|Synthesizing module gpx2_cfg in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":344:35:344:49|Removing redundant assignment.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":72:16:72:30|Object r_tdc_reset_sig is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":73:16:73:33|Object r_tdcint_delay_cnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on gpx2_cfg .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":349:4:349:9|Pruning unused register r_tdc_initfail. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":337:4:337:9|Pruning unused register r_regcfg_verify. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Pruning unused register r_rdcfg_value[143:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on gpx2_cfg (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":25:7:25:21|Synthesizing module gpx2_spi_master in library work.

	GPX2_SPICPOL=1'b0
	GPX2_SPICPHA=1'b1
	BIT_NUM=4'b1000
	CLK_DIV_NUM=8'b00001000
	SPICOM_INRV_CLKCNT=8'b00000100
	CLK_DIV_HALFCNT=8'b00000100
	ST_IDLE=8'b00000000
	ST_SPI_INRV=8'b00000001
	ST_DCLK_L=8'b00000010
	ST_DCLK_H=8'b00000011
	ST_SPI_OVER=8'b00000100
	ST_SPI_DONE=8'b00000101
   Generated name = gpx2_spi_master_Z14
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":169:19:169:27|Removing redundant assignment.
Running optimization stage 1 on gpx2_spi_master_Z14 .......
Finished optimization stage 1 on gpx2_spi_master_Z14 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":19:7:19:26|Synthesizing module gpx2_control_wrapper in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":117:23:117:38|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":173:20:173:32|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":180:20:180:32|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":187:20:187:32|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":289:22:289:33|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":300:22:300:33|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":307:22:307:33|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":312:22:312:33|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":319:22:319:33|Removing redundant assignment.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":47:17:47:29|Removing wire o_gpx2_result, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":48:19:48:31|Removing wire o_gpx2_signal, as there is no assignment to it.
Running optimization stage 1 on gpx2_control_wrapper .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":47:17:47:29|*Output o_gpx2_result has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":48:19:48:31|*Output o_gpx2_signal has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":351:8:351:16|Removing instance u2_sub_ip because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":344:8:344:16|Removing instance u1_sub_ip because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_cal_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_tdc_sig. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_start_data[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_data_stop1[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_data_stop2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_tdc_risedata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_tdc_falldata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":260:1:260:6|Pruning unused register r_cal_dlycnt[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":193:4:193:9|Pruning unused register r_curr_state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":183:1:183:6|Pruning unused register r_valid_data3[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":176:1:176:6|Pruning unused register r_valid_data2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":169:1:169:6|Pruning unused register r_valid_data1[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":159:1:159:6|Pruning unused register r_result_stop3[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":159:1:159:6|Pruning unused register r_result_cnt3[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":149:1:149:6|Pruning unused register r_result_stop2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":149:1:149:6|Pruning unused register r_result_cnt2[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":139:1:139:6|Pruning unused register r_result_stop1[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":139:1:139:6|Pruning unused register r_result_cnt1[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":131:1:131:6|Pruning unused register r1_lvds_frame[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":131:1:131:6|Pruning unused register r2_lvds_frame[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":131:1:131:6|Pruning unused register r1_lvds_sdo[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":131:1:131:6|Pruning unused register r2_lvds_sdo[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":126:1:126:6|Pruning unused register r1_tdc_interrupt. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":126:1:126:6|Pruning unused register r2_tdc_interrupt. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on gpx2_control_wrapper (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\AD_SPI.v":12:7:12:12|Synthesizing module AD_SPI in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\AD_SPI.v":65:23:65:32|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\AD_SPI.v":76:21:76:28|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\AD_SPI.v":144:23:144:32|Removing redundant assignment.
Running optimization stage 1 on AD_SPI .......
Finished optimization stage 1 on AD_SPI (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_control.v":16:7:16:17|Synthesizing module adc_control in library work.
Running optimization stage 1 on adc_control .......
Finished optimization stage 1 on adc_control (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":10:7:10:16|Synthesizing module DA_SPI_pwm in library work.
Running optimization stage 1 on DA_SPI_pwm .......
Finished optimization stage 1 on DA_SPI_pwm (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\division.v":10:7:10:14|Synthesizing module division in library work.
Running optimization stage 1 on division .......
Finished optimization stage 1 on division (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":12:7:12:17|Synthesizing module adc_to_temp in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":182:21:182:32|Removing redundant assignment.
Running optimization stage 1 on adc_to_temp .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_mult1_dataB[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Pruning register bits 15 to 11 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Pruning register bit 9 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Pruning register bits 7 to 0 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on adc_to_temp (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":16:7:16:15|Synthesizing module dac_table in library work.
Running optimization stage 1 on dac_table .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":42:1:42:6|Pruning unused register r_temp_value[7:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":42:1:42:6|Pruning unused bits 15 to 13 of r_dac_para[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":42:1:42:6|Removing unused bit 0 of r_dac_para[15:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on dac_table (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":16:7:16:16|Synthesizing module adc_to_dac in library work.
Running optimization stage 1 on adc_to_dac .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":148:1:148:6|Pruning unused register r_dac_value[11:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":120:1:120:6|Pruning unused bits 7 to 0 of r_apd_temp[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on adc_to_dac (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":1:7:1:19|Synthesizing module adc_to_dist_2 in library work.
Running optimization stage 1 on adc_to_dist_2 .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Pruning unused register r_temp_value[7:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Removing unused bit 0 of r_dist_compen_pre[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Removing unused bit 15 of r_dist_compen[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Optimizing register bit r_dicp_rdvalue1[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Optimizing register bit r_dist_diff_dist[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Pruning register bit 15 of r_dist_diff_dist[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Pruning register bit 15 of r_dicp_rdvalue1[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on adc_to_dist_2 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\pluse_average.v":11:7:11:19|Synthesizing module pluse_average in library work.
Running optimization stage 1 on pluse_average .......
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\pluse_average.v":86:1:86:6|Pruning unused bits 3 to 0 of r_pulse_average[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on pluse_average (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v":11:7:11:21|Synthesizing module temp_adc_filter in library work.
Running optimization stage 1 on temp_adc_filter .......
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v":42:1:42:6|Pruning unused register r_pulse_value6[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v":42:1:42:6|Pruning unused register r_pulse_value7[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v":42:1:42:6|Pruning unused register r_pulse_value8[15:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v":90:1:90:6|Pruning unused bits 1 to 0 of r_adcval_fact[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on temp_adc_filter (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":13:7:13:16|Synthesizing module HV_control in library work.
@N: CG179 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":118:21:118:34|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":295:18:295:41|Port-width mismatch for port i_pulse_get. The port definition is 16 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":43:11:43:22|Removing wire o_measure_en, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":57:15:57:25|Removing wire w_dac_value, as there is no assignment to it.
Running optimization stage 1 on HV_control .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":43:11:43:22|*Output o_measure_en has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":211:1:211:6|Pruning unused register r_hv_en. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on HV_control (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
@N: CG364 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":25:7:25:19|Synthesizing module df1_lidar_top in library work.
@W: CG141 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":169:15:169:29|Creating black box for phy_mdio_ctrl
Making port i_clk_100m a bidir
Making port i_rst_n a bidir
Making port o_phy_mdc a bidir
	Making port io_phy_mdio an input
Making port o_phy_reset_n a bidir
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":179:9:179:17|Input i_ethphy_rxer on instance u_eth_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":179:9:179:17|Input i_ethphy_crsdv on instance u_eth_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":288:13:288:24|Input i_calib_mode on instance u_HV_control is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":65:17:65:34|Removing wire o_gpx2_lvds_lclkin, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":73:13:73:26|Removing wire o_refclk_pll5m, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":83:13:83:22|Removing wire o_flash_cs, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":84:13:84:24|Removing wire o_flash_mosi, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_demo\df1_lidar_top\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on df1_lidar_top .......
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":65:17:65:34|*Output o_gpx2_lvds_lclkin has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":73:13:73:26|*Output o_refclk_pll5m has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":83:13:83:22|*Output o_flash_cs has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":84:13:84:24|*Output o_flash_mosi has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on df1_lidar_top (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
Running optimization stage 2 on df1_lidar_top .......
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":100:17:100:29|*Input w_freq_motor1[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":101:17:101:35|*Input w_motor_pwm_setval1[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":107:17:107:29|*Input w_freq_motor2[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":108:17:108:35|*Input w_motor_pwm_setval2[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":114:17:114:29|*Input w_config_mode[10] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":115:17:115:27|*Input w_reso_mode[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":116:17:116:27|*Input w_freq_mode[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":117:17:117:30|*Input w_angle_offset[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":114:17:114:29|*Input w_config_mode[9] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":119:17:119:31|*Input w_compen_rddata[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":120:17:120:29|*Input w_code_rddata[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":130:17:130:29|*Input w_stop_window[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":133:17:133:33|*Input w_temp_apdhv_base[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":134:17:134:32|*Input w_temp_temp_base[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":135:17:135:27|*Input w_dist_diff[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":137:17:137:29|*Input w_hvcp_rddata[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":139:17:139:29|*Input w_dicp_rddata[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\df1_lidar_top.v":85:12:85:23|Input i_flash_miso is unused.
Finished optimization stage 2 on df1_lidar_top (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
Running optimization stage 2 on HV_control .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":109:1:109:6|Optimizing register bit r_adc_init_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":109:1:109:6|Optimizing register bit r_adc_init_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":109:1:109:6|Optimizing register bit r_adc_init_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Optimizing register bit r_sample_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Optimizing register bit r_sample_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Optimizing register bit r_sample_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Optimizing register bit r_sample_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Optimizing register bit r_sample_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Optimizing register bit r_sample_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":123:1:123:6|Pruning register bits 31 to 26 of r_sample_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":109:1:109:6|Pruning register bits 31 to 29 of r_adc_init_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":82:1:82:6|Trying to extract state machine for register r_check_state.
Extracted state machine for register r_check_state
State machine has 4 reachable states with original encodings of:
   0000
   0010
   0100
   1000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":82:1:82:6|Initial value is not supported on state machine r_check_state
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":19:10:19:20|Input i_zero_sign is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":20:10:20:21|Input i_calib_mode is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\HV_control.v":21:10:21:23|Input i_measure_mode is unused.
Finished optimization stage 2 on HV_control (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 133MB)
Running optimization stage 2 on temp_adc_filter .......
@N: CL135 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\temp_adc_filter.v":42:1:42:6|Found sequential shift r_pulse_value3 with address depth of 3 words and data bit width of 16.
Finished optimization stage 2 on temp_adc_filter (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
Running optimization stage 2 on pluse_average .......
Finished optimization stage 2 on pluse_average (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 134MB)
Running optimization stage 2 on adc_to_dist_2 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Trying to extract state machine for register r_table_state.
Extracted state machine for register r_table_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dist_2.v":36:1:36:6|Initial value is not supported on state machine r_table_state
Finished optimization stage 2 on adc_to_dist_2 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
Running optimization stage 2 on adc_to_dac .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":64:1:64:6|Trying to extract state machine for register r_dac_state.
Extracted state machine for register r_dac_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":64:1:64:6|Initial value is not supported on state machine r_dac_state
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":28:16:28:31|Input port bits 15 to 8 of i_temp_temp_base[15:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_dac.v":27:16:27:66|Input i_temp_apdhv_base is unused.
Finished optimization stage 2 on adc_to_dac (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
Running optimization stage 2 on dac_table .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":42:1:42:6|Trying to extract state machine for register r_table_state.
Extracted state machine for register r_table_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":42:1:42:6|Initial value is not supported on state machine r_table_state
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\dac_table.v":26:14:26:60|Input port bits 15 to 13 of i_hvcp_rddata[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on dac_table (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
Running optimization stage 2 on adc_to_temp .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_dealy_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_dealy_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_dealy_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Optimizing register bit r_dealy_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Pruning register bits 7 to 4 of r_dealy_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Trying to extract state machine for register r_temp_state.
Extracted state machine for register r_temp_state
State machine has 10 reachable states with original encodings of:
   0000000000
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Initial value is not supported on state machine r_temp_state
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Pruning register bits 15 to 13 of r_mult1_dataA[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_to_temp.v":85:1:85:6|Pruning register bits 15 to 13 of r_divisor[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on adc_to_temp (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
Running optimization stage 2 on division .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\division.v":36:1:36:6|Trying to extract state machine for register r_cal_state.
Extracted state machine for register r_cal_state
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\division.v":36:1:36:6|Initial value is not supported on state machine r_cal_state
Finished optimization stage 2 on division (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
Running optimization stage 2 on DA_SPI_pwm .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":24:1:24:6|Optimizing register bit r_pwm_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":24:1:24:6|Optimizing register bit r_pwm_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":24:1:24:6|Optimizing register bit r_pwm_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":24:1:24:6|Optimizing register bit r_pwm_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":24:1:24:6|Optimizing register bit r_pwm_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\DA_SPI_pwm.v":24:1:24:6|Pruning register bits 15 to 11 of r_pwm_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on DA_SPI_pwm (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on adc_control .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_control.v":60:1:60:6|Trying to extract state machine for register r_adc_state.
Extracted state machine for register r_adc_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\adc_control.v":60:1:60:6|Initial value is not supported on state machine r_adc_state
Finished optimization stage 2 on adc_control (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on AD_SPI .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\insp\AD_SPI.v":79:3:79:8|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on AD_SPI (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on gpx2_control_wrapper .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":111:1:111:6|Optimizing register bit r_tdcen_delaycnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":111:1:111:6|Optimizing register bit r_tdcen_delaycnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":111:1:111:6|Optimizing register bit r_tdcen_delaycnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":111:1:111:6|Pruning register bits 31 to 29 of r_tdcen_delaycnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":31:16:31:34|Input i_gpx2_lvds_lclkout is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":32:16:32:32|Input i_gpx2_lvds_frame is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":33:16:33:30|Input i_gpx2_lvds_sdo is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_control_wrapper.v":36:11:36:25|Input i_tdc_interrupt is unused.
Finished optimization stage 2 on gpx2_control_wrapper (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on gpx2_spi_master_Z14 .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":124:1:124:6|Optimizing register bit r_cs_dlycnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":124:1:124:6|Optimizing register bit r_cs_dlycnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":124:1:124:6|Optimizing register bit r_cs_dlycnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":124:1:124:6|Optimizing register bit r_cs_dlycnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":124:1:124:6|Optimizing register bit r_cs_dlycnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":124:1:124:6|Pruning register bits 7 to 3 of r_cs_dlycnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":74:4:74:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 6 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_spi_master.v":74:4:74:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on gpx2_spi_master_Z14 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on gpx2_cfg .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_gpx2_dlycnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_cnt_byte[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_cnt_byte[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Optimizing register bit r_cnt_byte[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Pruning register bits 7 to 5 of r_cnt_byte[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":205:4:205:9|Pruning register bits 31 to 18 of r_gpx2_dlycnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":119:4:119:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 10 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":119:4:119:9|Initial value is not supported on state machine r_curr_state
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\gpx2\gpx2_cfg.v":28:28:28:39|Input i_spi_rdbyte is unused.
Finished optimization stage 2 on gpx2_cfg (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on sub_ip .......
Finished optimization stage 2 on sub_ip (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on laser_control .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\laser\laser_control.v":59:1:59:6|Trying to extract state machine for register r_laser_state.
Extracted state machine for register r_laser_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\laser\laser_control.v":59:1:59:6|Initial value is not supported on state machine r_laser_state
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\laser\laser_control.v":23:16:23:28|Input port bits 8 to 0 of i_stop_window[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on laser_control (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on rotate_control_1000000000s_10s_108000_100s_100 .......
Finished optimization stage 2 on rotate_control_1000000000s_10s_108000_100s_100 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on encoder_control_1000000000s_10s_108000_100s_100 .......
Finished optimization stage 2 on encoder_control_1000000000s_10s_108000_100s_100 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on multiplier .......
Finished optimization stage 2 on multiplier (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on multiplier2 .......
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":71:9:71:37|*Input multiplier2_alu_signedcin_1_0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":72:9:72:37|*Input multiplier2_alu_in_cin_1_0_53 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":73:9:73:37|*Input multiplier2_alu_in_cin_1_0_52 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":74:9:74:37|*Input multiplier2_alu_in_cin_1_0_51 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":75:9:75:37|*Input multiplier2_alu_in_cin_1_0_50 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":76:9:76:37|*Input multiplier2_alu_in_cin_1_0_49 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":77:9:77:37|*Input multiplier2_alu_in_cin_1_0_48 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":78:9:78:37|*Input multiplier2_alu_in_cin_1_0_47 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":79:9:79:37|*Input multiplier2_alu_in_cin_1_0_46 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":80:9:80:37|*Input multiplier2_alu_in_cin_1_0_45 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":81:9:81:37|*Input multiplier2_alu_in_cin_1_0_44 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":82:9:82:37|*Input multiplier2_alu_in_cin_1_0_43 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":83:9:83:37|*Input multiplier2_alu_in_cin_1_0_42 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":84:9:84:37|*Input multiplier2_alu_in_cin_1_0_41 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":85:9:85:37|*Input multiplier2_alu_in_cin_1_0_40 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":86:9:86:37|*Input multiplier2_alu_in_cin_1_0_39 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":87:9:87:37|*Input multiplier2_alu_in_cin_1_0_38 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":88:9:88:37|*Input multiplier2_alu_in_cin_1_0_37 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":89:9:89:37|*Input multiplier2_alu_in_cin_1_0_36 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":90:9:90:37|*Input multiplier2_alu_in_cin_1_0_35 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":91:9:91:37|*Input multiplier2_alu_in_cin_1_0_34 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":92:9:92:37|*Input multiplier2_alu_in_cin_1_0_33 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":93:9:93:37|*Input multiplier2_alu_in_cin_1_0_32 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":94:9:94:37|*Input multiplier2_alu_in_cin_1_0_31 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":95:9:95:37|*Input multiplier2_alu_in_cin_1_0_30 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":96:9:96:37|*Input multiplier2_alu_in_cin_1_0_29 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":97:9:97:37|*Input multiplier2_alu_in_cin_1_0_28 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":98:9:98:37|*Input multiplier2_alu_in_cin_1_0_27 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":99:9:99:37|*Input multiplier2_alu_in_cin_1_0_26 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":100:9:100:37|*Input multiplier2_alu_in_cin_1_0_25 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":101:9:101:37|*Input multiplier2_alu_in_cin_1_0_24 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":102:9:102:37|*Input multiplier2_alu_in_cin_1_0_23 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":103:9:103:37|*Input multiplier2_alu_in_cin_1_0_22 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":104:9:104:37|*Input multiplier2_alu_in_cin_1_0_21 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":105:9:105:37|*Input multiplier2_alu_in_cin_1_0_20 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":106:9:106:37|*Input multiplier2_alu_in_cin_1_0_19 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":107:9:107:37|*Input multiplier2_alu_in_cin_1_0_18 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":108:9:108:37|*Input multiplier2_alu_in_cin_1_0_17 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":109:9:109:37|*Input multiplier2_alu_in_cin_1_0_16 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":110:9:110:37|*Input multiplier2_alu_in_cin_1_0_15 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":111:9:111:37|*Input multiplier2_alu_in_cin_1_0_14 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":112:9:112:37|*Input multiplier2_alu_in_cin_1_0_13 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":113:9:113:37|*Input multiplier2_alu_in_cin_1_0_12 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":114:9:114:37|*Input multiplier2_alu_in_cin_1_0_11 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":115:9:115:37|*Input multiplier2_alu_in_cin_1_0_10 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":116:9:116:36|*Input multiplier2_alu_in_cin_1_0_9 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":117:9:117:36|*Input multiplier2_alu_in_cin_1_0_8 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":118:9:118:36|*Input multiplier2_alu_in_cin_1_0_7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":119:9:119:36|*Input multiplier2_alu_in_cin_1_0_6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":120:9:120:36|*Input multiplier2_alu_in_cin_1_0_5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":121:9:121:36|*Input multiplier2_alu_in_cin_1_0_4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":122:9:122:36|*Input multiplier2_alu_in_cin_1_0_3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":123:9:123:36|*Input multiplier2_alu_in_cin_1_0_2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":124:9:124:36|*Input multiplier2_alu_in_cin_1_0_1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_demo\df1_lidar_top\src\ip\df1_lidar_ip\multiplier2\multiplier2.v":125:9:125:36|*Input multiplier2_alu_in_cin_1_0_0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on multiplier2 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on MULT18X18D .......
Finished optimization stage 2 on MULT18X18D (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on ALU54B .......
Finished optimization stage 2 on ALU54B (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on code_cnt .......
Finished optimization stage 2 on code_cnt (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on code_angle .......
@W: CL260 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":24:4:24:9|Pruning register bit 4 of r_mult1_dataB[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\code_angle.v":14:14:14:27|Input port bits 23 to 16 of i_mult1_result[23:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on code_angle (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 138MB)
Running optimization stage 2 on sync_control_Z13 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\sync_control.v":124:4:124:9|Trying to extract state machine for register fs_state.
Extracted state machine for register fs_state
State machine has 6 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\sync_control.v":124:4:124:9|Initial value is not supported on state machine fs_state
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\sync_control.v":31:15:31:25|Input i_reso_mode is unused.
Finished optimization stage 2 on sync_control_Z13 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on encoder_calculate_Z12 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":192:4:192:9|Trying to extract state machine for register r_eg_state.
Extracted state machine for register r_eg_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\encoder_calculate.v":192:4:192:9|Initial value is not supported on state machine r_eg_state
Finished optimization stage 2 on encoder_calculate_Z12 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on opto_switch_Z11 .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":60:1:60:6|Optimizing register bit r_clk_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":60:1:60:6|Optimizing register bit r_clk_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Optimizing register bit r_code_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":76:1:76:6|Pruning register bits 15 to 8 of r_code_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\encoder\opto_switch.v":60:1:60:6|Pruning register bits 15 to 14 of r_clk_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on opto_switch_Z11 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on motor_monit .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":115:1:115:6|Optimizing register bit r_state_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":115:1:115:6|Pruning register bit 3 of r_state_cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\rotate\motor_monit.v":21:10:21:23|Input i_measure_mode is unused.
Finished optimization stage 2 on motor_monit (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on opto_switch_filter .......
Finished optimization stage 2 on opto_switch_filter (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on motor_control .......
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_control.v":28:14:28:24|Input i_motor_rd1 is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_control.v":32:14:32:24|Input i_motor_rd2 is unused.
Finished optimization stage 2 on motor_control (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on motor_drive .......
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":271:1:271:6|Optimizing register bit r_motor_fg_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":132:1:132:6|Optimizing register bit r_fg_frequency[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":132:1:132:6|Optimizing register bit r_fg_frequency[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":132:1:132:6|Optimizing register bit r_fg_frequency[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":132:1:132:6|Optimizing register bit r_fg_frequency[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Optimizing register bit r_delay_1s[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Optimizing register bit r_delay_1s[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Optimizing register bit r_delay_1s[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Optimizing register bit r_delay_1s[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Optimizing register bit r_delay_1s[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Optimizing register bit r_delay_1s[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":217:1:217:6|Optimizing register bit r_state_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":217:1:217:6|Optimizing register bit r_state_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_demo\df1_lidar_top\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":217:1:217:6|Pruning register bits 7 to 3 of r_state_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":161:1:161:6|Pruning register bits 31 to 26 of r_delay_1s[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":132:1:132:6|Pruning register bits 31 to 28 of r_fg_frequency[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":271:1:271:6|Pruning register bit 3 of r_motor_fg_cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\motor_drive.v":142:1:142:6|Pruning register bits 31 to 28 of r_fg_frequency_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on motor_drive (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 143MB)
Running optimization stage 2 on signal_dejitter_500s .......
@W: CL279 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\motor\signal_dejitter.v":42:1:42:6|Pruning register bits 15 to 9 of r_opto_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on signal_dejitter_500s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 143MB)
Running optimization stage 2 on eth_top .......
Finished optimization stage 2 on eth_top (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 143MB)
Running optimization stage 2 on eth_ctrl .......
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":23:32:23:42|Input i_arp_txsop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":24:32:24:42|Input i_arp_txeop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":28:12:28:24|Input i_arp_tx_done is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":32:32:32:43|Input i_icmp_txsop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":33:32:33:43|Input i_icmp_txeop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":41:32:41:42|Input i_udp_txsop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\eth_ctrl.v":42:32:42:42|Input i_udp_txeop is unused.
Finished optimization stage 2 on eth_ctrl (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 143MB)
Running optimization stage 2 on udpcom_datagram_parser .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":129:1:129:6|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 10 reachable states with original encodings of:
   0000000000000000
   0000000000000001
   0000000000000010
   0000000000000100
   0000000000001000
   0000000000010000
   0000000000100000
   0000000001000000
   0000000010000000
   0000000100000000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\data_communication\udpcom_datagram_parser.v":129:1:129:6|Initial value is not supported on state machine r_state
Finished optimization stage 2 on udpcom_datagram_parser (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 2 on ip_top_3232235786_3232235878_Z10 .......
Finished optimization stage 2 on ip_top_3232235786_3232235878_Z10 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 2 on udp_top_3232235786_3232235878_Z9 .......
Finished optimization stage 2 on udp_top_3232235786_3232235878_Z9 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 2 on dataram_2048x8 .......
Finished optimization stage 2 on dataram_2048x8 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
Running optimization stage 2 on udp_tx_Z8 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":202:4:202:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_tx.v":83:36:83:45|Input port bits 31 to 24 of i_crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on udp_tx_Z8 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 163MB)
Running optimization stage 2 on udp_rx_Z7 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":136:4:136:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\udp\udp_rx.v":136:4:136:9|Initial value is not supported on state machine r_cur_state
Finished optimization stage 2 on udp_rx_Z7 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 163MB)
Running optimization stage 2 on icmp_top_3232235786_3232235878_Z6 .......
Finished optimization stage 2 on icmp_top_3232235786_3232235878_Z6 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 163MB)
Running optimization stage 2 on synfifo_data_2048x8 .......
Finished optimization stage 2 on synfifo_data_2048x8 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 163MB)
Running optimization stage 2 on icmp_tx_Z5 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":154:4:154:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_tx.v":35:36:35:45|Input port bits 31 to 24 of i_crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on icmp_tx_Z5 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 163MB)
Running optimization stage 2 on icmp_rx_Z4 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":161:4:161:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 8 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\ip_top\icmp\icmp_rx.v":161:4:161:9|Initial value is not supported on state machine r_cur_state
Finished optimization stage 2 on icmp_rx_Z4 (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 163MB)
Running optimization stage 2 on arp_ctrl_3232235786_3232235878_Z3 .......
Finished optimization stage 2 on arp_ctrl_3232235786_3232235878_Z3 (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 163MB)
Running optimization stage 2 on crc32_d8 .......
Finished optimization stage 2 on crc32_d8 (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 163MB)
Running optimization stage 2 on arp_tx_Z2 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":133:4:133:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_tx.v":59:32:59:41|Input port bits 31 to 24 of i_crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on arp_tx_Z2 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 172MB)
Running optimization stage 2 on arp_rx_3232235786_3232235777_0_1_2_4_8_2054_Z1 .......
@N: CL201 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":124:4:124:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 5 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
@W: CL249 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":124:4:124:9|Initial value is not supported on state machine r_cur_state
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\arp\arp_rx.v":66:32:66:48|Input i_rxcrc32_resdata is unused.
Finished optimization stage 2 on arp_rx_3232235786_3232235777_0_1_2_4_8_2054_Z1 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on mac_top .......
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":42:32:42:43|Input i_arp_tx_sop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":43:32:43:43|Input i_arp_tx_eop is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":44:32:44:43|Input i_arp_tx_vld is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\mac_top\mac_top.v":45:32:45:43|Input i_arp_tx_dat is unused.
Finished optimization stage 2 on mac_top (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on mac_tx .......
Finished optimization stage 2 on mac_tx (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on mac_rx .......
Finished optimization stage 2 on mac_rx (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on fifo_mac_frame_2048x10 .......
Finished optimization stage 2 on fifo_mac_frame_2048x10 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on rmii_top .......
Finished optimization stage 2 on rmii_top (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on rmii_tx .......
@N: CL135 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_tx.v":100:1:100:6|Found sequential shift o_ethphy_txen with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on rmii_tx (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on dcfifo_rmiitx_2048x2 .......
Finished optimization stage 2 on dcfifo_rmiitx_2048x2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on rmii_rx .......
@N: CL135 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_rx.v":93:4:93:9|Found sequential shift r_rmii_rxvld with address depth of 3 words and data bit width of 1.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_rx.v":22:15:22:28|Input i_ethphy_crsdv is unused.
@N: CL159 :"D:\FreeWork\df1_demo\df1_lidar_top\src\rtl\eth\rmii_top\rmii_rx.v":23:15:23:27|Input i_ethphy_rxer is unused.
Finished optimization stage 2 on rmii_rx (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on dcfifo_rmiirx_36x2 .......
Finished optimization stage 2 on dcfifo_rmiirx_36x2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on CCU2C .......
Finished optimization stage 2 on CCU2C (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on FD1S3BX .......
Finished optimization stage 2 on FD1S3BX (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on FD1S3DX .......
Finished optimization stage 2 on FD1S3DX (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on FD1P3BX .......
Finished optimization stage 2 on FD1P3BX (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on DP16KD .......
Finished optimization stage 2 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on ROM16X1A .......
Finished optimization stage 2 on ROM16X1A (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on XOR2 .......
Finished optimization stage 2 on XOR2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on eth_pll .......
Finished optimization stage 2 on eth_pll (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on pll .......
Finished optimization stage 2 on pll (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on EHXPLLL .......
Finished optimization stage 2 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 172MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: D:\FreeWork\df1_demo\df1_lidar_top\prj\impl1\synwork\layer0.duruntime


Process took 0h:00m:18s realtime, 0h:00m:17s cputime
# Thu Oct 24 20:08:21 2024

###########################################################]
@END
Process took 0h:00m:19s realtime, 0h:00m:17s cputime
# Thu Oct 24 20:08:21 2024

###########################################################]
