<profile>

<section name = "Vitis HLS Report for 'compute_rows_Pipeline_layer_loop_1'" level="0">
<item name = "Date">Wed Oct  1 10:14:51 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">activation_accelerator</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2315, 2315, 23.150 us, 23.150 us, 2315, 2315, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- layer_loop_1">2313, 2313, 13, 3, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 148, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 119, -</column>
<column name="Register">-, -, 220, 32, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_325_32_1_1_U523">mux_325_32_1_1, 0, 0, 0, 148, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln312_fu_582_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln312_fu_576_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_var_load">9, 2, 32, 64</column>
<column name="i_fu_118">9, 2, 10, 20</column>
<column name="var_fu_114">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="diff_reg_919">32, 0, 32, 0</column>
<column name="i_fu_118">10, 0, 10, 0</column>
<column name="icmp_ln312_reg_745">1, 0, 1, 0</column>
<column name="mul_i_reg_925">32, 0, 32, 0</column>
<column name="tmp_s_reg_914">32, 0, 32, 0</column>
<column name="trunc_ln314_reg_909">5, 0, 5, 0</column>
<column name="var_fu_114">32, 0, 32, 0</column>
<column name="icmp_ln312_reg_745">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1900_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1900_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1900_p_opcode">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1900_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1900_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_2330_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_2330_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_2330_p_opcode">out, 2, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_2330_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_2330_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1906_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1906_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1906_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="grp_fu_1906_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_layer_loop_1, return value</column>
<column name="xt_address0">out, 5, ap_memory, xt, array</column>
<column name="xt_ce0">out, 1, ap_memory, xt, array</column>
<column name="xt_q0">in, 32, ap_memory, xt, array</column>
<column name="xt_32_address0">out, 5, ap_memory, xt_32, array</column>
<column name="xt_32_ce0">out, 1, ap_memory, xt_32, array</column>
<column name="xt_32_q0">in, 32, ap_memory, xt_32, array</column>
<column name="xt_33_address0">out, 5, ap_memory, xt_33, array</column>
<column name="xt_33_ce0">out, 1, ap_memory, xt_33, array</column>
<column name="xt_33_q0">in, 32, ap_memory, xt_33, array</column>
<column name="xt_34_address0">out, 5, ap_memory, xt_34, array</column>
<column name="xt_34_ce0">out, 1, ap_memory, xt_34, array</column>
<column name="xt_34_q0">in, 32, ap_memory, xt_34, array</column>
<column name="xt_35_address0">out, 5, ap_memory, xt_35, array</column>
<column name="xt_35_ce0">out, 1, ap_memory, xt_35, array</column>
<column name="xt_35_q0">in, 32, ap_memory, xt_35, array</column>
<column name="xt_36_address0">out, 5, ap_memory, xt_36, array</column>
<column name="xt_36_ce0">out, 1, ap_memory, xt_36, array</column>
<column name="xt_36_q0">in, 32, ap_memory, xt_36, array</column>
<column name="xt_37_address0">out, 5, ap_memory, xt_37, array</column>
<column name="xt_37_ce0">out, 1, ap_memory, xt_37, array</column>
<column name="xt_37_q0">in, 32, ap_memory, xt_37, array</column>
<column name="xt_38_address0">out, 5, ap_memory, xt_38, array</column>
<column name="xt_38_ce0">out, 1, ap_memory, xt_38, array</column>
<column name="xt_38_q0">in, 32, ap_memory, xt_38, array</column>
<column name="xt_39_address0">out, 5, ap_memory, xt_39, array</column>
<column name="xt_39_ce0">out, 1, ap_memory, xt_39, array</column>
<column name="xt_39_q0">in, 32, ap_memory, xt_39, array</column>
<column name="xt_40_address0">out, 5, ap_memory, xt_40, array</column>
<column name="xt_40_ce0">out, 1, ap_memory, xt_40, array</column>
<column name="xt_40_q0">in, 32, ap_memory, xt_40, array</column>
<column name="xt_41_address0">out, 5, ap_memory, xt_41, array</column>
<column name="xt_41_ce0">out, 1, ap_memory, xt_41, array</column>
<column name="xt_41_q0">in, 32, ap_memory, xt_41, array</column>
<column name="xt_42_address0">out, 5, ap_memory, xt_42, array</column>
<column name="xt_42_ce0">out, 1, ap_memory, xt_42, array</column>
<column name="xt_42_q0">in, 32, ap_memory, xt_42, array</column>
<column name="xt_43_address0">out, 5, ap_memory, xt_43, array</column>
<column name="xt_43_ce0">out, 1, ap_memory, xt_43, array</column>
<column name="xt_43_q0">in, 32, ap_memory, xt_43, array</column>
<column name="xt_44_address0">out, 5, ap_memory, xt_44, array</column>
<column name="xt_44_ce0">out, 1, ap_memory, xt_44, array</column>
<column name="xt_44_q0">in, 32, ap_memory, xt_44, array</column>
<column name="xt_45_address0">out, 5, ap_memory, xt_45, array</column>
<column name="xt_45_ce0">out, 1, ap_memory, xt_45, array</column>
<column name="xt_45_q0">in, 32, ap_memory, xt_45, array</column>
<column name="xt_46_address0">out, 5, ap_memory, xt_46, array</column>
<column name="xt_46_ce0">out, 1, ap_memory, xt_46, array</column>
<column name="xt_46_q0">in, 32, ap_memory, xt_46, array</column>
<column name="xt_47_address0">out, 5, ap_memory, xt_47, array</column>
<column name="xt_47_ce0">out, 1, ap_memory, xt_47, array</column>
<column name="xt_47_q0">in, 32, ap_memory, xt_47, array</column>
<column name="xt_48_address0">out, 5, ap_memory, xt_48, array</column>
<column name="xt_48_ce0">out, 1, ap_memory, xt_48, array</column>
<column name="xt_48_q0">in, 32, ap_memory, xt_48, array</column>
<column name="xt_49_address0">out, 5, ap_memory, xt_49, array</column>
<column name="xt_49_ce0">out, 1, ap_memory, xt_49, array</column>
<column name="xt_49_q0">in, 32, ap_memory, xt_49, array</column>
<column name="xt_50_address0">out, 5, ap_memory, xt_50, array</column>
<column name="xt_50_ce0">out, 1, ap_memory, xt_50, array</column>
<column name="xt_50_q0">in, 32, ap_memory, xt_50, array</column>
<column name="xt_51_address0">out, 5, ap_memory, xt_51, array</column>
<column name="xt_51_ce0">out, 1, ap_memory, xt_51, array</column>
<column name="xt_51_q0">in, 32, ap_memory, xt_51, array</column>
<column name="xt_52_address0">out, 5, ap_memory, xt_52, array</column>
<column name="xt_52_ce0">out, 1, ap_memory, xt_52, array</column>
<column name="xt_52_q0">in, 32, ap_memory, xt_52, array</column>
<column name="xt_53_address0">out, 5, ap_memory, xt_53, array</column>
<column name="xt_53_ce0">out, 1, ap_memory, xt_53, array</column>
<column name="xt_53_q0">in, 32, ap_memory, xt_53, array</column>
<column name="xt_54_address0">out, 5, ap_memory, xt_54, array</column>
<column name="xt_54_ce0">out, 1, ap_memory, xt_54, array</column>
<column name="xt_54_q0">in, 32, ap_memory, xt_54, array</column>
<column name="xt_55_address0">out, 5, ap_memory, xt_55, array</column>
<column name="xt_55_ce0">out, 1, ap_memory, xt_55, array</column>
<column name="xt_55_q0">in, 32, ap_memory, xt_55, array</column>
<column name="xt_56_address0">out, 5, ap_memory, xt_56, array</column>
<column name="xt_56_ce0">out, 1, ap_memory, xt_56, array</column>
<column name="xt_56_q0">in, 32, ap_memory, xt_56, array</column>
<column name="xt_57_address0">out, 5, ap_memory, xt_57, array</column>
<column name="xt_57_ce0">out, 1, ap_memory, xt_57, array</column>
<column name="xt_57_q0">in, 32, ap_memory, xt_57, array</column>
<column name="xt_58_address0">out, 5, ap_memory, xt_58, array</column>
<column name="xt_58_ce0">out, 1, ap_memory, xt_58, array</column>
<column name="xt_58_q0">in, 32, ap_memory, xt_58, array</column>
<column name="xt_59_address0">out, 5, ap_memory, xt_59, array</column>
<column name="xt_59_ce0">out, 1, ap_memory, xt_59, array</column>
<column name="xt_59_q0">in, 32, ap_memory, xt_59, array</column>
<column name="xt_60_address0">out, 5, ap_memory, xt_60, array</column>
<column name="xt_60_ce0">out, 1, ap_memory, xt_60, array</column>
<column name="xt_60_q0">in, 32, ap_memory, xt_60, array</column>
<column name="xt_61_address0">out, 5, ap_memory, xt_61, array</column>
<column name="xt_61_ce0">out, 1, ap_memory, xt_61, array</column>
<column name="xt_61_q0">in, 32, ap_memory, xt_61, array</column>
<column name="xt_62_address0">out, 5, ap_memory, xt_62, array</column>
<column name="xt_62_ce0">out, 1, ap_memory, xt_62, array</column>
<column name="xt_62_q0">in, 32, ap_memory, xt_62, array</column>
<column name="mean">in, 32, ap_none, mean, scalar</column>
<column name="var_out">out, 32, ap_vld, var_out, pointer</column>
<column name="var_out_ap_vld">out, 1, ap_vld, var_out, pointer</column>
</table>
</item>
</section>
</profile>
