- This week is more focussed on SoC fundamentals and functional modelling of BabySoC using simulation tools (iverilog and Gtkwave).
- BabySoC Fundamentals and Funcional Modelling <summary><ahref="BabySoC Fundamentals and Functional Modelling/README.md"> README.md</a></summary>
- BabySoC Project 

 <summary> Day 1- Introduction to verilog RTL design and Synthesis<a href="Day 1/README.md"> Day 1/README.md</a></summary>




































