
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006172                       # Number of seconds simulated (Second)
simTicks                                   6172402000                       # Number of ticks simulated (Tick)
finalTick                                  6172402000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    433.71                       # Real time elapsed on the host (Second)
hostTickRate                                 14231677                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8810620                       # Number of bytes of host memory used (Byte)
simInsts                                     13093343                       # Number of instructions simulated (Count)
simOps                                       24987724                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    30189                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      57614                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         12344805                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29682927                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    68341                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       28121487                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 111377                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4763529                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6566803                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               39180                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            12062620                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.331292                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.628765                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5542706     45.95%     45.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    785165      6.51%     52.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    710938      5.89%     58.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1041012      8.63%     66.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    764570      6.34%     73.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    899091      7.45%     80.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1257594     10.43%     91.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    800241      6.63%     97.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    261303      2.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12062620                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1242647     97.13%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    130      0.01%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    975      0.08%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    14      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   23      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  25364      1.98%     99.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9212      0.72%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               744      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              253      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       106007      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23806411     84.66%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121633      0.43%     85.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40481      0.14%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8594      0.03%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         2535      0.01%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7815      0.03%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15991      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16944      0.06%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14883      0.05%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2348      0.01%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2826077     10.05%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1108580      3.94%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        25434      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        17720      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       28121487                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.278002                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1279364                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.045494                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 69461704                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                34354352                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27761287                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    234631                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   160682                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           112712                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29176549                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       118295                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27980316                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2813274                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    141171                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3929118                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3382021                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1115844                       # Number of stores executed (Count)
system.cpu.numRate                           2.266566                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2457                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          282185                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    13093343                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.942831                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.942831                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.060636                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.060636                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39834641                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  23404669                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152790                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84995                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19101545                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   12156292                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10999414                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1296                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        3053369                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1215318                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       224308                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        68265                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3974080                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3698353                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             82004                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2391787                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2387053                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998021                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   49489                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 23                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           47416                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              38724                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8692                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1652                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4759071                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             81598                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11405365                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.190875                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.051487                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6209416     54.44%     54.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          973886      8.54%     62.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          336310      2.95%     65.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1026498      9.00%     74.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          275865      2.42%     77.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          310997      2.73%     80.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          202634      1.78%     81.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          170597      1.50%     83.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1899162     16.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11405365                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             13093343                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3436531                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2425840                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3174388                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      96484                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24822528                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44854                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1899162                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3354926                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3354926                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3354926                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3354926                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       385753                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          385753                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       385753                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         385753                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  15854703473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  15854703473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  15854703473                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  15854703473                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3740679                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3740679                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3740679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3740679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.103124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.103124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.103124                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.103124                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41100.661493                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 41100.661493                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41100.661493                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 41100.661493                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        56029                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2097                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1806                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           72                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.023810                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    29.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        47979                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             47979                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       287769                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        287769                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       287769                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       287769                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        97984                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        97984                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        97984                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        97984                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4399089973                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4399089973                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4399089973                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4399089973                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026194                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026194                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026194                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026194                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 44896.003154                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 44896.003154                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 44896.003154                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 44896.003154                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  93838                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2373144                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2373144                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       356831                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        356831                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14195186500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14195186500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2729975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2729975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.130709                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.130709                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39781.259196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39781.259196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       287758                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       287758                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        69073                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        69073                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2768791500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2768791500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.025302                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.025302                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 40085.004271                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40085.004271                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       981782                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         981782                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28922                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28922                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1659516973                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1659516973                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.028616                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.028616                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57379.053074                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57379.053074                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28911                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28911                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1630298473                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1630298473                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.028605                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.028605                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 56390.248452                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 56390.248452                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           508.538602                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3453727                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              94350                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              36.605480                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.538602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          423                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7575708                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7575708                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1364735                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5929762                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4164796                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                520890                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  82437                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2293343                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1556                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30955373                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7249                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1360454                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       17134980                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3974080                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2475266                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10608941                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  167896                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7875                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1228748                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12857                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12062620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.675121                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.368827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6643433     55.07%     55.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   265071      2.20%     57.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   507477      4.21%     61.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   532613      4.42%     65.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   226118      1.87%     67.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   243055      2.01%     69.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   740331      6.14%     75.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   406803      3.37%     79.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2497719     20.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12062620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.321923                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.388032                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1224074                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1224074                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1224074                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1224074                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4672                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4672                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4672                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4672                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    351340998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    351340998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    351340998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    351340998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1228746                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1228746                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1228746                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1228746                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003802                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003802                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003802                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003802                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75201.412243                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 75201.412243                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75201.412243                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 75201.412243                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1515                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      63.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3216                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3216                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          943                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           943                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          943                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          943                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3729                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3729                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3729                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3729                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    282643998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    282643998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    282643998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    282643998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 75796.191472                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 75796.191472                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 75796.191472                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 75796.191472                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3216                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1224074                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1224074                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4672                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4672                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    351340998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    351340998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1228746                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1228746                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003802                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003802                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75201.412243                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75201.412243                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          943                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          943                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3729                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3729                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    282643998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    282643998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 75796.191472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 75796.191472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           502.327444                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1227802                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3728                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             329.346030                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   502.327444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.981108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.981108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          307                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2461220                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2461220                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     82437                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2645849                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   108367                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               29751268                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1661                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3053369                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1215318                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 23757                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     36978                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    51430                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            240                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          53691                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        58141                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               111832                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27914930                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27873999                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21641999                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  35614870                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.257954                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.607667                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       76983                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  627529                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  201                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 240                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 204627                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1417                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.380508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.620527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2145618     88.45%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                15012      0.62%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                49020      2.02%     91.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4657      0.19%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3770      0.16%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12237      0.50%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                24149      1.00%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                47507      1.96%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                69852      2.88%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  212      0.01%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                157      0.01%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                117      0.00%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                130      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                321      0.01%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                504      0.02%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1366      0.06%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3769      0.16%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5551      0.23%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              15051      0.62%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              25669      1.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1120      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2809055                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1115859                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3804                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2480                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1229951                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1578                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  82437                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1592366                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3401533                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          24626                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4395430                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2566228                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               30506699                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 44931                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 597581                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 241210                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1544676                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             208                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            39085805                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    78349878                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44427222                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    188045                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31841328                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  7244463                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1346                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1317                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2532463                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         39244808                       # The number of ROB reads (Count)
system.cpu.rob.writes                        60151941                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13093343                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24987724                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    681                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  23889                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     24570                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   681                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 23889                       # number of overall hits (Count)
system.l2.overallHits::total                    24570                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3046                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                70461                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   73507                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3046                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               70461                       # number of overall misses (Count)
system.l2.overallMisses::total                  73507                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       269673000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3958617500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4228290500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      269673000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3958617500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4228290500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3727                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              94350                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 98077                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3727                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             94350                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                98077                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.817279                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.746804                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.749483                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.817279                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.746804                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.749483                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 88533.486540                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 56181.682065                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    57522.283592                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 88533.486540                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 56181.682065                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   57522.283592                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                58253                       # number of writebacks (Count)
system.l2.writebacks::total                     58253                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3046                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            70461                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               73507                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3046                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           70461                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              73507                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    239223000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3254007500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3493230500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    239223000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3254007500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3493230500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.817279                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.746804                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.749483                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.817279                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.746804                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.749483                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 78536.769534                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 46181.682065                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 47522.419634                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 78536.769534                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 46181.682065                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 47522.419634                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          74410                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          866                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            866                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             681                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                681                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3046                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3046                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    269673000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    269673000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3727                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3727                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.817279                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.817279                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 88533.486540                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 88533.486540                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3046                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3046                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    239223000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    239223000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.817279                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.817279                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 78536.769534                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 78536.769534                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            21990                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               21990                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1512714000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1512714000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          25277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             25277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.869961                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.869961                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 68790.995907                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 68790.995907                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        21990                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           21990                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1292814000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1292814000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.869961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.869961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 58790.995907                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 58790.995907                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20602                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20602                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        48471                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           48471                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2445903500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2445903500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        69073                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         69073                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.701736                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.701736                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 50461.172660                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 50461.172660                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        48471                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        48471                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1961193500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1961193500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.701736                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.701736                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 40461.172660                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 40461.172660                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              3637                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 3637                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          3639                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             3639                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.000550                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.000550                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.000550                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.000550                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         3214                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3214                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3214                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3214                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        47979                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            47979                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        47979                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        47979                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2023.442300                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       197893                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      76458                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.588258                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      56.762841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        60.684544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1905.994915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.027716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.029631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.930662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.988009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  257                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1330                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  461                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     871502                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    871502                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.inst                    297                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                  47140                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     47437                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.inst                   297                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                 47140                       # number of overall hits (Count)
system.l3.overallHits::total                    47437                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                 2749                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                23321                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   26070                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                2749                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               23321                       # number of overall misses (Count)
system.l3.overallMisses::total                  26070                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst       200800500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      1699831000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1900631500                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst      200800500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     1699831000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1900631500                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.inst               3046                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              70461                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 73507                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst              3046                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             70461                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                73507                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.902495                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.330977                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.354660                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.902495                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.330977                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.354660                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 73044.925427                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 72888.426740                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72904.929037                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 73044.925427                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 72888.426740                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72904.929037                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                 1408                       # number of writebacks (Count)
system.l3.writebacks::total                      1408                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst             2749                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            23321                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               26070                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst            2749                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           23321                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              26070                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu.inst    156832500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   1326695000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1483527500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst    156832500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   1326695000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1483527500                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.902495                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.330977                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.354660                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.902495                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.330977                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.354660                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 57050.745726                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 56888.426740                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 56905.542769                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57050.745726                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 56888.426740                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 56905.542769                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                           9687                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks          123                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total            123                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu.data               9763                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  9763                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            12227                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               12227                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data    889389000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      889389000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          21990                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             21990                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.556025                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.556025                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 72739.756277                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72739.756277                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        12227                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           12227                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    693757000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    693757000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.556025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.556025                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 56739.756277                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56739.756277                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.inst            297                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data          37377                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             37674                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst         2749                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data        11094                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           13843                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst    200800500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data    810442000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   1011242500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.inst         3046                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data        48471                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         51517                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.902495                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.228879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.268707                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 73044.925427                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 73052.280512                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73050.819909                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst         2749                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data        11094                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        13843                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst    156832500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data    632938000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    789770500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.902495                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.228879                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.268707                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57050.745726                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 57052.280512                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57051.975728                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        58253                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            58253                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        58253                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        58253                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 13625.033415                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       144797                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      26071                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       5.553949                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       1.385487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst      1348.386113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     12275.261814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.082299                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.749223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.831606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  142                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  632                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   37                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                15573                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2344807                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2344807                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           175936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1492544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1668480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       175936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          175936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks        90112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total            90112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2749                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23321                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                26070                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks           1408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                1408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            28503652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           241809266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              270312919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        28503652                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           28503652                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         14599179                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              14599179                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         14599179                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           28503652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          241809266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             284912097                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13842                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1408                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8119                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12227                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12227                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13843                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        61666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        61666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   61666                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1758528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1758528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1758528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27505                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27505    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27505                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            49209828                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          130345000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          37034                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9529                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              72801                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       106232                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3216                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            62299                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             3639                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            3639                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             25277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            25277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3729                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         69073                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10671                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       289816                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 300487                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       444288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9109056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9553344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           74695                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3728320                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            176411                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.024721                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.155273                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  172050     97.53%     97.53% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4361      2.47%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              176411                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          150581000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5593996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         143345997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        198772                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       100693                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            4350                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         4350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              51516                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        59661                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            21438                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             21990                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            21990                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         51517                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       218429                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port      8432576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                            9687                       # Total snoops (Count)
system.tol3bus.snoopTraffic                     90112                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             83196                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.003402                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.058224                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   82913     99.66%     99.66% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                     283      0.34%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               83196                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6172402000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          130713500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         110260000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        144921                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        71417                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops             283                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops          283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
